timestamp 1713210209
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__diode_pw2nd_05v5_FT76RJ esd_n_xin 1 0 20505 0 1 -22985
use sky130_fd_pr__diode_pw2nd_05v5_FT76RJ esd_n_xout 1 0 23613 0 1 -22987
use sky130_fd_pr__diode_pd2nw_05v5_K4SERG esd_p_xin 1 0 21361 0 1 -22975
use sky130_fd_pr__diode_pd2nw_05v5_K4SERG esd_p_xout 1 0 22787 0 1 -22977
use sky130_fd_pr__nfet_g5v0d10v5_YG6WAD XM1 0 1 20864 -1 0 -17009
use sky130_fd_pr__pfet_g5v0d10v5_E4RF2H XM2_bias_XM3_4 0 1 23465 -1 0 -15266
use sky130_fd_pr__cap_mim_m3_1_VMUSDZ bias_XC1 0 1 13498 -1 0 -21238
use sky130_fd_pr__cap_mim_m3_1_F5PPB9 bias_XC3 0 -1 9528 1 0 -16620
use sky130_fd_pr__res_xhigh_po_0p35_M35ED8 bias_XR2 0 1 10748 -1 0 -15970
use sky130_fd_pr__res_xhigh_po_0p35_68VL2P XR2 0 1 13546 -1 0 -20477
use sky130_fd_pr__cap_mim_m3_1_UYSCL3 XC1 0 1 15424 -1 0 -12168
use sky130_fd_pr__res_xhigh_po_0p35_VTNT3C bias_XR3 0 1 11050 -1 0 -13206
use sky130_fd_pr__nfet_g5v0d10v5_H6M2KM bias_XM6_7_8 -1 0 10726 0 -1 -12352
use sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z bias_XM5 1 0 7426 0 1 -12350
use sky130_fd_pr__nfet_g5v0d10v5_BKL7UB bias_XM1_2 0 1 20853 -1 0 -14102
use sky130_fd_pr__cap_mim_m3_1_WXTTNJ bias_XC2 -1 0 3588 0 -1 -11370
use sky130_fd_pr__cap_mim_m3_1_67RTNB amp_XC1 0 1 12312 -1 0 -8182
use sky130_fd_pr__pfet_g5v0d10v5_74GBJT XM6 1 0 4238 0 -1 -7655
use sky130_fd_pr__nfet_g5v0d10v5_GZN5JV XM5 -1 0 2863 0 1 -7653
use sky130_fd_pr__cap_mim_m3_1_3DMTNZ XC3 1 0 4424 0 1 -6020
use sky130_fd_pr__res_xhigh_po_0p35_WHP78W amp_XR1 0 1 17636 -1 0 -8635
use sky130_fd_pr__pfet_01v8_LL48TN amp_XM16_17 1 0 12884 0 1 -6453
use sky130_fd_pr__nfet_01v8_UY343Z amp_XM9 0 1 9258 -1 0 -8546
use sky130_fd_pr__pfet_01v8_EDYT7U amp_XM8 0 1 9847 -1 0 -8280
use sky130_fd_pr__pfet_g5v0d10v5_8CDM6Z amp_XM3_5 1 0 17147 0 1 -6497
use sky130_fd_pr__nfet_g5v0d10v5_Z6W9J4 amp_XM1_2 1 0 12881 0 1 -5158
use level_shift x3 0 1 4250 -1 0 -1190
use level_shift x4 0 -1 4086 -1 0 -1190
use sky130_fd_pr__cap_mim_m3_1_4HHTN9 XC4 0 -1 11504 1 0 -2544
use sky130_fd_pr__pfet_01v8_MTZJAC XM8 1 0 8283 0 1 -2587
use sky130_fd_pr__nfet_01v8_Y7GPAW XM11 1 0 10209 0 1 -2592
use sky130_fd_pr__nfet_01v8_LHQHT5 amp_XM4_18 1 0 17147 0 1 -5138
use sky130_fd_pr__pfet_01v8_EDYT7U amp_XM6 -1 0 19728 0 -1 -6597
use sky130_fd_pr__nfet_01v8_UY343Z amp_XM7 -1 0 19748 0 -1 -5584
use ripl_dly_clk_buf x7 1 0 13446 0 1 -1060
use sky130_fd_pr__nfet_01v8_AHZR5K XM3 0 1 12824 -1 0 -2652
use sky130_fd_pr__pfet_g5v0d10v5_6RLJVT XM9 -1 0 11530 0 -1 -2569
use sky130_fd_pr__pfet_01v8_M6QFHF amp_XM10_12 1 0 21641 0 1 -6575
use sky130_fd_pr__nfet_01v8_6G4XAN amp_XM11_13 1 0 21641 0 1 -5561
use sky130_fd_pr__nfet_01v8_HZ6WG7 XM4 0 1 23509 -1 0 -5548
use sky130_fd_pr__pfet_01v8_3H68VM XM7 0 -1 23531 1 0 -6550
use sky130_fd_sc_hd__tapvpwrvgnd_1 ena_buf_tap 0 1 2950 -1 0 -1232
use sky130_fd_sc_hd__tapvpwrvgnd_1 standby_buf_tap 0 -1 5380 1 0 -1324
use sky130_fd_sc_hd__buf_1 x1 0 1 2950 -1 0 -1324
use sky130_fd_sc_hd__buf_1 x2 0 -1 5380 -1 0 -1324
use sky130_fd_pr__diode_pw2nd_05v5_FT76RJ ant_diode_standby 1 0 5403 0 1 -997
use sky130_fd_pr__diode_pw2nd_05v5_FT76RJ ant_diode_ena 1 0 2933 0 1 -997
use sky130_fd_pr__cap_mim_m3_1_43FTN9 XC2 1 0 21888 0 1 -9798
port "dout" 8 23912 -1212 24312 -812 m2
port "xout" 9 23054 -23704 23454 -23304 m1
port "xin" 10 20656 -23704 21056 -23304 m1
port "avss" 2 1626 -1212 2026 -812 m2
port "dvss" 4 9976 -1212 10376 -812 m2
port "dvdd" 3 8076 -1212 8476 -812 m2
port "ibias" 5 11192 -1212 11592 -812 m2
port "standby" 7 4338 -1212 4738 -812 m2
port "ena" 6 3592 -1212 3992 -812 m2
port "avdd" 1 2178 -1212 2578 -812 m2
node "m4_5950_n21440#" 0 0 5950 -21440 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_5242_n17098#" 0 0 5242 -17098 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_15136_n13354#" 0 0 15136 -13354 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_16656_n12160#" 0 0 16656 -12160 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_14052_n12138#" 0 0 14052 -12138 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_15104_n10608#" 0 0 15104 -10608 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m3_5242_n17098#" 0 0 5242 -17098 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_14082_n1530#" 0 0 14082 -1530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24528_n22338#" 0 0 24528 -22338 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24528_n22004#" 0 0 24528 -22004 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n21672#" 0 0 24530 -21672 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24528_n21342#" 0 0 24528 -21342 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n21008#" 0 0 24530 -21008 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n20676#" 0 0 24530 -20676 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n20344#" 0 0 24530 -20344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n20012#" 0 0 24530 -20012 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n19680#" 0 0 24530 -19680 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n19348#" 0 0 24530 -19348 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24530_n19016#" 0 0 24530 -19016 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2128_n22170#" 0 0 2128 -22170 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n21838#" 0 0 2130 -21838 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n21506#" 0 0 2130 -21506 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2128_n21174#" 0 0 2128 -21174 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n20842#" 0 0 2130 -20842 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n20510#" 0 0 2130 -20510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n20180#" 0 0 2130 -20180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n19846#" 0 0 2130 -19846 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n19514#" 0 0 2130 -19514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n19184#" 0 0 2130 -19184 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n18850#" 0 0 2130 -18850 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n17738#" 0 0 18932 -17738 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n17406#" 0 0 18932 -17406 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n17074#" 0 0 18932 -17074 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n16742#" 0 0 18932 -16742 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n16410#" 0 0 18932 -16410 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n16078#" 0 0 18932 -16078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n15746#" 0 0 18932 -15746 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n15414#" 0 0 18932 -15414 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n15082#" 0 0 18932 -15082 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n14750#" 0 0 18932 -14750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18932_n14418#" 0 0 18932 -14418 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n17904#" 0 0 2132 -17904 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n17570#" 0 0 2132 -17570 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n17240#" 0 0 2130 -17240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n16908#" 0 0 2130 -16908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n16576#" 0 0 2132 -16576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n16242#" 0 0 2132 -16242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n15912#" 0 0 2132 -15912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2130_n15578#" 0 0 2130 -15578 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n15248#" 0 0 2132 -15248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n14916#" 0 0 2132 -14916 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2134_n14584#" 0 0 2134 -14584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2132_n14254#" 0 0 2132 -14254 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_3134_n13314#" 0 0 3134 -13314 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "icnode" 0 0 7534 -12440 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n9832#" 0 0 24220 -9832 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n9500#" 0 0 24220 -9500 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10620_n9664#" 0 0 10620 -9664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n9166#" 0 0 24220 -9166 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10620_n9334#" 0 0 10620 -9334 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n8834#" 0 0 24220 -8834 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10620_n9002#" 0 0 10620 -9002 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n8502#" 0 0 24220 -8502 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10620_n8670#" 0 0 10620 -8670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n8172#" 0 0 24220 -8172 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10620_n8338#" 0 0 10620 -8338 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24220_n7840#" 0 0 24220 -7840 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10620_n8006#" 0 0 10620 -8006 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10618_n7674#" 0 0 10618 -7674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_m2" 0 0 21290 -6516 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_m1" 0 0 20574 -6654 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_in" 0 0 19036 -6702 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_filt" 0 0 14344 -3464 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_ip" 0 0 12772 -3294 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_12702_n2400#" 0 0 12702 -2400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "standby_33" 0 0 9140 -4152 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_3518_n1864#" 0 0 3518 -1864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout" 0 0 23912 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24528_n22338#" 0 0 24528 -22338 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24528_n22004#" 0 0 24528 -22004 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2128_n22170#" 0 0 2128 -22170 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n21672#" 0 0 24530 -21672 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n21838#" 0 0 2130 -21838 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24528_n21342#" 0 0 24528 -21342 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n21506#" 0 0 2130 -21506 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n21008#" 0 0 24530 -21008 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2128_n21174#" 0 0 2128 -21174 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n20676#" 0 0 24530 -20676 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n20842#" 0 0 2130 -20842 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n20344#" 0 0 24530 -20344 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n20510#" 0 0 2130 -20510 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n20012#" 0 0 24530 -20012 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n20180#" 0 0 2130 -20180 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n19680#" 0 0 24530 -19680 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n19846#" 0 0 2130 -19846 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n19348#" 0 0 24530 -19348 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n19514#" 0 0 2130 -19514 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24530_n19016#" 0 0 24530 -19016 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n19184#" 0 0 2130 -19184 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n18850#" 0 0 2130 -18850 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_22598_n15512#" 0 0 22598 -15512 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n17738#" 0 0 18932 -17738 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n17904#" 0 0 2132 -17904 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n17406#" 0 0 18932 -17406 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n17570#" 0 0 2132 -17570 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n17074#" 0 0 18932 -17074 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n17240#" 0 0 2130 -17240 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n16742#" 0 0 18932 -16742 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n16908#" 0 0 2130 -16908 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n16410#" 0 0 18932 -16410 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n16576#" 0 0 2132 -16576 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n16078#" 0 0 18932 -16078 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n16242#" 0 0 2132 -16242 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n15746#" 0 0 18932 -15746 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n15912#" 0 0 2132 -15912 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n15414#" 0 0 18932 -15414 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2130_n15578#" 0 0 2130 -15578 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vg1" 0 0 20854 -14330 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n15082#" 0 0 18932 -15082 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n15248#" 0 0 2132 -15248 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n14750#" 0 0 18932 -14750 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n14916#" 0 0 2132 -14916 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_18932_n14418#" 0 0 18932 -14418 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2134_n14584#" 0 0 2134 -14584 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2132_n14254#" 0 0 2132 -14254 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vbreg" 0 0 19994 -14524 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vg2" 0 0 19924 -13626 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vrb" 0 0 19994 -14978 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3134_n13314#" 0 0 3134 -13314 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_8336_n12442#" 0 0 8336 -12442 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n9832#" 0 0 24220 -9832 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n9500#" 0 0 24220 -9500 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10620_n9664#" 0 0 10620 -9664 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n9166#" 0 0 24220 -9166 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10620_n9334#" 0 0 10620 -9334 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n8834#" 0 0 24220 -8834 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10620_n9002#" 0 0 10620 -9002 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n8502#" 0 0 24220 -8502 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10620_n8670#" 0 0 10620 -8670 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n8172#" 0 0 24220 -8172 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10620_n8338#" 0 0 10620 -8338 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_24220_n7840#" 0 0 24220 -7840 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10620_n8006#" 0 0 10620 -8006 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10618_n7674#" 0 0 10618 -7674 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9150_n9268#" 0 0 9150 -9268 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "xout" 0 0 23054 -23704 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "xin" 0 0 20656 -23704 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "tail" 0 0 11586 -6922 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "xin_buf" 0 0 17498 -5542 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vn" 0 0 16208 -6902 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vbp" 0 0 10682 -7018 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ena_b_33" 0 0 3872 -8196 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "avss_ip" 0 0 1844 -23486 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ena_33" 0 0 2496 -8184 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "avss" 0 0 1626 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_12440_n3646#" 0 0 12440 -3646 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ibias_ip" 0 0 11436 -5500 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dvss_ip" 0 0 8880 -5494 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dvss" 0 0 9976 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dvdd" 0 0 8076 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ibias" 0 0 11192 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_12600_n2212#" 0 0 12600 -2212 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "standby_b" 0 0 9426 -3098 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "standby_ip" 0 0 4904 -1772 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ena_ip" 0 0 3038 -1780 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "standby" 0 0 4338 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ena" 0 0 3592 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2748_n1182#" 0 0 2748 -1182 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "avdd_ip" 0 0 1626 -23704 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_8986_n10106#" 0 0 8986 -10106 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2138_n8794#" 0 0 2138 -8794 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dvdd_ip" 0 0 8780 -10312 dnw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "avdd" 0 0 2178 -1212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM4_18/a_887_n400#" "amp_XM4_18/a_429_n400#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM4_18/a_429_n400#" "amp_XM3_5/a_887_n400#"
merge "amp_XM3_5/a_887_n400#" "amp_XM3_5/a_429_n400#"
merge "amp_XM3_5/a_429_n400#" "amp_XC1/m3_n3798_n4520#"
merge "amp_XC1/m3_n3798_n4520#" "xin_buf"
merge "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_4/VPWR" "x7/x5/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x7/x5/VPWR" "x7/m1_624_n482#"
merge "x7/m1_624_n482#" "x2/VPWR"
merge "x2/VPWR" "XM8/a_761_n400#"
merge "XM8/a_761_n400#" "XM8/a_445_n400#"
merge "XM8/a_445_n400#" "XM8/a_129_n400#"
merge "XM8/a_129_n400#" "XM8/a_n187_n400#"
merge "XM8/a_n187_n400#" "XM8/a_n503_n400#"
merge "XM8/a_n503_n400#" "XM8/a_n819_n400#"
merge "XM8/a_n819_n400#" "XM8/w_n957_n619#"
merge "XM8/w_n957_n619#" "dvdd"
merge "dvdd" "x2/VPB"
merge "x2/VPB" "standby_buf_tap/VPWR"
merge "standby_buf_tap/VPWR" "x1/VPWR"
merge "x1/VPWR" "x1/VPB"
merge "x1/VPB" "ena_buf_tap/VPWR"
merge "ena_buf_tap/VPWR" "x4/dvdd"
merge "x4/dvdd" "x3/dvdd"
merge "x3/dvdd" "x7/m1_8690_n1674#"
merge "x7/m1_8690_n1674#" "XC4/c1_n1146_n4480#"
merge "XC4/c1_n1146_n4480#" "m2_14082_n1530#"
merge "m2_14082_n1530#" "m1_3518_n1864#"
merge "x7/dvss" "ant_diode_standby/a_n147_n147#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "ant_diode_standby/a_n147_n147#" "ant_diode_ena/a_n147_n147#"
merge "ant_diode_ena/a_n147_n147#" "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_4/VGND"
merge "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_4/VGND" "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_3/VGND"
merge "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_3/VGND" "x7/x1/x4/VGND"
merge "x7/x1/x4/VGND" "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_0/VGND"
merge "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_0/VGND" "x7/x1/x3/VGND"
merge "x7/x1/x3/VGND" "x7/x1/dvss"
merge "x7/x1/dvss" "x7/x1/x1/VGND"
merge "x7/x1/x1/VGND" "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_1/VGND"
merge "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_1/VGND" "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_2/VGND"
merge "x7/x1/sky130_fd_sc_hd__tapvpwrvgnd_1_2/VGND" "x7/x1/x2/VGND"
merge "x7/x1/x2/VGND" "x7/x3/VGND"
merge "x7/x3/VGND" "XM3/a_n458_n50#"
merge "XM3/a_n458_n50#" "x2/VNB"
merge "x2/VNB" "li_12600_n2212#"
merge "li_12600_n2212#" "x2/VGND"
merge "x2/VGND" "standby_buf_tap/VGND"
merge "standby_buf_tap/VGND" "x4/dvss"
merge "x4/dvss" "x1/VNB"
merge "x1/VNB" "x1/VGND"
merge "x1/VGND" "ena_buf_tap/VGND"
merge "ena_buf_tap/VGND" "x3/dvss"
merge "x3/dvss" "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_4/VGND"
merge "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_4/VGND" "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_3/VGND"
merge "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_3/VGND" "x7/x2/x4/VGND"
merge "x7/x2/x4/VGND" "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_0/VGND"
merge "x7/x2/sky130_fd_sc_hd__tapvpwrvgnd_1_0/VGND" "x7/x2/x3/VGND"
merge "x7/x2/x3/VGND" "x7/x2/dvss"
merge "x7/x2/dvss" "x7/XM3/a_n560_n224#"
merge "x7/XM3/a_n560_n224#" "XC4/m3_n1186_n4520#"
merge "XC4/m3_n1186_n4520#" "li_2748_n1182#"
merge "li_2748_n1182#" "x7/x2/x2/VGND"
merge "x7/x2/x2/VGND" "x7/a_472_n1778#"
merge "x7/a_472_n1778#" "x7/x5/VGND"
merge "x7/x5/VGND" "XM3/a_n560_n224#"
merge "XM3/a_n560_n224#" "li_12440_n3646#"
merge "li_12440_n3646#" "XM9/VSUBS"
merge "XM9/VSUBS" "XM11/a_761_n400#"
merge "XM11/a_761_n400#" "XM11/a_445_n400#"
merge "XM11/a_445_n400#" "XM11/a_129_n400#"
merge "XM11/a_129_n400#" "XM11/a_n187_n400#"
merge "XM11/a_n187_n400#" "XM11/a_n503_n400#"
merge "XM11/a_n503_n400#" "XM11/a_n819_n400#"
merge "XM11/a_n819_n400#" "XM11/a_n921_n574#"
merge "XM11/a_n921_n574#" "dvss"
merge "dvss" "XM8/VSUBS"
merge "XM8/VSUBS" "XC4/VSUBS"
merge "XC4/VSUBS" "XM5/a_n424_n400#"
merge "XM5/a_n424_n400#" "XM5/a_n108_n400#"
merge "XM5/a_n108_n400#" "XM5/a_208_n400#"
merge "XM5/a_208_n400#" "XC1/m3_n150_130#"
merge "XC1/m3_n150_130#" "XC1/m3_n150_n1590#"
merge "XC1/m3_n150_n1590#" "XC1/m3_n1892_120#"
merge "XC1/m3_n1892_120#" "XC1/m3_n1892_n1600#"
merge "XC1/m3_n1892_n1600#" "bias_XM5/a_n158_n100#"
merge "bias_XM5/a_n158_n100#" "bias_XM6_7_8/a_2458_n42#"
merge "bias_XM6_7_8/a_2458_n42#" "bias_XM1_2/a_n258_55#"
merge "bias_XM1_2/a_n258_55#" "bias_XM1_2/a_n956_55#"
merge "bias_XM1_2/a_n956_55#" "bias_XM1_2/a_n956_n855#"
merge "bias_XM1_2/a_n956_n855#" "bias_XM1_2/a_n1356_n943#"
merge "bias_XM1_2/a_n1356_n943#" "bias_XM1_2/a_n1414_55#"
merge "bias_XM1_2/a_n1414_55#" "bias_XM1_2/a_n1414_n855#"
merge "bias_XM1_2/a_n1414_n855#" "bias_XR3/a_214_7484#"
merge "bias_XR3/a_214_7484#" "bias_XR3/a_n118_7484#"
merge "bias_XR3/a_n118_7484#" "bias_XR3/a_n284_7484#"
merge "bias_XR3/a_n284_7484#" "bias_XM6_7_8/a_n2650_n264#"
merge "bias_XM6_7_8/a_n2650_n264#" "bias_XM5/a_n292_n322#"
merge "bias_XM5/a_n292_n322#" "bias_XR3/a_214_n7916#"
merge "bias_XR3/a_214_n7916#" "bias_XR3/a_n284_n7916#"
merge "bias_XR3/a_n284_n7916#" "bias_XC2/VSUBS"
merge "bias_XC2/VSUBS" "bias_XR3/a_n414_n8046#"
merge "bias_XR3/a_n414_n8046#" "bias_XM1_2/a_898_55#"
merge "bias_XM1_2/a_898_55#" "bias_XM1_2/a_898_n855#"
merge "bias_XM1_2/a_898_n855#" "bias_XR2/a_n2110_8184#"
merge "bias_XR2/a_n2110_8184#" "bias_XR2/a_n2110_n8616#"
merge "bias_XR2/a_n2110_n8616#" "bias_XC3/c1_n1946_n7680#"
merge "bias_XC3/c1_n1946_n7680#" "m4_5242_n17098#"
merge "m4_5242_n17098#" "bias_XM1_2/a_1356_55#"
merge "bias_XM1_2/a_1356_55#" "bias_XM1_2/a_1356_n855#"
merge "bias_XM1_2/a_1356_n855#" "bias_XM1_2/a_956_n943#"
merge "bias_XM1_2/a_956_n943#" "XM1/a_n503_n400#"
merge "XM1/a_n503_n400#" "XM1/a_n819_n400#"
merge "XM1/a_n819_n400#" "XM1/a_n977_n400#"
merge "XM1/a_n977_n400#" "bias_XM1_2/a_n1548_n1077#"
merge "bias_XM1_2/a_n1548_n1077#" "XM2_bias_XM3_4/VSUBS"
merge "XM2_bias_XM3_4/VSUBS" "XM1/a_919_n400#"
merge "XM1/a_919_n400#" "XM1/a_761_n400#"
merge "XM1/a_761_n400#" "XM1/a_445_n400#"
merge "XM1/a_445_n400#" "XM1/a_129_n400#"
merge "XM1/a_129_n400#" "XM1/a_n187_n400#"
merge "XM1/a_n187_n400#" "bias_XR2/a_2040_8184#"
merge "bias_XR2/a_2040_8184#" "bias_XR2/a_2040_n8616#"
merge "bias_XR2/a_2040_n8616#" "XR2/a_n2027_10984#"
merge "XR2/a_n2027_10984#" "XM1/a_n1111_n622#"
merge "XM1/a_n1111_n622#" "XR2/a_n2027_n11416#"
merge "XR2/a_n2027_n11416#" "bias_XR2/a_n2240_n8746#"
merge "bias_XR2/a_n2240_n8746#" "bias_XC3/VSUBS"
merge "bias_XC3/VSUBS" "XR2/a_1957_10984#"
merge "XR2/a_1957_10984#" "esd_n_xout/a_n147_n147#"
merge "esd_n_xout/a_n147_n147#" "esd_p_xout/a_n285_n285#"
merge "esd_p_xout/a_n285_n285#" "esd_p_xin/a_n285_n285#"
merge "esd_p_xin/a_n285_n285#" "esd_n_xin/a_n147_n147#"
merge "esd_n_xin/a_n147_n147#" "XR2/a_1957_n11416#"
merge "XR2/a_1957_n11416#" "bias_XC1/VSUBS"
merge "bias_XC1/VSUBS" "VSUBS"
merge "VSUBS" "XR2/a_n2157_n11546#"
merge "XR2/a_n2157_n11546#" "avss_ip"
merge "amp_XR1/a_297_n7016#" "m1_10620_n9002#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_10620_n9002#" "amp_XR1/a_131_n7016#"
merge "amp_XR1/a_131_n7016#" "li_10620_n9002#"
merge "XR2/a_297_10984#" "XR2/a_463_10984#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR2/a_463_10984#" "m1_24530_n21008#"
merge "m1_24530_n21008#" "li_24530_n21008#"
merge "bias_XM1_2/a_n836_55#" "bias_XM1_2/a_n836_n855#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XM1_2/a_n836_n855#" "bias_XR3/a_48_7484#"
merge "bias_XR3/a_48_7484#" "bias_XM1_2/a_778_55#"
merge "bias_XM1_2/a_778_55#" "bias_XM1_2/a_778_n855#"
merge "bias_XM1_2/a_778_n855#" "vrb"
merge "amp_XM7/a_n800_n138#" "amp_XM6/a_n800_n147#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM6/a_n800_n147#" "amp_XR1/a_n1197_6584#"
merge "amp_XR1/a_n1197_6584#" "amp_XC1/c1_n3758_n4480#"
merge "amp_XC1/c1_n3758_n4480#" "inv_in"
merge "XM9/a_n108_n400#" "amp_XM1_2/a_1823_n288#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM1_2/a_1823_n288#" "amp_XM1_2/a_89_n288#"
merge "amp_XM1_2/a_89_n288#" "amp_XM1_2/a_1187_n200#"
merge "amp_XM1_2/a_1187_n200#" "amp_XM1_2/a_1067_n200#"
merge "amp_XM1_2/a_1067_n200#" "amp_XM1_2/a_1245_n288#"
merge "amp_XM1_2/a_1245_n288#" "amp_XM1_2/a_667_n288#"
merge "amp_XM1_2/a_667_n288#" "amp_XM1_2/a_n89_n200#"
merge "amp_XM1_2/a_n89_n200#" "amp_XM1_2/a_n1125_n200#"
merge "amp_XM1_2/a_n1125_n200#" "amp_XM1_2/a_n1245_n200#"
merge "amp_XM1_2/a_n1245_n200#" "amp_XM1_2/a_n489_n288#"
merge "amp_XM1_2/a_n489_n288#" "amp_XM1_2/a_n1067_n288#"
merge "amp_XM1_2/a_n1067_n288#" "amp_XM1_2/a_n1645_n288#"
merge "amp_XM1_2/a_n1645_n288#" "amp_XM1_2/a_n2223_n288#"
merge "amp_XM1_2/a_n2223_n288#" "ibias_ip"
merge "amp_XR1/a_629_n7016#" "m1_10620_n9334#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_10620_n9334#" "amp_XR1/a_463_n7016#"
merge "amp_XR1/a_463_n7016#" "li_10620_n9334#"
merge "XR2/a_n367_n11416#" "m1_2130_n20180#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n20180#" "XR2/a_n533_n11416#"
merge "XR2/a_n533_n11416#" "li_2130_n20180#"
merge "bias_XR2/a_214_n8616#" "m1_2132_n16242#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n16242#" "bias_XR2/a_48_n8616#"
merge "bias_XR2/a_48_n8616#" "li_2132_n16242#"
merge "bias_XM6_7_8/a_n2458_n130#" "bias_XM6_7_8/a_n800_n130#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XM6_7_8/a_n800_n130#" "bias_XM5/a_100_n100#"
merge "bias_XM5/a_100_n100#" "bias_XC2/m3_n2186_n2040#"
merge "bias_XC2/m3_n2186_n2040#" "icnode"
merge "amp_XM3_5/a_487_n497#" "amp_XM3_5/a_29_n497#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM3_5/a_29_n497#" "XM2_bias_XM3_4/a_n1414_64#"
merge "XM2_bias_XM3_4/a_n1414_64#" "XM2_bias_XM3_4/a_n1534_64#"
merge "XM2_bias_XM3_4/a_n1534_64#" "XM2_bias_XM3_4/a_n1414_n864#"
merge "XM2_bias_XM3_4/a_n1414_n864#" "XM2_bias_XM3_4/a_n1534_n864#"
merge "XM2_bias_XM3_4/a_n1534_n864#" "XM2_bias_XM3_4/a_n258_64#"
merge "XM2_bias_XM3_4/a_n258_64#" "XM2_bias_XM3_4/a_n378_64#"
merge "XM2_bias_XM3_4/a_n378_64#" "XM2_bias_XM3_4/a_1356_64#"
merge "XM2_bias_XM3_4/a_1356_64#" "XM2_bias_XM3_4/a_320_64#"
merge "XM2_bias_XM3_4/a_320_64#" "XM2_bias_XM3_4/a_200_64#"
merge "XM2_bias_XM3_4/a_200_64#" "XM2_bias_XM3_4/a_1356_n864#"
merge "XM2_bias_XM3_4/a_1356_n864#" "XM1/a_n661_n400#"
merge "XM1/a_n661_n400#" "XM2_bias_XM3_4/a_1476_64#"
merge "XM2_bias_XM3_4/a_1476_64#" "XM2_bias_XM3_4/a_1476_n864#"
merge "XM2_bias_XM3_4/a_1476_n864#" "XM1/a_603_n400#"
merge "XM1/a_603_n400#" "XM1/a_287_n400#"
merge "XM1/a_287_n400#" "XM1/a_n29_n400#"
merge "XM1/a_n29_n400#" "XM1/a_n345_n400#"
merge "XM1/a_n345_n400#" "XR2/a_n1861_10984#"
merge "XR2/a_n1861_10984#" "esd_p_xout/a_n45_n45#"
merge "esd_p_xout/a_n45_n45#" "esd_n_xout/a_n45_n45#"
merge "esd_n_xout/a_n45_n45#" "xout"
merge "bias_XR2/a_1376_8184#" "m1_18932_n17406#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n17406#" "bias_XR2/a_1210_8184#"
merge "bias_XR2/a_1210_8184#" "li_18932_n17406#"
merge "XM2_bias_XM3_4/a_n378_n864#" "bias_XM1_2/a_200_55#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XM1_2/a_200_55#" "bias_XM1_2/a_n200_n943#"
merge "bias_XM1_2/a_n200_n943#" "bias_XR2/a_1874_8184#"
merge "bias_XR2/a_1874_8184#" "bias_XC1/c1_n2346_n11640#"
merge "bias_XC1/c1_n2346_n11640#" "vg1"
merge "vg1" "m4_5950_n21440#"
merge "XR2/a_n201_10984#" "m1_24530_n20344#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n20344#" "XR2/a_n367_10984#"
merge "XR2/a_n367_10984#" "li_24530_n20344#"
merge "bias_XM1_2/a_n778_n943#" "bias_XM5/a_n100_n188#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XM5/a_n100_n188#" "bias_XM1_2/a_378_n943#"
merge "bias_XM1_2/a_378_n943#" "bias_XR2/a_n1944_8184#"
merge "bias_XR2/a_n1944_8184#" "bias_XC3/m3_n1986_n7720#"
merge "bias_XC3/m3_n1986_n7720#" "vg2"
merge "vg2" "bias_XC3/m3_n1986_n3800#"
merge "bias_XC3/m3_n1986_n3800#" "bias_XC3/m3_n1986_120#"
merge "bias_XC3/m3_n1986_120#" "bias_XC3/m3_n1986_4040#"
merge "bias_XC3/m3_n1986_4040#" "m3_5242_n17098#"
merge "XM11/a_603_n400#" "XM11/a_287_n400#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM11/a_287_n400#" "XM11/a_n29_n400#"
merge "XM11/a_n29_n400#" "XM11/a_n345_n400#"
merge "XM11/a_n345_n400#" "XM11/a_n661_n400#"
merge "XM11/a_n661_n400#" "XC2/m3_n3546_n7996#"
merge "XC2/m3_n3546_n7996#" "XM4/a_n158_n75#"
merge "XM4/a_n158_n75#" "amp_XM1_2/a_2223_n200#"
merge "amp_XM1_2/a_2223_n200#" "amp_XM1_2/a_1765_n200#"
merge "amp_XM1_2/a_1765_n200#" "amp_XM1_2/a_1645_n200#"
merge "amp_XM1_2/a_1645_n200#" "amp_XM1_2/a_609_n200#"
merge "amp_XM1_2/a_609_n200#" "amp_XM1_2/a_489_n200#"
merge "amp_XM1_2/a_489_n200#" "amp_XM1_2/a_n547_n200#"
merge "amp_XM1_2/a_n547_n200#" "amp_XM1_2/a_n667_n200#"
merge "amp_XM1_2/a_n667_n200#" "amp_XM1_2/a_n1703_n200#"
merge "amp_XM1_2/a_n1703_n200#" "amp_XM1_2/a_n1823_n200#"
merge "amp_XM1_2/a_n1823_n200#" "amp_XM1_2/a_n2281_n200#"
merge "amp_XM1_2/a_n2281_n200#" "XM4/a_n260_n249#"
merge "XM4/a_n260_n249#" "amp_XM11_13/a_n29_55#"
merge "amp_XM11_13/a_n29_55#" "amp_XM11_13/a_n29_n155#"
merge "amp_XM11_13/a_n29_n155#" "amp_XM11_13/a_n287_55#"
merge "amp_XM11_13/a_n287_55#" "amp_XM11_13/a_n389_n329#"
merge "amp_XM11_13/a_n389_n329#" "amp_XM7/a_800_n50#"
merge "amp_XM7/a_800_n50#" "amp_XM7/a_n960_n224#"
merge "amp_XM7/a_n960_n224#" "amp_XM4_18/a_n29_n400#"
merge "amp_XM4_18/a_n29_n400#" "amp_XM4_18/a_n1047_n574#"
merge "amp_XM4_18/a_n1047_n574#" "amp_XM1_2/a_n2415_n422#"
merge "amp_XM1_2/a_n2415_n422#" "amp_XM9/a_800_n50#"
merge "amp_XM9/a_800_n50#" "amp_XM9/a_n960_n224#"
merge "amp_XM9/a_n960_n224#" "amp_XR1/a_n1327_n7146#"
merge "amp_XR1/a_n1327_n7146#" "dvss_ip"
merge "dvss_ip" "w_8986_n10106#"
merge "XR2/a_n699_n11416#" "m1_2130_n19846#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n19846#" "XR2/a_n865_n11416#"
merge "XR2/a_n865_n11416#" "li_2130_n19846#"
merge "XR2/a_795_10984#" "m1_24528_n21342#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24528_n21342#" "XR2/a_629_10984#"
merge "XR2/a_629_10984#" "li_24528_n21342#"
merge "bias_XM6_7_8/a_n2516_n42#" "XM2_bias_XM3_4/a_n1934_n961#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2_bias_XM3_4/a_n1934_n961#" "XM2_bias_XM3_4/a_n2512_n961#"
merge "XM2_bias_XM3_4/a_n2512_n961#" "bias_XM1_2/a_n258_n855#"
merge "bias_XM1_2/a_n258_n855#" "bias_XM1_2/a_n378_55#"
merge "bias_XM1_2/a_n378_55#" "bias_XM1_2/a_n378_n855#"
merge "bias_XM1_2/a_n378_n855#" "XM2_bias_XM3_4/a_n778_n961#"
merge "XM2_bias_XM3_4/a_n778_n961#" "XM2_bias_XM3_4/a_n1356_n961#"
merge "XM2_bias_XM3_4/a_n1356_n961#" "bias_XM1_2/a_320_55#"
merge "bias_XM1_2/a_320_55#" "bias_XM1_2/a_320_n855#"
merge "bias_XM1_2/a_320_n855#" "bias_XM1_2/a_200_n855#"
merge "bias_XM1_2/a_200_n855#" "XM2_bias_XM3_4/a_956_n961#"
merge "XM2_bias_XM3_4/a_956_n961#" "XM2_bias_XM3_4/a_378_n961#"
merge "XM2_bias_XM3_4/a_378_n961#" "XM2_bias_XM3_4/a_320_n864#"
merge "XM2_bias_XM3_4/a_320_n864#" "XM2_bias_XM3_4/a_n200_n961#"
merge "XM2_bias_XM3_4/a_n200_n961#" "XM2_bias_XM3_4/a_2112_n961#"
merge "XM2_bias_XM3_4/a_2112_n961#" "XM2_bias_XM3_4/a_1534_n961#"
merge "XM2_bias_XM3_4/a_1534_n961#" "vbreg"
merge "ant_diode_standby/a_n45_n45#" "x2/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x2/A" "standby"
merge "XR2/a_1625_10984#" "XR2/a_1791_10984#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR2/a_1791_10984#" "m1_24528_n22338#"
merge "m1_24528_n22338#" "li_24528_n22338#"
merge "x4/XM5/w_n658_n397#" "x3/XM5/w_n658_n397#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3/XM5/w_n658_n397#" "x4/XM6/w_n658_n397#"
merge "x4/XM6/w_n658_n397#" "x4/avdd"
merge "x4/avdd" "x3/avdd"
merge "x3/avdd" "XC3/m3_n136_122#"
merge "XC3/m3_n136_122#" "XC3/m3_n2492_120#"
merge "XC3/m3_n2492_120#" "x3/XM6/w_n658_n397#"
merge "x3/XM6/w_n658_n397#" "XM6/a_366_n400#"
merge "XM6/a_366_n400#" "XC3/m3_n134_n2252#"
merge "XC3/m3_n134_n2252#" "XC3/m3_n2490_n2254#"
merge "XC3/m3_n2490_n2254#" "XM6/a_50_n400#"
merge "XM6/a_50_n400#" "XM6/a_n266_n400#"
merge "XM6/a_n266_n400#" "XM6/w_n624_n697#"
merge "XM6/w_n624_n697#" "avdd"
merge "XM8/a_603_n400#" "XM8/a_287_n400#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM8/a_287_n400#" "XM8/a_n29_n400#"
merge "XM8/a_n29_n400#" "XM8/a_n345_n400#"
merge "XM8/a_n345_n400#" "XM8/a_n661_n400#"
merge "XM8/a_n661_n400#" "XM7/a_n158_n400#"
merge "XM7/a_n158_n400#" "XM7/w_n296_n619#"
merge "XM7/w_n296_n619#" "amp_XM10_12/a_n29_n164#"
merge "amp_XM10_12/a_n29_n164#" "amp_XM10_12/a_n29_64#"
merge "amp_XM10_12/a_n29_64#" "amp_XM10_12/a_n287_n164#"
merge "amp_XM10_12/a_n287_n164#" "amp_XM6/a_800_n50#"
merge "amp_XM6/a_800_n50#" "amp_XM6/w_n996_n269#"
merge "amp_XM6/w_n996_n269#" "amp_XM16_17/a_2202_64#"
merge "amp_XM16_17/a_2202_64#" "amp_XM16_17/a_1744_64#"
merge "amp_XM16_17/a_1744_64#" "amp_XM16_17/a_1630_64#"
merge "amp_XM16_17/a_1630_64#" "amp_XM16_17/a_600_64#"
merge "amp_XM16_17/a_600_64#" "amp_XM16_17/a_486_64#"
merge "amp_XM16_17/a_486_64#" "amp_XM16_17/a_n86_64#"
merge "amp_XM16_17/a_n86_64#" "amp_XM16_17/a_n544_64#"
merge "amp_XM16_17/a_n544_64#" "amp_XM16_17/a_n658_64#"
merge "amp_XM16_17/a_n658_64#" "amp_XM16_17/a_n1688_64#"
merge "amp_XM16_17/a_n1688_64#" "amp_XM16_17/a_n1802_64#"
merge "amp_XM16_17/a_n1802_64#" "amp_XM16_17/a_n2260_64#"
merge "amp_XM16_17/a_n2260_64#" "XC2/c1_n3506_n7956#"
merge "XC2/c1_n3506_n7956#" "amp_XM10_12/w_n425_n383#"
merge "amp_XM10_12/w_n425_n383#" "amp_XM3_5/w_n1145_n697#"
merge "amp_XM3_5/w_n1145_n697#" "amp_XM16_17/a_2202_n464#"
merge "amp_XM16_17/a_2202_n464#" "amp_XM16_17/a_1744_n464#"
merge "amp_XM16_17/a_1744_n464#" "amp_XM16_17/a_1630_n464#"
merge "amp_XM16_17/a_1630_n464#" "amp_XM16_17/a_600_n464#"
merge "amp_XM16_17/a_600_n464#" "amp_XM16_17/a_486_n464#"
merge "amp_XM16_17/a_486_n464#" "amp_XM16_17/a_n544_n464#"
merge "amp_XM16_17/a_n544_n464#" "amp_XM16_17/a_n658_n464#"
merge "amp_XM16_17/a_n658_n464#" "amp_XM16_17/a_n1688_n464#"
merge "amp_XM16_17/a_n1688_n464#" "amp_XM16_17/a_n1802_n464#"
merge "amp_XM16_17/a_n1802_n464#" "amp_XM16_17/a_n2260_n464#"
merge "amp_XM16_17/a_n2260_n464#" "amp_XM16_17/w_n2398_n683#"
merge "amp_XM16_17/w_n2398_n683#" "amp_XM8/a_n858_n50#"
merge "amp_XM8/a_n858_n50#" "amp_XM8/w_n996_n269#"
merge "amp_XM8/w_n996_n269#" "dvdd_ip"
merge "amp_XM3_5/a_n29_n400#" "amp_XM16_17/a_1172_64#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM16_17/a_1172_64#" "amp_XM16_17/a_1058_64#"
merge "amp_XM16_17/a_1058_64#" "amp_XM16_17/a_n1116_64#"
merge "amp_XM16_17/a_n1116_64#" "amp_XM16_17/a_n1230_64#"
merge "amp_XM16_17/a_n1230_64#" "amp_XM16_17/a_1172_n464#"
merge "amp_XM16_17/a_1172_n464#" "amp_XM16_17/a_1058_n464#"
merge "amp_XM16_17/a_1058_n464#" "amp_XM16_17/a_28_n464#"
merge "amp_XM16_17/a_28_n464#" "amp_XM16_17/a_n86_n464#"
merge "amp_XM16_17/a_n86_n464#" "amp_XM16_17/a_n1116_n464#"
merge "amp_XM16_17/a_n1116_n464#" "amp_XM16_17/a_n1230_n464#"
merge "amp_XM16_17/a_n1230_n464#" "tail"
merge "amp_XM11_13/a_n229_n243#" "amp_XM10_12/a_n229_n261#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM10_12/a_n229_n261#" "amp_XM7/a_n858_n50#"
merge "amp_XM7/a_n858_n50#" "amp_XM6/a_n858_n50#"
merge "amp_XM6/a_n858_n50#" "inv_m1"
merge "XR2/a_n35_n11416#" "m1_2130_n20510#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n20510#" "XR2/a_n201_n11416#"
merge "XR2/a_n201_n11416#" "li_2130_n20510#"
merge "XR2/a_961_n11416#" "m1_2130_n21506#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n21506#" "XR2/a_795_n11416#"
merge "XR2/a_795_n11416#" "li_2130_n21506#"
merge "amp_XR1/a_n865_6584#" "m1_24220_n7840#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24220_n7840#" "amp_XR1/a_n1031_6584#"
merge "amp_XR1/a_n1031_6584#" "li_24220_n7840#"
merge "amp_XR1/a_131_6584#" "m1_24220_n8834#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24220_n8834#" "amp_XR1/a_n35_6584#"
merge "amp_XR1/a_n35_6584#" "li_24220_n8834#"
merge "x7/ena" "x1/X" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x1/X" "x3/in"
merge "x3/in" "ena_ip"
merge "x7/clkin" "XM3/a_400_n50#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM3/a_400_n50#" "amp_XM11_13/a_229_55#"
merge "amp_XM11_13/a_229_55#" "amp_XM11_13/a_229_n155#"
merge "amp_XM11_13/a_229_n155#" "amp_XM10_12/a_229_n164#"
merge "amp_XM10_12/a_229_n164#" "amp_XM10_12/a_229_64#"
merge "amp_XM10_12/a_229_64#" "dout_ip"
merge "amp_XR1/a_795_6584#" "m1_24220_n9500#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24220_n9500#" "amp_XR1/a_629_6584#"
merge "amp_XR1/a_629_6584#" "li_24220_n9500#"
merge "amp_XM3_5/a_n429_n497#" "amp_XM3_5/a_n887_n497#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM3_5/a_n887_n497#" "XM1/a_n445_n488#"
merge "XM1/a_n445_n488#" "XM1/a_n603_n488#"
merge "XM1/a_n603_n488#" "XM1/a_n761_n488#"
merge "XM1/a_n761_n488#" "XM1/a_n919_n488#"
merge "XM1/a_n919_n488#" "XM1/a_819_n488#"
merge "XM1/a_819_n488#" "XM1/a_661_n488#"
merge "XM1/a_661_n488#" "XM1/a_503_n488#"
merge "XM1/a_503_n488#" "XM1/a_345_n488#"
merge "XM1/a_345_n488#" "XM1/a_187_n488#"
merge "XM1/a_187_n488#" "XM1/a_29_n488#"
merge "XM1/a_29_n488#" "XM1/a_n129_n488#"
merge "XM1/a_n129_n488#" "XM1/a_n287_n488#"
merge "XM1/a_n287_n488#" "bias_XC1/m3_n2386_7200#"
merge "bias_XC1/m3_n2386_7200#" "esd_p_xin/a_n45_n45#"
merge "esd_p_xin/a_n45_n45#" "esd_n_xin/a_n45_n45#"
merge "esd_n_xin/a_n45_n45#" "bias_XC1/m3_n2386_2480#"
merge "bias_XC1/m3_n2386_2480#" "bias_XC1/m3_n2386_n2240#"
merge "bias_XC1/m3_n2386_n2240#" "bias_XC1/m3_n2386_n6960#"
merge "bias_XC1/m3_n2386_n6960#" "XR2/a_1791_n11416#"
merge "XR2/a_1791_n11416#" "bias_XC1/m3_n2386_n11680#"
merge "bias_XC1/m3_n2386_n11680#" "xin"
merge "bias_XR2/a_n782_8184#" "bias_XR2/a_n616_8184#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XR2/a_n616_8184#" "m1_18932_n15414#"
merge "m1_18932_n15414#" "li_18932_n15414#"
merge "x7/stby_b" "XM11/a_661_n488#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM11/a_661_n488#" "XM11/a_503_n488#"
merge "XM11/a_503_n488#" "XM11/a_345_n488#"
merge "XM11/a_345_n488#" "XM11/a_187_n488#"
merge "XM11/a_187_n488#" "XM11/a_29_n488#"
merge "XM11/a_29_n488#" "XM11/a_n129_n488#"
merge "XM11/a_n129_n488#" "XM11/a_n287_n488#"
merge "XM11/a_n287_n488#" "XM11/a_n445_n488#"
merge "XM11/a_n445_n488#" "XM11/a_n603_n488#"
merge "XM11/a_n603_n488#" "XM11/a_n761_n488#"
merge "XM11/a_n761_n488#" "x4/in_b"
merge "x4/in_b" "standby_b"
merge "XM7/a_100_n400#" "XM4/a_100_n75#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM4/a_100_n75#" "dout"
merge "bias_XR2/a_546_8184#" "bias_XR2/a_712_8184#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XR2/a_712_8184#" "m1_18932_n16742#"
merge "m1_18932_n16742#" "li_18932_n16742#"
merge "XR2/a_1459_10984#" "m1_24528_n22004#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24528_n22004#" "XR2/a_1293_10984#"
merge "XR2/a_1293_10984#" "li_24528_n22004#"
merge "x7/stby" "XM3/a_n400_n138#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM3/a_n400_n138#" "m1_12702_n2400#"
merge "m1_12702_n2400#" "x2/X"
merge "x2/X" "x4/in"
merge "x4/in" "XM8/a_661_n497#"
merge "XM8/a_661_n497#" "XM8/a_503_n497#"
merge "XM8/a_503_n497#" "XM8/a_345_n497#"
merge "XM8/a_345_n497#" "XM8/a_187_n497#"
merge "XM8/a_187_n497#" "XM8/a_29_n497#"
merge "XM8/a_29_n497#" "XM8/a_n129_n497#"
merge "XM8/a_n129_n497#" "XM8/a_n287_n497#"
merge "XM8/a_n287_n497#" "XM8/a_n445_n497#"
merge "XM8/a_n445_n497#" "XM8/a_n603_n497#"
merge "XM8/a_n603_n497#" "XM8/a_n761_n497#"
merge "XM8/a_n761_n497#" "standby_ip"
merge "bias_XR2/a_n1446_n8616#" "m1_2134_n14584#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2134_n14584#" "bias_XR2/a_n1612_n8616#"
merge "bias_XR2/a_n1612_n8616#" "li_2134_n14584#"
merge "XR2/a_n1197_n11416#" "XR2/a_n1031_n11416#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR2/a_n1031_n11416#" "m1_2130_n19514#"
merge "m1_2130_n19514#" "li_2130_n19514#"
merge "bias_XR2/a_1542_n8616#" "m1_2132_n17570#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n17570#" "bias_XR2/a_1376_n8616#"
merge "bias_XR2/a_1376_n8616#" "li_2132_n17570#"
merge "x3/out_b" "XM6/a_266_n497#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM6/a_266_n497#" "XM6/a_108_n497#"
merge "XM6/a_108_n497#" "XM6/a_n50_n497#"
merge "XM6/a_n50_n497#" "XM6/a_n208_n497#"
merge "XM6/a_n208_n497#" "XM6/a_n366_n497#"
merge "XM6/a_n366_n497#" "ena_b_33"
merge "XM6/a_208_n400#" "XM6/a_n108_n400#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM6/a_n108_n400#" "XM6/a_n424_n400#"
merge "XM6/a_n424_n400#" "XC1/c1_n110_n1550#"
merge "XC1/c1_n110_n1550#" "m4_15104_n10608#"
merge "m4_15104_n10608#" "m4_16656_n12160#"
merge "m4_16656_n12160#" "m4_15136_n13354#"
merge "m4_15136_n13354#" "XC1/c1_n1852_n1560#"
merge "XC1/c1_n1852_n1560#" "m4_14052_n12138#"
merge "m4_14052_n12138#" "bias_XC2/c1_n2146_n2000#"
merge "bias_XC2/c1_n2146_n2000#" "XM2_bias_XM3_4/a_n1992_64#"
merge "XM2_bias_XM3_4/a_n1992_64#" "XM2_bias_XM3_4/a_n2112_64#"
merge "XM2_bias_XM3_4/a_n2112_64#" "XM2_bias_XM3_4/a_n2570_64#"
merge "XM2_bias_XM3_4/a_n2570_64#" "XM2_bias_XM3_4/a_n1992_n864#"
merge "XM2_bias_XM3_4/a_n1992_n864#" "XM2_bias_XM3_4/a_n2112_n864#"
merge "XM2_bias_XM3_4/a_n2112_n864#" "XM2_bias_XM3_4/a_n2570_n864#"
merge "XM2_bias_XM3_4/a_n2570_n864#" "XM2_bias_XM3_4/a_n836_64#"
merge "XM2_bias_XM3_4/a_n836_64#" "XM2_bias_XM3_4/a_n956_64#"
merge "XM2_bias_XM3_4/a_n956_64#" "XM2_bias_XM3_4/a_n836_n864#"
merge "XM2_bias_XM3_4/a_n836_n864#" "XM2_bias_XM3_4/a_n956_n864#"
merge "XM2_bias_XM3_4/a_n956_n864#" "XM2_bias_XM3_4/a_898_64#"
merge "XM2_bias_XM3_4/a_898_64#" "XM2_bias_XM3_4/a_778_64#"
merge "XM2_bias_XM3_4/a_778_64#" "XM2_bias_XM3_4/a_898_n864#"
merge "XM2_bias_XM3_4/a_898_n864#" "XM2_bias_XM3_4/a_778_n864#"
merge "XM2_bias_XM3_4/a_778_n864#" "XM2_bias_XM3_4/a_2512_64#"
merge "XM2_bias_XM3_4/a_2512_64#" "XM2_bias_XM3_4/a_2054_64#"
merge "XM2_bias_XM3_4/a_2054_64#" "XM2_bias_XM3_4/a_1934_64#"
merge "XM2_bias_XM3_4/a_1934_64#" "XM2_bias_XM3_4/a_2512_n864#"
merge "XM2_bias_XM3_4/a_2512_n864#" "XM2_bias_XM3_4/a_2054_n864#"
merge "XM2_bias_XM3_4/a_2054_n864#" "XM2_bias_XM3_4/a_1934_n864#"
merge "XM2_bias_XM3_4/a_1934_n864#" "XM2_bias_XM3_4/w_n2770_n1161#"
merge "XM2_bias_XM3_4/w_n2770_n1161#" "esd_p_xout/w_n183_n183#"
merge "esd_p_xout/w_n183_n183#" "esd_p_xin/w_n183_n183#"
merge "esd_p_xin/w_n183_n183#" "avdd_ip"
merge "amp_XR1/a_463_6584#" "m1_24220_n9166#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24220_n9166#" "amp_XR1/a_297_6584#"
merge "amp_XR1/a_297_6584#" "li_24220_n9166#"
merge "XM9/a_50_n400#" "XM9/w_n308_n697#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM9/w_n308_n697#" "ibias"
merge "XR2/a_n1695_n11416#" "m1_2130_n18850#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n18850#" "XR2/a_n1861_n11416#"
merge "XR2/a_n1861_n11416#" "li_2130_n18850#"
merge "bias_XR2/a_1708_8184#" "m1_18932_n17738#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n17738#" "bias_XR2/a_1542_8184#"
merge "bias_XR2/a_1542_8184#" "li_18932_n17738#"
merge "bias_XR2/a_380_8184#" "m1_18932_n16410#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n16410#" "bias_XR2/a_214_8184#"
merge "bias_XR2/a_214_8184#" "li_18932_n16410#"
merge "XR2/a_n533_10984#" "m1_24530_n20012#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n20012#" "XR2/a_n699_10984#"
merge "XR2/a_n699_10984#" "li_24530_n20012#"
merge "amp_XM4_18/a_487_n488#" "amp_XM4_18/a_29_n488#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM4_18/a_29_n488#" "amp_XM4_18/a_n429_n488#"
merge "amp_XM4_18/a_n429_n488#" "amp_XM4_18/a_n887_n488#"
merge "amp_XM4_18/a_n887_n488#" "amp_XM4_18/a_n487_n400#"
merge "amp_XM4_18/a_n487_n400#" "amp_XM4_18/a_n945_n400#"
merge "amp_XM4_18/a_n945_n400#" "amp_XM3_5/a_n487_n400#"
merge "amp_XM3_5/a_n487_n400#" "amp_XM3_5/a_n945_n400#"
merge "amp_XM3_5/a_n945_n400#" "vn"
merge "XR2/a_n1529_10984#" "m1_24530_n19016#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n19016#" "XR2/a_n1695_10984#"
merge "XR2/a_n1695_10984#" "li_24530_n19016#"
merge "x4/XM3/a_n321_n522#" "x4/avss" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4/avss" "x3/XM4/a_n321_n522#"
merge "x3/XM4/a_n321_n522#" "x3/avss"
merge "x3/avss" "XM5/a_n266_n400#"
merge "XM5/a_n266_n400#" "XC3/c1_n2452_160#"
merge "XC3/c1_n2452_160#" "XM5/a_50_n400#"
merge "XM5/a_50_n400#" "XM5/a_366_n400#"
merge "XM5/a_366_n400#" "XM5/a_n558_n622#"
merge "XM5/a_n558_n622#" "avss"
merge "avss" "w_2138_n8794#"
merge "XR2/a_n1363_n11416#" "m1_2130_n19184#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n19184#" "XR2/a_n1529_n11416#"
merge "XR2/a_n1529_n11416#" "li_2130_n19184#"
merge "bias_XR2/a_1044_8184#" "m1_18932_n17074#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n17074#" "bias_XR2/a_878_8184#"
merge "bias_XR2/a_878_8184#" "li_18932_n17074#"
merge "bias_XR2/a_48_8184#" "m1_18932_n16078#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n16078#" "bias_XR2/a_n118_8184#"
merge "bias_XR2/a_n118_8184#" "li_18932_n16078#"
merge "bias_XR2/a_n1612_8184#" "m1_18932_n14418#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n14418#" "bias_XR2/a_n1778_8184#"
merge "bias_XR2/a_n1778_8184#" "li_18932_n14418#"
merge "XM2_bias_XM3_4/a_n258_n864#" "XM2_bias_XM3_4/a_200_n864#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2_bias_XM3_4/a_200_n864#" "li_22598_n15512#"
merge "bias_XR2/a_n1114_n8616#" "m1_2132_n14916#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n14916#" "bias_XR2/a_n1280_n8616#"
merge "bias_XR2/a_n1280_n8616#" "li_2132_n14916#"
merge "amp_XR1/a_n201_6584#" "m1_24220_n8502#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24220_n8502#" "amp_XR1/a_n367_6584#"
merge "amp_XR1/a_n367_6584#" "li_24220_n8502#"
merge "x3/out" "XM5/a_n366_n488#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM5/a_n366_n488#" "XM5/a_n208_n488#"
merge "XM5/a_n208_n488#" "XM5/a_n50_n488#"
merge "XM5/a_n50_n488#" "XM5/a_108_n488#"
merge "XM5/a_108_n488#" "XM5/a_266_n488#"
merge "XM5/a_266_n488#" "ena_33"
merge "bias_XR2/a_n782_n8616#" "m1_2132_n15248#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n15248#" "bias_XR2/a_n948_n8616#"
merge "bias_XR2/a_n948_n8616#" "li_2132_n15248#"
merge "XR2/a_1127_10984#" "m1_24530_n21672#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n21672#" "XR2/a_961_10984#"
merge "XR2/a_961_10984#" "li_24530_n21672#"
merge "amp_XR1/a_n1031_n7016#" "m1_10618_n7674#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_10618_n7674#" "amp_XR1/a_n1197_n7016#"
merge "amp_XR1/a_n1197_n7016#" "li_10618_n7674#"
merge "amp_XR1/a_961_n7016#" "m1_10620_n9664#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_10620_n9664#" "amp_XR1/a_795_n7016#"
merge "amp_XR1/a_795_n7016#" "li_10620_n9664#"
merge "amp_XR1/a_n699_n7016#" "m1_10620_n8006#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_10620_n8006#" "amp_XR1/a_n865_n7016#"
merge "amp_XR1/a_n865_n7016#" "li_10620_n8006#"
merge "amp_XM1_2/a_31_n200#" "amp_XM16_17/a_28_64#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM16_17/a_28_64#" "amp_XM16_17/a_1802_n561#"
merge "amp_XM16_17/a_1802_n561#" "amp_XM16_17/a_1230_n561#"
merge "amp_XM16_17/a_1230_n561#" "amp_XM16_17/a_658_n561#"
merge "amp_XM16_17/a_658_n561#" "amp_XM16_17/a_86_n561#"
merge "amp_XM16_17/a_86_n561#" "amp_XM16_17/a_n486_n561#"
merge "amp_XM16_17/a_n486_n561#" "amp_XM16_17/a_n1058_n561#"
merge "amp_XM16_17/a_n1058_n561#" "amp_XM16_17/a_n1630_n561#"
merge "amp_XM16_17/a_n1630_n561#" "amp_XM16_17/a_n2202_n561#"
merge "amp_XM16_17/a_n2202_n561#" "vbp"
merge "XR2/a_1625_n11416#" "m1_2128_n22170#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2128_n22170#" "XR2/a_1459_n11416#"
merge "XR2/a_1459_n11416#" "li_2128_n22170#"
merge "bias_XR2/a_n1280_8184#" "m1_18932_n14750#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n14750#" "bias_XR2/a_n1446_8184#"
merge "bias_XR2/a_n1446_8184#" "li_18932_n14750#"
merge "bias_XR2/a_878_n8616#" "m1_2130_n16908#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n16908#" "bias_XR2/a_712_n8616#"
merge "bias_XR2/a_712_n8616#" "li_2130_n16908#"
merge "amp_XR1/a_961_6584#" "amp_XR1/a_1127_6584#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XR1/a_1127_6584#" "m1_24220_n9832#"
merge "m1_24220_n9832#" "li_24220_n9832#"
merge "XM9/a_n50_n497#" "x4/out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4/out" "standby_33"
merge "XR2/a_131_10984#" "m1_24530_n20676#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n20676#" "XR2/a_n35_10984#"
merge "XR2/a_n35_10984#" "li_24530_n20676#"
merge "amp_XR1/a_n35_n7016#" "m1_10620_n8670#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_10620_n8670#" "amp_XR1/a_n201_n7016#"
merge "amp_XR1/a_n201_n7016#" "li_10620_n8670#"
merge "bias_XR2/a_546_n8616#" "m1_2132_n16576#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n16576#" "bias_XR2/a_380_n8616#"
merge "bias_XR2/a_380_n8616#" "li_2132_n16576#"
merge "bias_XR2/a_n948_8184#" "m1_18932_n15082#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n15082#" "bias_XR2/a_n1114_8184#"
merge "bias_XR2/a_n1114_8184#" "li_18932_n15082#"
merge "bias_XR3/a_48_n7916#" "m1_3134_n13314#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_3134_n13314#" "bias_XR3/a_n118_n7916#"
merge "bias_XR3/a_n118_n7916#" "li_3134_n13314#"
merge "bias_XR2/a_n284_8184#" "m1_18932_n15746#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_18932_n15746#" "bias_XR2/a_n450_8184#"
merge "bias_XR2/a_n450_8184#" "li_18932_n15746#"
merge "bias_XM6_7_8/a_800_n42#" "bias_XM6_7_8/a_858_n130#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bias_XM6_7_8/a_858_n130#" "li_8336_n12442#"
merge "amp_XR1/a_n533_n7016#" "amp_XR1/a_n367_n7016#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XR1/a_n367_n7016#" "m1_10620_n8338#"
merge "m1_10620_n8338#" "li_10620_n8338#"
merge "amp_XM9/a_n858_n50#" "amp_XM8/a_800_n50#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM8/a_800_n50#" "amp_XM8/a_n800_n147#"
merge "amp_XM8/a_n800_n147#" "amp_XM9/a_n800_n138#"
merge "amp_XM9/a_n800_n138#" "amp_XR1/a_1127_n7016#"
merge "amp_XR1/a_1127_n7016#" "li_9150_n9268#"
merge "XR2/a_n1197_10984#" "m1_24530_n19348#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n19348#" "XR2/a_n1363_10984#"
merge "XR2/a_n1363_10984#" "li_24530_n19348#"
merge "bias_XR2/a_n118_n8616#" "m1_2132_n15912#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n15912#" "bias_XR2/a_n284_n8616#"
merge "bias_XR2/a_n284_n8616#" "li_2132_n15912#"
merge "XR2/a_297_n11416#" "m1_2130_n20842#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n20842#" "XR2/a_131_n11416#"
merge "XR2/a_131_n11416#" "li_2130_n20842#"
merge "bias_XR2/a_n1778_n8616#" "m1_2132_n14254#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n14254#" "bias_XR2/a_n1944_n8616#"
merge "bias_XR2/a_n1944_n8616#" "li_2132_n14254#"
merge "amp_XR1/a_n533_6584#" "m1_24220_n8172#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24220_n8172#" "amp_XR1/a_n699_6584#"
merge "amp_XR1/a_n699_6584#" "li_24220_n8172#"
merge "XR2/a_629_n11416#" "m1_2128_n21174#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2128_n21174#" "XR2/a_463_n11416#"
merge "XR2/a_463_n11416#" "li_2128_n21174#"
merge "bias_XR2/a_1210_n8616#" "m1_2130_n17240#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n17240#" "bias_XR2/a_1044_n8616#"
merge "bias_XR2/a_1044_n8616#" "li_2130_n17240#"
merge "amp_XM11_13/a_n287_n155#" "amp_XM11_13/a_29_n243#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp_XM11_13/a_29_n243#" "amp_XM10_12/a_n287_64#"
merge "amp_XM10_12/a_n287_64#" "amp_XM10_12/a_29_n261#"
merge "amp_XM10_12/a_29_n261#" "inv_m2"
merge "bias_XR2/a_n450_n8616#" "m1_2130_n15578#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n15578#" "bias_XR2/a_n616_n8616#"
merge "bias_XR2/a_n616_n8616#" "li_2130_n15578#"
merge "XR2/a_n865_10984#" "m1_24530_n19680#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_24530_n19680#" "XR2/a_n1031_10984#"
merge "XR2/a_n1031_10984#" "li_24530_n19680#"
merge "ant_diode_ena/a_n45_n45#" "x1/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x1/A" "ena"
merge "XR2/a_1293_n11416#" "m1_2130_n21838#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2130_n21838#" "XR2/a_1127_n11416#"
merge "XR2/a_1127_n11416#" "li_2130_n21838#"
merge "bias_XR2/a_1874_n8616#" "m1_2132_n17904#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2132_n17904#" "bias_XR2/a_1708_n8616#"
merge "bias_XR2/a_1708_n8616#" "li_2132_n17904#"
merge "x7/clkout" "XM7/a_n100_n497#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM7/a_n100_n497#" "XM4/a_n100_n163#"
merge "XM4/a_n100_n163#" "dout_filt"
