Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: union_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "union_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "union_1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : union_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Downloads\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "E:\Desktop\Digitales_Prueba1\FSM_7_Seg.v" into library work
Parsing module <FSM_7_Seg>.
Analyzing Verilog file "E:\Desktop\Digitales_Prueba1\comparador.v" into library work
Parsing module <comparador>.
Analyzing Verilog file "E:\Desktop\Digitales_Prueba1\union_1.v" into library work
Parsing module <union_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <union_1>.

Elaborating module <comparador(N=5)>.

Elaborating module <fsm>.

Elaborating module <FSM_7_Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <union_1>.
    Related source file is "E:\Desktop\Digitales_Prueba1\union_1.v".
    Summary:
	no macro.
Unit <union_1> synthesized.

Synthesizing Unit <comparador>.
    Related source file is "E:\Desktop\Digitales_Prueba1\comparador.v".
        N = 5
    Found 5-bit comparator equal for signal <D[4]_A[4]_equal_1_o> created at line 29
    Found 5-bit comparator greater for signal <A[4]_D[4]_LessThan_2_o> created at line 29
    Summary:
	inferred   2 Comparator(s).
Unit <comparador> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "E:\Downloads\fsm.v".
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

Synthesizing Unit <FSM_7_Seg>.
    Related source file is "E:\Desktop\Digitales_Prueba1\FSM_7_Seg.v".
    Found 4-bit register for signal <an_reg>.
    Found 8-bit register for signal <cat_reg>.
    Found 5-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rest (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_7_Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 4
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <maq2/FSM_1> on signal <state_reg[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 00000 | 000000001
 00001 | 000000010
 00010 | 000000100
 00011 | 000001000
 00100 | 000010000
 00101 | 000100000
 00110 | 001000000
 00111 | 010000000
 01000 | 100000000
--------------------
INFO:Xst:2261 - The FF/Latch <an_reg_3> in Unit <FSM_7_Seg> is equivalent to the following FF/Latch, which will be removed : <cat_reg_7> 

Optimizing unit <union_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block union_1, actual ratio is 0.
FlipFlop maq2/an_reg_3 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : union_1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 20
#      LUT2                        : 5
#      LUT3                        : 6
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 23
#      FDC                         : 22
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              21  out of  18224     0%  
 Number of Slice LUTs:                   19  out of   9112     0%  
    Number used as Logic:                19  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     23
   Number with an unused Flip Flop:       2  out of     23     8%  
   Number with an unused LUT:             4  out of     23    17%  
   Number of fully used LUT-FF pairs:    17  out of     23    73%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.747ns (Maximum Frequency: 572.328MHz)
   Minimum input arrival time before clock: 3.555ns
   Maximum output required time after clock: 4.678ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 51 / 21
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            maq2/state_reg_FSM_FFd3 (FF)
  Destination:       maq2/an_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: maq2/state_reg_FSM_FFd3 to maq2/an_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  maq2/state_reg_FSM_FFd3 (maq2/state_reg_FSM_FFd2-In)
     LUT5:I0->O            1   0.203   0.000  maq2/state_reg__n0124<3>1 (maq2/_n0124<3>)
     FDC:D                     0.102          maq2/an_reg_0
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 38 / 25
-------------------------------------------------------------------------
Offset:              3.555ns (Levels of Logic = 3)
  Source:            temperatura<2> (PAD)
  Destination:       maq/state_reg_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: temperatura<2> to maq/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  temperatura_2_IBUF (temperatura_2_IBUF)
     LUT3:I0->O            1   0.205   0.944  maq/state_reg_FSM_FFd1-In1_SW0 (N01)
     LUT6:I0->O            1   0.203   0.000  maq/state_reg_FSM_FFd1-In1 (maq/state_reg_FSM_FFd1-In)
     FDC:D                     0.102          maq/state_reg_FSM_FFd1
    ----------------------------------------
    Total                      3.555ns (1.732ns logic, 1.823ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 14
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 2)
  Source:            maq/state_reg_FSM_FFd2 (FF)
  Destination:       est_ventilador (PAD)
  Source Clock:      clk rising

  Data Path: maq/state_reg_FSM_FFd2 to est_ventilador
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.878  maq/state_reg_FSM_FFd2 (maq/state_reg_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.579  est_ventilador1 (est_ventilador_OBUF)
     OBUF:I->O                 2.571          est_ventilador_OBUF (est_ventilador)
    ----------------------------------------
    Total                      4.678ns (3.221ns logic, 1.457ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.747|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 220148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

