
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_32896:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x87780000; valaddr_reg:x3; val_offset:98688*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98688*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32897:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877c0000; valaddr_reg:x3; val_offset:98691*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98691*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32898:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877e0000; valaddr_reg:x3; val_offset:98694*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98694*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32899:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877f0000; valaddr_reg:x3; val_offset:98697*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98697*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32900:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877f8000; valaddr_reg:x3; val_offset:98700*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98700*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32901:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fc000; valaddr_reg:x3; val_offset:98703*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98703*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32902:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fe000; valaddr_reg:x3; val_offset:98706*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98706*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32903:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ff000; valaddr_reg:x3; val_offset:98709*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98709*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32904:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ff800; valaddr_reg:x3; val_offset:98712*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98712*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32905:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ffc00; valaddr_reg:x3; val_offset:98715*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98715*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32906:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ffe00; valaddr_reg:x3; val_offset:98718*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98718*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32907:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fff00; valaddr_reg:x3; val_offset:98721*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98721*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32908:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fff80; valaddr_reg:x3; val_offset:98724*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98724*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32909:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fffc0; valaddr_reg:x3; val_offset:98727*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98727*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32910:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fffe0; valaddr_reg:x3; val_offset:98730*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98730*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32911:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ffff0; valaddr_reg:x3; val_offset:98733*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98733*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32912:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ffff8; valaddr_reg:x3; val_offset:98736*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98736*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32913:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ffffc; valaddr_reg:x3; val_offset:98739*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98739*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32914:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877ffffe; valaddr_reg:x3; val_offset:98742*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98742*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32915:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23bfb5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23bfb5; op2val:0x80000000;
op3val:0x877fffff; valaddr_reg:x3; val_offset:98745*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98745*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32916:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1800000; valaddr_reg:x3; val_offset:98748*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98748*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32917:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1800001; valaddr_reg:x3; val_offset:98751*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98751*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32918:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1800003; valaddr_reg:x3; val_offset:98754*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98754*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32919:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1800007; valaddr_reg:x3; val_offset:98757*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98757*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32920:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa180000f; valaddr_reg:x3; val_offset:98760*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98760*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32921:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa180001f; valaddr_reg:x3; val_offset:98763*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98763*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32922:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa180003f; valaddr_reg:x3; val_offset:98766*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98766*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32923:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa180007f; valaddr_reg:x3; val_offset:98769*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98769*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32924:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa18000ff; valaddr_reg:x3; val_offset:98772*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98772*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32925:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa18001ff; valaddr_reg:x3; val_offset:98775*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98775*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32926:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa18003ff; valaddr_reg:x3; val_offset:98778*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98778*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32927:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa18007ff; valaddr_reg:x3; val_offset:98781*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98781*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32928:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1800fff; valaddr_reg:x3; val_offset:98784*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98784*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32929:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1801fff; valaddr_reg:x3; val_offset:98787*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98787*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32930:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1803fff; valaddr_reg:x3; val_offset:98790*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98790*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32931:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1807fff; valaddr_reg:x3; val_offset:98793*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98793*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32932:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa180ffff; valaddr_reg:x3; val_offset:98796*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98796*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32933:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa181ffff; valaddr_reg:x3; val_offset:98799*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98799*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32934:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa183ffff; valaddr_reg:x3; val_offset:98802*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98802*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32935:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa187ffff; valaddr_reg:x3; val_offset:98805*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98805*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32936:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa18fffff; valaddr_reg:x3; val_offset:98808*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98808*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32937:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa19fffff; valaddr_reg:x3; val_offset:98811*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98811*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32938:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1bfffff; valaddr_reg:x3; val_offset:98814*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98814*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32939:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1c00000; valaddr_reg:x3; val_offset:98817*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98817*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32940:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1e00000; valaddr_reg:x3; val_offset:98820*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98820*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32941:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1f00000; valaddr_reg:x3; val_offset:98823*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98823*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32942:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1f80000; valaddr_reg:x3; val_offset:98826*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98826*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32943:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fc0000; valaddr_reg:x3; val_offset:98829*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98829*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32944:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fe0000; valaddr_reg:x3; val_offset:98832*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98832*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32945:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ff0000; valaddr_reg:x3; val_offset:98835*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98835*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32946:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ff8000; valaddr_reg:x3; val_offset:98838*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98838*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32947:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffc000; valaddr_reg:x3; val_offset:98841*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98841*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32948:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffe000; valaddr_reg:x3; val_offset:98844*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98844*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32949:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fff000; valaddr_reg:x3; val_offset:98847*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98847*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32950:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fff800; valaddr_reg:x3; val_offset:98850*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98850*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32951:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fffc00; valaddr_reg:x3; val_offset:98853*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98853*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32952:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fffe00; valaddr_reg:x3; val_offset:98856*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98856*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32953:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffff00; valaddr_reg:x3; val_offset:98859*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98859*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32954:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffff80; valaddr_reg:x3; val_offset:98862*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98862*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32955:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffffc0; valaddr_reg:x3; val_offset:98865*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98865*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32956:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffffe0; valaddr_reg:x3; val_offset:98868*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98868*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32957:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fffff0; valaddr_reg:x3; val_offset:98871*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98871*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32958:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fffff8; valaddr_reg:x3; val_offset:98874*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98874*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32959:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fffffc; valaddr_reg:x3; val_offset:98877*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98877*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32960:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1fffffe; valaddr_reg:x3; val_offset:98880*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98880*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32961:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x43 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xa1ffffff; valaddr_reg:x3; val_offset:98883*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98883*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32962:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbf800001; valaddr_reg:x3; val_offset:98886*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98886*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32963:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbf800003; valaddr_reg:x3; val_offset:98889*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98889*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32964:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbf800007; valaddr_reg:x3; val_offset:98892*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98892*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32965:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbf999999; valaddr_reg:x3; val_offset:98895*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98895*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32966:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:98898*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98898*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32967:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:98901*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98901*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32968:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:98904*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98904*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32969:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:98907*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98907*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32970:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:98910*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98910*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32971:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:98913*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98913*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32972:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:98916*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98916*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32973:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:98919*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98919*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32974:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:98922*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98922*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32975:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:98925*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98925*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32976:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:98928*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98928*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32977:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ecb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31f963 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f23ecb7; op2val:0x8031f963;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:98931*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98931*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32978:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31000000; valaddr_reg:x3; val_offset:98934*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98934*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32979:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31000001; valaddr_reg:x3; val_offset:98937*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98937*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32980:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31000003; valaddr_reg:x3; val_offset:98940*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98940*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32981:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31000007; valaddr_reg:x3; val_offset:98943*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98943*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32982:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3100000f; valaddr_reg:x3; val_offset:98946*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98946*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32983:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3100001f; valaddr_reg:x3; val_offset:98949*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98949*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32984:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3100003f; valaddr_reg:x3; val_offset:98952*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98952*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32985:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3100007f; valaddr_reg:x3; val_offset:98955*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98955*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32986:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x310000ff; valaddr_reg:x3; val_offset:98958*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98958*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32987:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x310001ff; valaddr_reg:x3; val_offset:98961*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98961*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32988:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x310003ff; valaddr_reg:x3; val_offset:98964*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98964*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32989:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x310007ff; valaddr_reg:x3; val_offset:98967*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98967*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32990:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31000fff; valaddr_reg:x3; val_offset:98970*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98970*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32991:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31001fff; valaddr_reg:x3; val_offset:98973*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98973*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32992:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31003fff; valaddr_reg:x3; val_offset:98976*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98976*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32993:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31007fff; valaddr_reg:x3; val_offset:98979*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98979*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32994:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3100ffff; valaddr_reg:x3; val_offset:98982*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98982*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32995:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3101ffff; valaddr_reg:x3; val_offset:98985*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98985*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32996:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3103ffff; valaddr_reg:x3; val_offset:98988*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98988*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32997:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x3107ffff; valaddr_reg:x3; val_offset:98991*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98991*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32998:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x310fffff; valaddr_reg:x3; val_offset:98994*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98994*0 + 3*257*FLEN/8, x4, x1, x2)

inst_32999:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x311fffff; valaddr_reg:x3; val_offset:98997*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 98997*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33000:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x313fffff; valaddr_reg:x3; val_offset:99000*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99000*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33001:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31400000; valaddr_reg:x3; val_offset:99003*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99003*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33002:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31600000; valaddr_reg:x3; val_offset:99006*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99006*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33003:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31700000; valaddr_reg:x3; val_offset:99009*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99009*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33004:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x31780000; valaddr_reg:x3; val_offset:99012*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99012*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33005:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317c0000; valaddr_reg:x3; val_offset:99015*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99015*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33006:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317e0000; valaddr_reg:x3; val_offset:99018*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99018*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33007:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317f0000; valaddr_reg:x3; val_offset:99021*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99021*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33008:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317f8000; valaddr_reg:x3; val_offset:99024*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99024*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33009:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fc000; valaddr_reg:x3; val_offset:99027*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99027*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33010:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fe000; valaddr_reg:x3; val_offset:99030*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99030*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33011:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ff000; valaddr_reg:x3; val_offset:99033*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99033*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33012:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ff800; valaddr_reg:x3; val_offset:99036*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99036*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33013:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ffc00; valaddr_reg:x3; val_offset:99039*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99039*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33014:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ffe00; valaddr_reg:x3; val_offset:99042*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99042*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33015:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fff00; valaddr_reg:x3; val_offset:99045*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99045*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33016:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fff80; valaddr_reg:x3; val_offset:99048*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99048*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33017:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fffc0; valaddr_reg:x3; val_offset:99051*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99051*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33018:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fffe0; valaddr_reg:x3; val_offset:99054*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99054*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33019:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ffff0; valaddr_reg:x3; val_offset:99057*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99057*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33020:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ffff8; valaddr_reg:x3; val_offset:99060*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99060*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33021:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ffffc; valaddr_reg:x3; val_offset:99063*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99063*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33022:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317ffffe; valaddr_reg:x3; val_offset:99066*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99066*0 + 3*257*FLEN/8, x4, x1, x2)

inst_33023:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2438d0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x31e23b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2438d0; op2val:0x31e23b;
op3val:0x317fffff; valaddr_reg:x3; val_offset:99069*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99069*0 + 3*257*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2272788480,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273050624,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273181696,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273247232,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273280000,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273296384,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273304576,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273308672,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273310720,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273311744,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312256,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312512,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312640,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312704,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312736,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312752,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312760,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312764,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312766,32,FLEN)
NAN_BOXED(2133049269,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312767,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520384,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520385,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520387,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520391,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520399,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520415,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520447,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520511,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520639,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709520895,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709521407,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709522431,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709524479,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709528575,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709536767,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709553151,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709585919,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709651455,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2709782527,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2710044671,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2710568959,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2711617535,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2713714687,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2713714688,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2715811840,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2716860416,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717384704,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717646848,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717777920,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717843456,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717876224,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717892608,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717900800,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717904896,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717906944,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717907968,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908480,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908736,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908864,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908928,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908960,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908976,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908984,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908988,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908990,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(2717908991,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133060791,32,FLEN)
NAN_BOXED(2150758755,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083584,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083585,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083587,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083591,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083599,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083615,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083647,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083711,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822083839,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822084095,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822084607,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822085631,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822087679,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822091775,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822099967,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822116351,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822149119,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822214655,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822345727,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(822607871,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(823132159,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(824180735,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(826277887,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(826277888,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(828375040,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(829423616,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(829947904,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830210048,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830341120,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830406656,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830439424,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830455808,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830464000,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830468096,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830470144,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830471168,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830471680,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830471936,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472064,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472128,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472160,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472176,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472184,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472188,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472190,32,FLEN)
NAN_BOXED(2133080272,32,FLEN)
NAN_BOXED(3269179,32,FLEN)
NAN_BOXED(830472191,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
