/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2022 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32Z27.h
 * @version 1.7
 * @date 2022-03-16
 * @brief Peripheral Access Layer for S32Z27
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/* Prevention from multiple including the same memory map */
#if !defined(S32Z27_H_)  /* Check if memory map has not been already included */
#define S32Z27_H_

/* ----------------------------------------------------------------------------
   -- IP Header Files
   ---------------------------------------------------------------------------- */

/* IP Header Files List */
#include "S32Z27_ACCESS_PROTECTION.h"
#include "S32Z27_ADC.h"
#include "S32Z27_AES_ACCEL.h"
#include "S32Z27_ATP.h"
#include "S32Z27_AXBS.h"
#include "S32Z27_BOOT.h"
#include "S32Z27_CANXL_MRU.h"
#include "S32Z27_CAN_HUB.h"
#include "S32Z27_CAN_TBS.h"
#include "S32Z27_CE_DMAMUX.h"
#include "S32Z27_CE_L_VFCCU.h"
#include "S32Z27_CE_MRU.h"
#include "S32Z27_CE_SEMA42.h"
#include "S32Z27_CE_SRG_S.h"
#include "S32Z27_CLASS_0X9_CORESIGHT_COMPONENT.h"
#include "S32Z27_CMU_FC.h"
#include "S32Z27_CORESIGHT_OCEM.h"
#include "S32Z27_CORESIGHT_PROGRAMMING_MODEL.h"
#include "S32Z27_CORE_DEBUGGER_INTERFACE.h"
#include "S32Z27_CORE_SAFETY.h"
#include "S32Z27_CRC.h"
#include "S32Z27_CTU.h"
#include "S32Z27_C_VFCCU.h"
#include "S32Z27_DATA_MEMORY_SUBSYSTEM.h"
#include "S32Z27_DBG.h"
#include "S32Z27_DCU.h"
#include "S32Z27_DDRC.h"
#include "S32Z27_DFS.h"
#include "S32Z27_DIPORTSD.h"
#include "S32Z27_DMAMUX.h"
#include "S32Z27_DMA_CRC.h"
#include "S32Z27_DMSS_SAFETY.h"
#include "S32Z27_DSC_CONTROL.h"
#include "S32Z27_DSPI.h"
#include "S32Z27_EDMA3_MP.h"
#include "S32Z27_EDMA3_TCD.h"
#include "S32Z27_EDMA4_MP.h"
#include "S32Z27_EDMA4_TCD.h"
#include "S32Z27_EIM.h"
#include "S32Z27_EIM_GTM.h"
#include "S32Z27_EMIOS.h"
#include "S32Z27_ENETC_PORT.h"
#include "S32Z27_ENETC_PSEUDO_MAC_PORT2.h"
#include "S32Z27_ERM.h"
#include "S32Z27_ERM_GTM.h"
#include "S32Z27_ERROR_CORRECTION_CODES.h"
#include "S32Z27_FEED_DMACRC.h"
#include "S32Z27_FEED_DMA_MP.h"
#include "S32Z27_FEED_DMA_TCD.h"
#include "S32Z27_FILTER_BANK.h"
#include "S32Z27_FLEXCAN.h"
#include "S32Z27_FLEXRAY.h"
#include "S32Z27_FXOSC.h"
#include "S32Z27_GIC.h"
#include "S32Z27_GPR0.h"
#include "S32Z27_GPR0_PCTL.h"
#include "S32Z27_GPR1.h"
#include "S32Z27_GPR1_PCTL.h"
#include "S32Z27_GPR2.h"
#include "S32Z27_GPR3.h"
#include "S32Z27_GPR3_PCTL.h"
#include "S32Z27_GPR4.h"
#include "S32Z27_GPR4_PCTL.h"
#include "S32Z27_GPR5.h"
#include "S32Z27_GPR5_PCTL.h"
#include "S32Z27_GPR6.h"
#include "S32Z27_GPR6_PCTL.h"
#include "S32Z27_GRP_CONTROL.h"
#include "S32Z27_GTMDI.h"
#include "S32Z27_GTMSS.h"
#include "S32Z27_GTM_GTM_CLS0.h"
#include "S32Z27_GTM_GTM_CLS1.h"
#include "S32Z27_GTM_GTM_CLS2.h"
#include "S32Z27_GTM_GTM_CLS3.h"
#include "S32Z27_I3C.h"
#include "S32Z27_IERC_IERB.h"
#include "S32Z27_IERC_PCI.h"
#include "S32Z27_INTERFACE_CONFIGURATION.h"
#include "S32Z27_INTERRUPT_CONTROL.h"
#include "S32Z27_LCU.h"
#include "S32Z27_LFAST.h"
#include "S32Z27_LINFLEXD.h"
#include "S32Z27_LLC_CSR.h"
#include "S32Z27_LLC_FSC.h"
#include "S32Z27_LMEM64.h"
#include "S32Z27_L_VFCCU.h"
#include "S32Z27_MCM.h"
#include "S32Z27_MC_CGM.h"
#include "S32Z27_MC_ME.h"
#include "S32Z27_MC_RGM.h"
#include "S32Z27_MDM_AP.h"
#include "S32Z27_MEW.h"
#include "S32Z27_MSCM.h"
#include "S32Z27_MSG_DESCRIPTORS.h"
#include "S32Z27_MU.h"
#include "S32Z27_MULTICORE_CONFIGURATION.h"
#include "S32Z27_NETC_F0_GLOBAL.h"
#include "S32Z27_NETC_F0_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_F1.h"
#include "S32Z27_NETC_F1_GLOBAL.h"
#include "S32Z27_NETC_F1_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_F2.h"
#include "S32Z27_NETC_F2_COMMON.h"
#include "S32Z27_NETC_F2_GLOBAL.h"
#include "S32Z27_NETC_F2_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_F3.h"
#include "S32Z27_NETC_F3_COMMON.h"
#include "S32Z27_NETC_F3_GLOBAL.h"
#include "S32Z27_NETC_F3_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_F3_SI0.h"
#include "S32Z27_NETC_F3_SI1.h"
#include "S32Z27_NETC_F3_SI2.h"
#include "S32Z27_NETC_F3_SI3.h"
#include "S32Z27_NETC_F3_SI4.h"
#include "S32Z27_NETC_F3_SI5.h"
#include "S32Z27_NETC_F3_SI6.h"
#include "S32Z27_NETC_F3_SI7.h"
#include "S32Z27_NETC_IERB.h"
#include "S32Z27_NETC_PRIV.h"
#include "S32Z27_NETC_VF1_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_VF2_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_VF3_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_VF4_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_VF5_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_VF6_PCI_HDR_TYPE0.h"
#include "S32Z27_NETC_VF7_PCI_HDR_TYPE0.h"
#include "S32Z27_OCOTP.h"
#include "S32Z27_NVIC.h"
#include "S32Z27_SCB.h"
#include "S32Z27_OMU.h"
#include "S32Z27_PIT.h"
#include "S32Z27_PLLDIG.h"
#include "S32Z27_PMC.h"
#include "S32Z27_PMSS_SAFETY.h"
#include "S32Z27_POWER_SCALING_UNIT.h"
#include "S32Z27_PROFILER.h"
#include "S32Z27_PROGRAM_MEMORY_SUBSYSTEM.h"
#include "S32Z27_PSI5.h"
#include "S32Z27_PSI5_S.h"
#include "S32Z27_QMAN_CNTRL.h"
#include "S32Z27_QUADSPI.h"
#include "S32Z27_QUADSPI_ARDB.h"
#include "S32Z27_QUEUE_DESCRIPTOR.h"
#include "S32Z27_QUEUE_MANAGER.h"
#include "S32Z27_QUEUE_MANAGER1.h"
#include "S32Z27_QUEUE_MANAGER2.h"
#include "S32Z27_QUEUE_MANAGER3.h"
#include "S32Z27_RAMECC.h"
#include "S32Z27_RDC.h"
#include "S32Z27_RESULT_DMACRC.h"
#include "S32Z27_RESULT_DMA_MP.h"
#include "S32Z27_RESULT_DMA_TCD.h"
#include "S32Z27_ROUND_ROBIN_ARBITER.h"
#include "S32Z27_RTT.h"
#include "S32Z27_RTUE_NIC_D.h"
#include "S32Z27_RTUF_NIC_D.h"
#include "S32Z27_RTUM_NIC_D.h"
#include "S32Z27_RTUP_NIC_B.h"
#include "S32Z27_RTU_GPR.h"
#include "S32Z27_RTU_L_VFCCU.h"
#include "S32Z27_RTU_MC_CGM.h"
#include "S32Z27_RTU_MRU.h"
#include "S32Z27_RTU_PMC.h"
#include "S32Z27_RTU_SEMA42.h"
#include "S32Z27_RTU_XRDC.h"
#include "S32Z27_RXFIFO.h"
#include "S32Z27_RXFIFO_CONTROL.h"
#include "S32Z27_RXLUT.h"
#include "S32Z27_SBSW.h"
#include "S32Z27_SDA_AP.h"
#include "S32Z27_SEC_S250.h"
#include "S32Z27_SEMA42.h"
#include "S32Z27_SIC.h"
#include "S32Z27_SINC.h"
#include "S32Z27_SIPI.h"
#include "S32Z27_SIUL2.h"
#include "S32Z27_SMU_L_VFCCU.h"
#include "S32Z27_SMU_MRU.h"
#include "S32Z27_SMU_SEMA42.h"
#include "S32Z27_SMU_SRG_S.h"
#include "S32Z27_SMU_XRDC.h"
#include "S32Z27_SPFU.h"
#include "S32Z27_SPI.h"
#include "S32Z27_SRAMCTL.h"
#include "S32Z27_SRX.h"
#include "S32Z27_STM.h"
#include "S32Z27_SWT.h"
#include "S32Z27_SW_ETH_MAC_PORT0.h"
#include "S32Z27_SW_ETH_MAC_PORT1.h"
#include "S32Z27_SW_PORT0.h"
#include "S32Z27_SW_PORT1.h"
#include "S32Z27_SW_PORT2.h"
#include "S32Z27_SW_PSEUDO_MAC_PORT2.h"
#include "S32Z27_TIMERS.h"
#include "S32Z27_TMR0_BASE.h"
#include "S32Z27_TMU.h"
#include "S32Z27_TRGMUX_0.h"
#include "S32Z27_TRGMUX_1.h"
#include "S32Z27_TRGMUX_2.h"
#include "S32Z27_TRGMUX_3.h"
#include "S32Z27_USDHC.h"
#include "S32Z27_VIRT_WRAPPER.h"
#include "S32Z27_WATCHDOG.h"
#include "S32Z27_XBIC.h"
#include "S32Z27_XRDC.h"
#include "S32Z27_SYSTICK.h"
#include "S32Z27_MPU.h"

#endif  /* #if !defined(S32Z27_H_) */
