m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vadder
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1738955144
!i10b 1
!s100 J@Bf42a<9Q9R;nJSZl2>B2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ITVE28eMUL3_NNLFFze6@D0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline
Z5 w1738943237
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/adder.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/adder.sv
!i122 149
Z6 L0 3 11
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1738955144.000000
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/adder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/adder.sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
valu
R0
R1
!i10b 1
!s100 R^zhY7aYgcKNJZkjIfEON3
R2
IJQ>kYdMNzo6zG=[dH^mLL1
R3
S1
R4
w1738943464
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/alu.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/alu.sv
!i122 150
L0 3 49
R7
r1
!s85 0
31
R8
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/alu.sv|
!i113 1
R9
R10
vALUController
R0
R1
!i10b 1
!s100 Z:K3de4A8>iL88JZToC>l3
R2
I=;f_mf`ULmd^_Mfj_FhCS0
R3
S1
R4
w1738953446
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ALUController.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ALUController.sv
!i122 151
L0 3 51
R7
r1
!s85 0
31
R8
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ALUController.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ALUController.sv|
!i113 1
R9
R10
n@a@l@u@controller
vBranchUnit
R0
R1
!i10b 1
!s100 NEaAHUTKhFEhB3R2BHm`T2
R2
I95UD2KfzJ_bbkmlaI^bWD1
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/BranchUnit.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/BranchUnit.sv
!i122 152
L0 3 29
R7
r1
!s85 0
31
R8
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/BranchUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/BranchUnit.sv|
!i113 1
R9
R10
n@branch@unit
vController
R0
Z11 !s110 1738955145
!i10b 1
!s100 5G]nN2eb5X7:CPi1`2hem0
R2
I1of0Kol]SM52=hjISU_1O1
R3
S1
R4
w1738944068
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Controller.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Controller.sv
!i122 153
L0 3 45
R7
r1
!s85 0
31
Z12 !s108 1738955145.000000
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Controller.sv|
!i113 1
R9
R10
n@controller
vdatamemory
R0
R11
!i10b 1
!s100 `aedhhMZXAUCoPabLhPb[3
R2
Im3_HFiSlAo;iXz0;Pj;nn1
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/datamemory.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/datamemory.sv
!i122 154
L0 3 67
R7
r1
!s85 0
31
R12
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/datamemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/datamemory.sv|
!i113 1
R9
R10
vDatapath
R0
Z13 DXx4 work 16 Pipe_Buf_Reg_PKG 0 22 8n?]2;Z`e8OL:GcLVPofA3
DXx4 work 16 Datapath_sv_unit 0 22 PXGOeenU<h9AfAQhUcPPm1
R11
R3
r1
!s85 0
!i10b 1
!s100 6ZAhNJ<T9f6X69b1Of=QQ0
I8]3>3fN?<?YJm?jEBoA0R3
!s105 Datapath_sv_unit
S1
R4
Z14 w1738943963
Z15 8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Datapath.sv
Z16 FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Datapath.sv
!i122 155
L0 6 336
R7
31
R12
Z17 !s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Datapath.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Datapath.sv|
!i113 1
R9
R10
n@datapath
XDatapath_sv_unit
R0
R13
R11
VPXGOeenU<h9AfAQhUcPPm1
r1
!s85 0
!i10b 1
!s100 ^zl4[:MZon5OD8@k3XlCP0
IPXGOeenU<h9AfAQhUcPPm1
!i103 1
S1
R4
R14
R15
R16
!i122 155
L0 3 0
R7
31
R12
R17
R18
!i113 1
R9
R10
n@datapath_sv_unit
vflopr
R0
R11
!i10b 1
!s100 ElcDNl85mGL9dF?Xd3Za63
R2
ISUo<>:D@XkJk_<G3P8;Z22
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/flopr.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/flopr.sv
!i122 156
L0 3 16
R7
r1
!s85 0
31
R12
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/flopr.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/flopr.sv|
!i113 1
R9
R10
vForwardingUnit
R0
R11
!i10b 1
!s100 CEcEo:_iR9UO6Xd4H`cAC3
R2
IBiFC1_NlIf`m@72:L6=2b2
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ForwardingUnit.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ForwardingUnit.sv
!i122 157
L0 3 18
R7
r1
!s85 0
31
R12
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ForwardingUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/ForwardingUnit.sv|
!i113 1
R9
R10
n@forwarding@unit
vHazardDetection
R0
R11
!i10b 1
!s100 =:@:A`@P^b2GYnY^68bZa2
R2
I75bl;`cOFgHRHZK<zKONR2
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/HazardDetection.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/HazardDetection.sv
!i122 158
R6
R7
r1
!s85 0
31
R12
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/HazardDetection.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/HazardDetection.sv|
!i113 1
R9
R10
n@hazard@detection
vimm_Gen
R0
Z19 !s110 1738955146
!i10b 1
!s100 6HmZlbM`kh3Eab@;ahJ]01
R2
I9H>_`hRfO5B1?2MRH^RX@1
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/imm_Gen.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/imm_Gen.sv
!i122 159
L0 3 48
R7
r1
!s85 0
31
R12
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/imm_Gen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/imm_Gen.sv|
!i113 1
R9
R10
nimm_@gen
vinstructionmemory
R0
R19
!i10b 1
!s100 6>jnlWCg62QiF^iRiX?C81
R2
IgUbZl3B:BzNknSGk@]MY:2
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/instructionmemory.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/instructionmemory.sv
!i122 160
L0 4 23
R7
r1
!s85 0
31
Z20 !s108 1738955146.000000
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/instructionmemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/instructionmemory.sv|
!i113 1
R9
R10
vMemoria32
R0
R19
!i10b 1
!s100 1FjL2lU>nY@FN7_?gRN8Y3
R2
IW68@gTKm<V3Q7?U@dcG?C3
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32.sv
!i122 161
Z21 L0 26 94
R7
r1
!s85 0
31
R20
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32.sv|
!i113 1
R9
R10
n@memoria32
vMemoria32Data
R0
R19
!i10b 1
!s100 ]NU@J;o]<e]AW?:CD;Fg21
R2
I0J79zSlW5>2V21l9N?oCe3
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32Data.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32Data.sv
!i122 162
R21
R7
r1
!s85 0
31
R20
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32Data.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/Memoria32Data.sv|
!i113 1
R9
R10
n@memoria32@data
vmux2
R0
R19
!i10b 1
!s100 9Hgm:_HaC7CH^93]dTO>S3
R2
I]6V235FVQ5Zm?ZeW2IdU>3
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux2.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux2.sv
!i122 163
L0 3 12
R7
r1
!s85 0
31
R20
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux2.sv|
!i113 1
R9
R10
vmux4
R0
R19
!i10b 1
!s100 PkRNb1:FWO8e2Pa@XbPjl1
R2
I=8zAT7<`@=dhh`z60ZP[E2
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux4.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux4.sv
!i122 164
L0 3 14
R7
r1
!s85 0
31
R20
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/mux4.sv|
!i113 1
R9
R10
XPipe_Buf_Reg_PKG
R0
Z22 !s110 1738955147
!i10b 1
!s100 NIUH9HgR8mcf^zZCJFA?k0
R2
I8n?]2;Z`e8OL:GcLVPofA3
V8n?]2;Z`e8OL:GcLVPofA3
S1
R4
w1738943540
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegPack.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegPack.sv
!i122 168
L0 1 0
R7
r1
!s85 0
31
Z23 !s108 1738955147.000000
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegPack.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegPack.sv|
!i113 1
R9
R10
n@pipe_@buf_@reg_@p@k@g
vramOnChip32
R22
!i10b 1
!s100 ANVMcJ>zoMilMS0;3XPLA0
R2
IjmEDaS1zgJfP;F`0``okI1
R3
R4
R5
8C:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChip32.v
FC:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChip32.v
!i122 165
Z24 L0 40 78
R7
r1
!s85 0
31
R20
!s107 C:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChip32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChip32.v|
!i113 1
Z25 o-work work
R10
nram@on@chip32
vramOnChipData
R22
!i10b 1
!s100 _gV6BH4AzTX?eTUV22eHj0
R2
I6me5j<W>Gg:b0L;55QeIP1
R3
R4
R5
8C:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChipData.v
FC:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChipData.v
!i122 166
R24
R7
r1
!s85 0
31
R23
!s107 C:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChipData.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Manoel\Documents\GitHub\Risc-v-Pipeline\design\ramOnChipData.v|
!i113 1
R25
R10
nram@on@chip@data
vRegFile
R0
R22
!i10b 1
!s100 :?B`7Zn]Gb5m`Z5KL_^>03
R2
IEidVbegH2W38OJZBoSj`h3
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegFile.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegFile.sv
!i122 167
L0 3 35
R7
r1
!s85 0
31
R23
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegFile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RegFile.sv|
!i113 1
R9
R10
n@reg@file
vriscv
R0
R22
!i10b 1
!s100 HH^7zaQH@cDmV1ELnofWU0
R2
I9PBOPPg<I1[MOhbh2chJ=2
R3
S1
R4
w1738952793
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RISC_V.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RISC_V.sv
!i122 169
L0 3 75
R7
r1
!s85 0
31
R23
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RISC_V.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/design/RISC_V.sv|
!i113 1
R9
R10
vtb_top
R0
R1
!i10b 1
!s100 <k4lG_MkNX?2l=l78L8cm0
R2
IRnI1z`7mk1o6of7ULAn5M1
R3
S1
R4
R5
8C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/verif/tb_top.sv
FC:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/verif/tb_top.sv
!i122 148
L0 3 62
R7
r1
!s85 0
31
R8
!s107 C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/verif/tb_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Manoel/Documents/GitHub/Risc-v-Pipeline/verif/tb_top.sv|
!i113 1
R9
R10
