{
  "module_name": "sumod.h",
  "hash_id": "e25e442df7483ccfaa08e87248c7e64d591b50aa38b605a72db00aa31a891498",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/sumod.h",
  "human_readable_source": " \n#ifndef _SUMOD_H_\n#define _SUMOD_H_\n\n \n\n \n#define RCU_FW_VERSION                                  0x30c\n\n#define RCU_PWR_GATING_SEQ0                             0x408\n#define RCU_PWR_GATING_SEQ1                             0x40c\n#define RCU_PWR_GATING_CNTL                             0x410\n#       define PWR_GATING_EN                            (1 << 0)\n#       define RSVD_MASK                                (0x3 << 1)\n#       define PCV(x)                                   ((x) << 3)\n#       define PCV_MASK                                 (0x1f << 3)\n#       define PCV_SHIFT                                3\n#       define PCP(x)                                   ((x) << 8)\n#       define PCP_MASK                                 (0xf << 8)\n#       define PCP_SHIFT                                8\n#       define RPW(x)                                   ((x) << 16)\n#       define RPW_MASK                                 (0xf << 16)\n#       define RPW_SHIFT                                16\n#       define ID(x)                                    ((x) << 24)\n#       define ID_MASK                                  (0xf << 24)\n#       define ID_SHIFT                                 24\n#       define PGS(x)                                   ((x) << 28)\n#       define PGS_MASK                                 (0xf << 28)\n#       define PGS_SHIFT                                28\n\n#define RCU_ALTVDDNB_NOTIFY                             0x430\n#define RCU_LCLK_SCALING_CNTL                           0x434\n#       define LCLK_SCALING_EN                          (1 << 0)\n#       define LCLK_SCALING_TYPE                        (1 << 1)\n#       define LCLK_SCALING_TIMER_PRESCALER(x)          ((x) << 4)\n#       define LCLK_SCALING_TIMER_PRESCALER_MASK        (0xf << 4)\n#       define LCLK_SCALING_TIMER_PRESCALER_SHIFT       4\n#       define LCLK_SCALING_TIMER_PERIOD(x)             ((x) << 16)\n#       define LCLK_SCALING_TIMER_PERIOD_MASK           (0xf << 16)\n#       define LCLK_SCALING_TIMER_PERIOD_SHIFT          16\n\n#define RCU_PWR_GATING_CNTL_2                           0x4a0\n#       define MPPU(x)                                  ((x) << 0)\n#       define MPPU_MASK                                (0xffff << 0)\n#       define MPPU_SHIFT                               0\n#       define MPPD(x)                                  ((x) << 16)\n#       define MPPD_MASK                                (0xffff << 16)\n#       define MPPD_SHIFT                               16\n#define RCU_PWR_GATING_CNTL_3                           0x4a4\n#       define DPPU(x)                                  ((x) << 0)\n#       define DPPU_MASK                                (0xffff << 0)\n#       define DPPU_SHIFT                               0\n#       define DPPD(x)                                  ((x) << 16)\n#       define DPPD_MASK                                (0xffff << 16)\n#       define DPPD_SHIFT                               16\n#define RCU_PWR_GATING_CNTL_4                           0x4a8\n#       define RT(x)                                    ((x) << 0)\n#       define RT_MASK                                  (0xffff << 0)\n#       define RT_SHIFT                                 0\n#       define IT(x)                                    ((x) << 16)\n#       define IT_MASK                                  (0xffff << 16)\n#       define IT_SHIFT                                 16\n\n \n#define RCU_PWR_GATING_CNTL_5                           0x504\n#define RCU_GPU_BOOST_DISABLE                           0x508\n\n#define MCU_M3ARB_INDEX                                 0x504\n#define MCU_M3ARB_PARAMS                                0x508\n\n#define RCU_GNB_PWR_REP_TIMER_CNTL                      0x50C\n\n#define RCU_SclkDpmTdpLimit01                           0x514\n#define RCU_SclkDpmTdpLimit23                           0x518\n#define RCU_SclkDpmTdpLimit47                           0x51C\n#define RCU_SclkDpmTdpLimitPG                           0x520\n\n#define GNB_TDP_LIMIT                                   0x540\n#define RCU_BOOST_MARGIN                                0x544\n#define RCU_THROTTLE_MARGIN                             0x548\n\n#define SMU_PCIE_PG_ARGS                                0x58C\n#define SMU_PCIE_PG_ARGS_2                              0x598\n#define SMU_PCIE_PG_ARGS_3                              0x59C\n\n \n#define RCU_STATUS                                      0x11c\n#       define GMC_PWR_GATER_BUSY                       (1 << 8)\n#       define GFX_PWR_GATER_BUSY                       (1 << 9)\n#       define UVD_PWR_GATER_BUSY                       (1 << 10)\n#       define PCIE_PWR_GATER_BUSY                      (1 << 11)\n#       define GMC_PWR_GATER_STATE                      (1 << 12)\n#       define GFX_PWR_GATER_STATE                      (1 << 13)\n#       define UVD_PWR_GATER_STATE                      (1 << 14)\n#       define PCIE_PWR_GATER_STATE                     (1 << 15)\n#       define GFX1_PWR_GATER_BUSY                      (1 << 16)\n#       define GFX2_PWR_GATER_BUSY                      (1 << 17)\n#       define GFX1_PWR_GATER_STATE                     (1 << 18)\n#       define GFX2_PWR_GATER_STATE                     (1 << 19)\n\n#define GFX_INT_REQ                                     0x120\n#       define INT_REQ                                  (1 << 0)\n#       define SERV_INDEX(x)                            ((x) << 1)\n#       define SERV_INDEX_MASK                          (0xff << 1)\n#       define SERV_INDEX_SHIFT                         1\n#define GFX_INT_STATUS                                  0x124\n#       define INT_ACK                                  (1 << 0)\n#       define INT_DONE                                 (1 << 1)\n\n#define CG_SCLK_CNTL                                    0x600\n#       define SCLK_DIVIDER(x)                          ((x) << 0)\n#       define SCLK_DIVIDER_MASK                        (0x7f << 0)\n#       define SCLK_DIVIDER_SHIFT                       0\n#define CG_SCLK_STATUS                                  0x604\n#       define SCLK_OVERCLK_DETECT                      (1 << 2)\n\n#define CG_DCLK_CNTL                                    0x610\n#       define DCLK_DIVIDER_MASK                        0x7f\n#       define DCLK_DIR_CNTL_EN                         (1 << 8)\n#define CG_DCLK_STATUS                                  0x614\n#       define DCLK_STATUS                              (1 << 0)\n#define CG_VCLK_CNTL                                    0x618\n#       define VCLK_DIVIDER_MASK                        0x7f\n#       define VCLK_DIR_CNTL_EN                         (1 << 8)\n#define CG_VCLK_STATUS                                  0x61c\n\n#define GENERAL_PWRMGT                                  0x63c\n#       define STATIC_PM_EN                             (1 << 1)\n\n#define SCLK_PWRMGT_CNTL                                0x644\n#       define SCLK_PWRMGT_OFF                          (1 << 0)\n#       define SCLK_LOW_D1                              (1 << 1)\n#       define FIR_RESET                                (1 << 4)\n#       define FIR_FORCE_TREND_SEL                      (1 << 5)\n#       define FIR_TREND_MODE                           (1 << 6)\n#       define DYN_GFX_CLK_OFF_EN                       (1 << 7)\n#       define GFX_CLK_FORCE_ON                         (1 << 8)\n#       define GFX_CLK_REQUEST_OFF                      (1 << 9)\n#       define GFX_CLK_FORCE_OFF                        (1 << 10)\n#       define GFX_CLK_OFF_ACPI_D1                      (1 << 11)\n#       define GFX_CLK_OFF_ACPI_D2                      (1 << 12)\n#       define GFX_CLK_OFF_ACPI_D3                      (1 << 13)\n#       define GFX_VOLTAGE_CHANGE_EN                    (1 << 16)\n#       define GFX_VOLTAGE_CHANGE_MODE                  (1 << 17)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                0x66c\n#       define TARG_SCLK_INDEX(x)                       ((x) << 6)\n#       define TARG_SCLK_INDEX_MASK                     (0x7 << 6)\n#       define TARG_SCLK_INDEX_SHIFT                    6\n#       define CURR_SCLK_INDEX(x)                       ((x) << 9)\n#       define CURR_SCLK_INDEX_MASK                     (0x7 << 9)\n#       define CURR_SCLK_INDEX_SHIFT                    9\n#       define TARG_INDEX(x)                            ((x) << 12)\n#       define TARG_INDEX_MASK                          (0x7 << 12)\n#       define TARG_INDEX_SHIFT                         12\n#       define CURR_INDEX(x)                            ((x) << 15)\n#       define CURR_INDEX_MASK                          (0x7 << 15)\n#       define CURR_INDEX_SHIFT                         15\n\n#define CG_SCLK_DPM_CTRL                                0x684\n#       define SCLK_FSTATE_0_DIV(x)                     ((x) << 0)\n#       define SCLK_FSTATE_0_DIV_MASK                   (0x7f << 0)\n#       define SCLK_FSTATE_0_DIV_SHIFT                  0\n#       define SCLK_FSTATE_0_VLD                        (1 << 7)\n#       define SCLK_FSTATE_1_DIV(x)                     ((x) << 8)\n#       define SCLK_FSTATE_1_DIV_MASK                   (0x7f << 8)\n#       define SCLK_FSTATE_1_DIV_SHIFT                  8\n#       define SCLK_FSTATE_1_VLD                        (1 << 15)\n#       define SCLK_FSTATE_2_DIV(x)                     ((x) << 16)\n#       define SCLK_FSTATE_2_DIV_MASK                   (0x7f << 16)\n#       define SCLK_FSTATE_2_DIV_SHIFT                  16\n#       define SCLK_FSTATE_2_VLD                        (1 << 23)\n#       define SCLK_FSTATE_3_DIV(x)                     ((x) << 24)\n#       define SCLK_FSTATE_3_DIV_MASK                   (0x7f << 24)\n#       define SCLK_FSTATE_3_DIV_SHIFT                  24\n#       define SCLK_FSTATE_3_VLD                        (1 << 31)\n#define CG_SCLK_DPM_CTRL_2                              0x688\n#define CG_GCOOR                                        0x68c\n#       define PHC(x)                                   ((x) << 0)\n#       define PHC_MASK                                 (0x1f << 0)\n#       define PHC_SHIFT                                0\n#       define SDC(x)                                   ((x) << 9)\n#       define SDC_MASK                                 (0x3ff << 9)\n#       define SDC_SHIFT                                9\n#       define SU(x)                                    ((x) << 23)\n#       define SU_MASK                                  (0xf << 23)\n#       define SU_SHIFT                                 23\n#       define DIV_ID(x)                                ((x) << 28)\n#       define DIV_ID_MASK                              (0x7 << 28)\n#       define DIV_ID_SHIFT                             28\n\n#define CG_FTV                                          0x690\n#define CG_FFCT_0                                       0x694\n#       define UTC_0(x)                                 ((x) << 0)\n#       define UTC_0_MASK                               (0x3ff << 0)\n#       define UTC_0_SHIFT                              0\n#       define DTC_0(x)                                 ((x) << 10)\n#       define DTC_0_MASK                               (0x3ff << 10)\n#       define DTC_0_SHIFT                              10\n\n#define CG_GIT                                          0x6d8\n#       define CG_GICST(x)                              ((x) << 0)\n#       define CG_GICST_MASK                            (0xffff << 0)\n#       define CG_GICST_SHIFT                           0\n#       define CG_GIPOT(x)                              ((x) << 16)\n#       define CG_GIPOT_MASK                            (0xffff << 16)\n#       define CG_GIPOT_SHIFT                           16\n\n#define CG_SCLK_DPM_CTRL_3                              0x6e0\n#       define FORCE_SCLK_STATE(x)                      ((x) << 0)\n#       define FORCE_SCLK_STATE_MASK                    (0x7 << 0)\n#       define FORCE_SCLK_STATE_SHIFT                   0\n#       define FORCE_SCLK_STATE_EN                      (1 << 3)\n#       define GNB_TT(x)                                ((x) << 8)\n#       define GNB_TT_MASK                              (0xff << 8)\n#       define GNB_TT_SHIFT                             8\n#       define GNB_THERMTHRO_MASK                       (1 << 16)\n#       define CNB_THERMTHRO_MASK_SCLK                  (1 << 17)\n#       define DPM_SCLK_ENABLE                          (1 << 18)\n#       define GNB_SLOW_FSTATE_0_MASK                   (1 << 23)\n#       define GNB_SLOW_FSTATE_0_SHIFT                  23\n#       define FORCE_NB_PSTATE_1                        (1 << 31)\n\n#define CG_SSP                                          0x6e8\n#       define SST(x)                                   ((x) << 0)\n#       define SST_MASK                                 (0xffff << 0)\n#       define SST_SHIFT                                0\n#       define SSTU(x)                                  ((x) << 16)\n#       define SSTU_MASK                                (0xffff << 16)\n#       define SSTU_SHIFT                               16\n\n#define CG_ACPI_CNTL                                    0x70c\n#       define SCLK_ACPI_DIV(x)                         ((x) << 0)\n#       define SCLK_ACPI_DIV_MASK                       (0x7f << 0)\n#       define SCLK_ACPI_DIV_SHIFT                      0\n\n#define CG_SCLK_DPM_CTRL_4                              0x71c\n#       define DC_HDC(x)                                ((x) << 14)\n#       define DC_HDC_MASK                              (0x3fff << 14)\n#       define DC_HDC_SHIFT                             14\n#       define DC_HU(x)                                 ((x) << 28)\n#       define DC_HU_MASK                               (0xf << 28)\n#       define DC_HU_SHIFT                              28\n#define CG_SCLK_DPM_CTRL_5                              0x720\n#       define SCLK_FSTATE_BOOTUP(x)                    ((x) << 0)\n#       define SCLK_FSTATE_BOOTUP_MASK                  (0x7 << 0)\n#       define SCLK_FSTATE_BOOTUP_SHIFT                 0\n#       define TT_TP(x)                                 ((x) << 3)\n#       define TT_TP_MASK                               (0xffff << 3)\n#       define TT_TP_SHIFT                              3\n#       define TT_TU(x)                                 ((x) << 19)\n#       define TT_TU_MASK                               (0xff << 19)\n#       define TT_TU_SHIFT                              19\n#define CG_SCLK_DPM_CTRL_6                              0x724\n#define CG_AT_0                                         0x728\n#       define CG_R(x)                                  ((x) << 0)\n#       define CG_R_MASK                                (0xffff << 0)\n#       define CG_R_SHIFT                               0\n#       define CG_L(x)                                  ((x) << 16)\n#       define CG_L_MASK                                (0xffff << 16)\n#       define CG_L_SHIFT                               16\n#define CG_AT_1                                         0x72c\n#define CG_AT_2                                         0x730\n#define\tCG_THERMAL_INT\t\t\t\t\t0x734\n#define\t\tDIG_THERM_INTH(x)\t\t\t((x) << 8)\n#define\t\tDIG_THERM_INTH_MASK\t\t\t0x0000FF00\n#define\t\tDIG_THERM_INTH_SHIFT\t\t\t8\n#define\t\tDIG_THERM_INTL(x)\t\t\t((x) << 16)\n#define\t\tDIG_THERM_INTL_MASK\t\t\t0x00FF0000\n#define\t\tDIG_THERM_INTL_SHIFT\t\t\t16\n#define \tTHERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTHERM_INT_MASK_LOW\t\t\t(1 << 25)\n#define CG_AT_3                                         0x738\n#define CG_AT_4                                         0x73c\n#define CG_AT_5                                         0x740\n#define CG_AT_6                                         0x744\n#define CG_AT_7                                         0x748\n\n#define CG_BSP_0                                        0x750\n#       define BSP(x)                                   ((x) << 0)\n#       define BSP_MASK                                 (0xffff << 0)\n#       define BSP_SHIFT                                0\n#       define BSU(x)                                   ((x) << 16)\n#       define BSU_MASK                                 (0xf << 16)\n#       define BSU_SHIFT                                16\n\n#define CG_CG_VOLTAGE_CNTL                              0x770\n#       define REQ                                      (1 << 0)\n#       define LEVEL(x)                                 ((x) << 1)\n#       define LEVEL_MASK                               (0x3 << 1)\n#       define LEVEL_SHIFT                              1\n#       define CG_VOLTAGE_EN                            (1 << 3)\n#       define FORCE                                    (1 << 4)\n#       define PERIOD(x)                                ((x) << 8)\n#       define PERIOD_MASK                              (0xffff << 8)\n#       define PERIOD_SHIFT                             8\n#       define UNIT(x)                                  ((x) << 24)\n#       define UNIT_MASK                                (0xf << 24)\n#       define UNIT_SHIFT                               24\n\n#define CG_ACPI_VOLTAGE_CNTL                            0x780\n#       define ACPI_VOLTAGE_EN                          (1 << 8)\n\n#define CG_DPM_VOLTAGE_CNTL                             0x788\n#       define DPM_STATE0_LEVEL_MASK                    (0x3 << 0)\n#       define DPM_STATE0_LEVEL_SHIFT                   0\n#       define DPM_VOLTAGE_EN                           (1 << 16)\n\n#define CG_PWR_GATING_CNTL                              0x7ac\n#       define DYN_PWR_DOWN_EN                          (1 << 0)\n#       define ACPI_PWR_DOWN_EN                         (1 << 1)\n#       define GFX_CLK_OFF_PWR_DOWN_EN                  (1 << 2)\n#       define IOC_DISGPU_PWR_DOWN_EN                   (1 << 3)\n#       define FORCE_POWR_ON                            (1 << 4)\n#       define PGP(x)                                   ((x) << 8)\n#       define PGP_MASK                                 (0xffff << 8)\n#       define PGP_SHIFT                                8\n#       define PGU(x)                                   ((x) << 24)\n#       define PGU_MASK                                 (0xf << 24)\n#       define PGU_SHIFT                                24\n\n#define CG_CGTT_LOCAL_0                                 0x7d0\n#define CG_CGTT_LOCAL_1                                 0x7d4\n\n#define DEEP_SLEEP_CNTL                                 0x818\n#       define R_DIS                                    (1 << 3)\n#       define HS(x)                                    ((x) << 4)\n#       define HS_MASK                                  (0xfff << 4)\n#       define HS_SHIFT                                 4\n#       define ENABLE_DS                                (1 << 31)\n#define DEEP_SLEEP_CNTL2                                0x81c\n#       define LB_UFP_EN                                (1 << 0)\n#       define INOUT_C(x)                               ((x) << 4)\n#       define INOUT_C_MASK                             (0xff << 4)\n#       define INOUT_C_SHIFT                            4\n\n#define CG_SCRATCH2                                     0x824\n\n#define CG_SCLK_DPM_CTRL_11                             0x830\n\n#define HW_REV   \t\t\t\t\t0x5564\n#       define ATI_REV_ID_MASK                          (0xf << 28)\n#       define ATI_REV_ID_SHIFT                         28\n \n\n#define DOUT_SCRATCH3   \t\t\t\t0x611c\n\n#define GB_ADDR_CONFIG  \t\t\t\t0x98f8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}