# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../hardware/src" --include "../../../../../hardware/src/riscv_core" \
"../../../../../hardware/src/riscv_core/reg_file.v" \
"../../../../vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
