$date
	Wed Apr 21 09:35:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tp $end
$var wire 4 ! q [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module adder $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#100000
b1010 #
b1010 %
b1111 !
b1111 &
b101 "
b101 $
#200000
b1 !
b1 &
b111 "
b111 $
#300000
b1111 #
b1111 %
b0 !
b0 &
b1 "
b1 $
#400000
b1110 !
b1110 &
b1111 "
b1111 $
#500000
