<stg><name>SimpleSineMaster_Pipeline_VITIS_LOOP_46_1</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %block1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="block1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %phaseInc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %phaseInc

]]></Node>
<StgValue><ssdm name="phaseInc_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %sext_ln46_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %accumulator_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %accumulator_load

]]></Node>
<StgValue><ssdm name="accumulator_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="30">
<![CDATA[
newFuncRoot:5 %sext_ln46_cast = sext i30 %sext_ln46_read

]]></Node>
<StgValue><ssdm name="sext_ln46_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 48, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 %accumulator_load_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i6 0, i6 %block1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.split:0 %block1_load = load i6 %block1

]]></Node>
<StgValue><ssdm name="block1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:14 %block = add i6 %block1_load, i6 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:15 %icmp_ln46 = icmp_eq  i6 %block1_load, i6 47

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:17 %store_ln46 = store i6 %block, i6 %block1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:18 %br_ln46 = br i1 %icmp_ln46, void %for.body.split, void %for.cond.cleanup.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:7 %add_ln49 = add i32 %p_load, i32 %phaseInc_read

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:8 %address = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %add_ln49, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="address"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.body.split:9 %zext_ln56 = zext i12 %address

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:10 %sine_lut_addr = getelementptr i24 %sine_lut, i32 0, i32 %zext_ln56

]]></Node>
<StgValue><ssdm name="sine_lut_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:11 %sine_lut_load = load i12 %sine_lut_addr

]]></Node>
<StgValue><ssdm name="sine_lut_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:16 %store_ln49 = store i32 %add_ln49, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:11 %sine_lut_load = load i12 %sine_lut_addr

]]></Node>
<StgValue><ssdm name="sine_lut_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body.split:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:3 %gmem_addr = getelementptr i32 %gmem, i32 %sext_ln46_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:4 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:5 %speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:6 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="24">
<![CDATA[
for.body.split:12 %zext_ln57 = zext i24 %sine_lut_load

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.body.split:13 %write_ln57 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln57, i4 7

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.cond.cleanup.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="accumulator_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="accumulator_load"/></StgValue>
</port>
<port id="51" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="sext_ln46" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln46"/></StgValue>
</port>
<port id="53" name="phaseInc" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phaseInc"/></StgValue>
</port>
<port id="54" name="sine_lut" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sine_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="block1" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="empty" fromId="55" toId="8">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i32" to="phaseInc_read" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="phaseInc" to="phaseInc_read" fromId="53" toId="9">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i30" to="sext_ln46_read" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="sext_ln46" to="sext_ln46_read" fromId="52" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i32" to="accumulator_load_read" fromId="58" toId="11">
</dataflow>
<dataflow id="65" from="accumulator_load" to="accumulator_load_read" fromId="50" toId="11">
</dataflow>
<dataflow id="66" from="sext_ln46_read" to="sext_ln46_cast" fromId="10" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="gmem" to="specinterface_ln0" fromId="51" toId="13">
</dataflow>
<dataflow id="71" from="empty_11" to="specinterface_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="76" from="empty" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="83" from="empty_1" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="90" from="empty" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="96" from="accumulator_load_read" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="97" from="empty" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_98" to="store_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="block1" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="101" from="block1" to="block1_load" fromId="7" toId="17">
</dataflow>
<dataflow id="102" from="block1_load" to="block" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_103" to="block" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="block1_load" to="icmp_ln46" fromId="17" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_106" to="icmp_ln46" fromId="106" toId="19">
</dataflow>
<dataflow id="108" from="block" to="store_ln46" fromId="18" toId="20">
</dataflow>
<dataflow id="109" from="block1" to="store_ln46" fromId="7" toId="20">
</dataflow>
<dataflow id="110" from="icmp_ln46" to="br_ln46" fromId="19" toId="21">
</dataflow>
<dataflow id="111" from="empty" to="p_load" fromId="8" toId="22">
</dataflow>
<dataflow id="112" from="p_load" to="add_ln49" fromId="22" toId="23">
</dataflow>
<dataflow id="113" from="phaseInc_read" to="add_ln49" fromId="9" toId="23">
</dataflow>
<dataflow id="115" from="_ssdm_op_PartSelect.i12.i32.i32.i32" to="address" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="add_ln49" to="address" fromId="23" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_117" to="address" fromId="117" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_119" to="address" fromId="119" toId="24">
</dataflow>
<dataflow id="121" from="address" to="zext_ln56" fromId="24" toId="25">
</dataflow>
<dataflow id="122" from="sine_lut" to="sine_lut_addr" fromId="54" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_72" to="sine_lut_addr" fromId="72" toId="26">
</dataflow>
<dataflow id="124" from="zext_ln56" to="sine_lut_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="125" from="sine_lut_addr" to="sine_lut_load" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="add_ln49" to="store_ln49" fromId="23" toId="28">
</dataflow>
<dataflow id="127" from="empty" to="store_ln49" fromId="8" toId="28">
</dataflow>
<dataflow id="128" from="sine_lut_addr" to="sine_lut_load" fromId="26" toId="29">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="30">
</dataflow>
<dataflow id="131" from="gmem" to="specbitsmap_ln0" fromId="51" toId="30">
</dataflow>
<dataflow id="132" from="gmem" to="gmem_addr" fromId="51" toId="31">
</dataflow>
<dataflow id="133" from="sext_ln46_cast" to="gmem_addr" fromId="12" toId="31">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecPipeline" to="specpipeline_ln46" fromId="134" toId="32">
</dataflow>
<dataflow id="136" from="StgValue_92" to="specpipeline_ln46" fromId="92" toId="32">
</dataflow>
<dataflow id="137" from="StgValue_72" to="specpipeline_ln46" fromId="72" toId="32">
</dataflow>
<dataflow id="138" from="StgValue_72" to="specpipeline_ln46" fromId="72" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_72" to="specpipeline_ln46" fromId="72" toId="32">
</dataflow>
<dataflow id="140" from="empty" to="specpipeline_ln46" fromId="75" toId="32">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln46" fromId="141" toId="33">
</dataflow>
<dataflow id="144" from="StgValue_143" to="speclooptripcount_ln46" fromId="143" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_143" to="speclooptripcount_ln46" fromId="143" toId="33">
</dataflow>
<dataflow id="146" from="StgValue_143" to="speclooptripcount_ln46" fromId="143" toId="33">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="147" toId="34">
</dataflow>
<dataflow id="150" from="empty_10" to="specloopname_ln46" fromId="149" toId="34">
</dataflow>
<dataflow id="151" from="sine_lut_load" to="zext_ln57" fromId="29" toId="35">
</dataflow>
<dataflow id="153" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln57" fromId="152" toId="36">
</dataflow>
<dataflow id="154" from="gmem_addr" to="write_ln57" fromId="31" toId="36">
</dataflow>
<dataflow id="155" from="zext_ln57" to="write_ln57" fromId="35" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_156" to="write_ln57" fromId="156" toId="36">
</dataflow>
<dataflow id="158" from="icmp_ln46" to="StgValue_5" fromId="19" toId="5">
</dataflow>
</dataflows>


</stg>
