// Seed: 3086934661
module module_0;
  assign id_1[1] = -1'b0;
  wire id_2, id_3, id_4, id_5, id_6;
  id_7(
      id_1
  );
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output logic id_2,
    input tri id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9
);
  wire id_11;
  final id_2 <= -1 + id_4;
  wire \id_12 ;
  module_0 modCall_1 ();
endmodule
