{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 20:25:06 2017 " "Info: Processing started: Mon Dec 04 20:25:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SelO " "Info: Assuming node \"SelO\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelA " "Info: Assuming node \"SelA\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelB " "Info: Assuming node \"SelB\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 392 32 200 408 "SelB" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1 " "Info: Detected gated clock \"inst1\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelO " "Info: No valid register-to-register data paths exist for clock \"SelO\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Reg:inst\|inst7 register Reg:inst7\|inst8 75.1 MHz 13.316 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 75.1 MHz between source register \"Reg:inst\|inst7\" and destination register \"Reg:inst7\|inst8\" (period= 13.316 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.932 ns + Longest register register " "Info: + Longest register to register delay is 12.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst7 1 REG LCFF_X33_Y8_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N11; Fanout = 3; REG Node = 'Reg:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst7 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.206 ns) 2.064 ns ALU:inst35\|74181:inst1\|44~17 2 COMB LCCOMB_X25_Y11_N18 4 " "Info: 2: + IC(1.858 ns) + CELL(0.206 ns) = 2.064 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 4; COMB Node = 'ALU:inst35\|74181:inst1\|44~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { Reg:inst|inst7 ALU:inst35|74181:inst1|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.206 ns) 4.108 ns ALU:inst35\|74181:inst1\|78~76 3 COMB LCCOMB_X33_Y8_N0 1 " "Info: 3: + IC(1.838 ns) + CELL(0.206 ns) = 4.108 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|78~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { ALU:inst35|74181:inst1|44~17 ALU:inst35|74181:inst1|78~76 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.682 ns ALU:inst35\|74181:inst1\|78~77 4 COMB LCCOMB_X33_Y8_N18 3 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.682 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst35|74181:inst1|78~76 ALU:inst35|74181:inst1|78~77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.206 ns) 5.984 ns ALU:inst35\|74181:inst\|75~79 5 COMB LCCOMB_X32_Y4_N12 2 " "Info: 5: + IC(1.096 ns) + CELL(0.206 ns) = 5.984 ns; Loc. = LCCOMB_X32_Y4_N12; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst\|75~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU:inst35|74181:inst1|78~77 ALU:inst35|74181:inst|75~79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.206 ns) 7.293 ns ALU:inst35\|74181:inst\|74~42 6 COMB LCCOMB_X32_Y5_N0 1 " "Info: 6: + IC(1.103 ns) + CELL(0.206 ns) = 7.293 ns; Loc. = LCCOMB_X32_Y5_N0; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|74~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { ALU:inst35|74181:inst|75~79 ALU:inst35|74181:inst|74~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.867 ns ALU:inst35\|74181:inst\|77 7 COMB LCCOMB_X32_Y5_N18 3 " "Info: 7: + IC(0.368 ns) + CELL(0.206 ns) = 7.867 ns; Loc. = LCCOMB_X32_Y5_N18; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst35|74181:inst|74~42 ALU:inst35|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.366 ns) 10.181 ns lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[14\]~853 8 COMB LCCOMB_X31_Y14_N4 3 " "Info: 8: + IC(1.948 ns) + CELL(0.366 ns) = 10.181 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 3; COMB Node = 'lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[14\]~853'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { ALU:inst35|74181:inst|77 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[14]~853 } "NODE_NAME" } } { "db/lpm_clshift_gic.tdf" "" { Text "E:/EXP7/db/lpm_clshift_gic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 10.937 ns lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[24\]~875 9 COMB LCCOMB_X31_Y14_N10 1 " "Info: 9: + IC(0.386 ns) + CELL(0.370 ns) = 10.937 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 1; COMB Node = 'lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[24\]~875'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[14]~853 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 } "NODE_NAME" } } { "db/lpm_clshift_gic.tdf" "" { Text "E:/EXP7/db/lpm_clshift_gic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.460 ns) 12.932 ns Reg:inst7\|inst8 10 REG LCFF_X30_Y7_N9 1 " "Info: 10: + IC(1.535 ns) + CELL(0.460 ns) = 12.932 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 1; REG Node = 'Reg:inst7\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 Reg:inst7|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 18.81 % ) " "Info: Total cell delay = 2.432 ns ( 18.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.500 ns ( 81.19 % ) " "Info: Total interconnect delay = 10.500 ns ( 81.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.932 ns" { Reg:inst|inst7 ALU:inst35|74181:inst1|44~17 ALU:inst35|74181:inst1|78~76 ALU:inst35|74181:inst1|78~77 ALU:inst35|74181:inst|75~79 ALU:inst35|74181:inst|74~42 ALU:inst35|74181:inst|77 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[14]~853 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.932 ns" { Reg:inst|inst7 {} ALU:inst35|74181:inst1|44~17 {} ALU:inst35|74181:inst1|78~76 {} ALU:inst35|74181:inst1|78~77 {} ALU:inst35|74181:inst|75~79 {} ALU:inst35|74181:inst|74~42 {} ALU:inst35|74181:inst|77 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[14]~853 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 {} Reg:inst7|inst8 {} } { 0.000ns 1.858ns 1.838ns 0.368ns 1.096ns 1.103ns 0.368ns 1.948ns 0.386ns 1.535ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.589 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.537 ns) 3.779 ns inst1 2 COMB LCCOMB_X13_Y5_N16 1 " "Info: 2: + IC(2.092 ns) + CELL(0.537 ns) = 3.779 ns; Loc. = LCCOMB_X13_Y5_N16; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLK inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(0.000 ns) 6.014 ns inst1~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.235 ns) + CELL(0.000 ns) = 6.014 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 7.589 ns Reg:inst7\|inst8 4 REG LCFF_X30_Y7_N9 1 " "Info: 4: + IC(0.909 ns) + CELL(0.666 ns) = 7.589 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 1; REG Node = 'Reg:inst7\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 31.01 % ) " "Info: Total cell delay = 2.353 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 68.99 % ) " "Info: Total interconnect delay = 5.236 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 2.092ns 2.235ns 0.909ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.709 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.370 ns) 3.591 ns inst3 2 COMB LCCOMB_X13_Y5_N26 1 " "Info: 2: + IC(2.071 ns) + CELL(0.370 ns) = 3.591 ns; Loc. = LCCOMB_X13_Y5_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { CLK inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.000 ns) 6.143 ns inst3~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.143 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.709 ns Reg:inst\|inst7 4 REG LCFF_X33_Y8_N11 3 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 7.709 ns; Loc. = LCFF_X33_Y8_N11; Fanout = 3; REG Node = 'Reg:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.36 % ) " "Info: Total cell delay = 2.186 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.523 ns ( 71.64 % ) " "Info: Total interconnect delay = 5.523 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 2.071ns 2.552ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 2.092ns 2.235ns 0.909ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 2.071ns 2.552ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.932 ns" { Reg:inst|inst7 ALU:inst35|74181:inst1|44~17 ALU:inst35|74181:inst1|78~76 ALU:inst35|74181:inst1|78~77 ALU:inst35|74181:inst|75~79 ALU:inst35|74181:inst|74~42 ALU:inst35|74181:inst|77 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[14]~853 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.932 ns" { Reg:inst|inst7 {} ALU:inst35|74181:inst1|44~17 {} ALU:inst35|74181:inst1|78~76 {} ALU:inst35|74181:inst1|78~77 {} ALU:inst35|74181:inst|75~79 {} ALU:inst35|74181:inst|74~42 {} ALU:inst35|74181:inst|77 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[14]~853 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 {} Reg:inst7|inst8 {} } { 0.000ns 1.858ns 1.838ns 0.368ns 1.096ns 1.103ns 0.368ns 1.948ns 0.386ns 1.535ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.370ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 2.092ns 2.235ns 0.909ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 2.071ns 2.552ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelA " "Info: No valid register-to-register data paths exist for clock \"SelA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelB " "Info: No valid register-to-register data paths exist for clock \"SelB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst7\|inst8 S1 CLK 11.800 ns register " "Info: tsu for register \"Reg:inst7\|inst8\" (data pin = \"S1\", clock pin = \"CLK\") is 11.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.429 ns + Longest pin register " "Info: + Longest pin to register delay is 19.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S1 1 PIN PIN_92 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 8; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 368 880 1048 384 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.608 ns) + CELL(0.651 ns) 8.223 ns ALU:inst35\|74181:inst1\|43~17 2 COMB LCCOMB_X33_Y8_N4 3 " "Info: 2: + IC(6.608 ns) + CELL(0.651 ns) = 8.223 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|43~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { S1 ALU:inst35|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.172 ns) + CELL(0.206 ns) 10.601 ns ALU:inst35\|74181:inst1\|79 3 COMB LCCOMB_X25_Y11_N20 1 " "Info: 3: + IC(2.172 ns) + CELL(0.206 ns) = 10.601 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.206 ns) 12.614 ns ALU:inst35\|74181:inst1\|81 4 COMB LCCOMB_X30_Y7_N16 3 " "Info: 4: + IC(1.807 ns) + CELL(0.206 ns) = 12.614 ns; Loc. = LCCOMB_X30_Y7_N16; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { ALU:inst35|74181:inst1|79 ALU:inst35|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 13.377 ns lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[10\]~856 5 COMB LCCOMB_X30_Y7_N30 2 " "Info: 5: + IC(0.393 ns) + CELL(0.370 ns) = 13.377 ns; Loc. = LCCOMB_X30_Y7_N30; Fanout = 2; COMB Node = 'lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[10\]~856'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { ALU:inst35|74181:inst1|81 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~856 } "NODE_NAME" } } { "db/lpm_clshift_gic.tdf" "" { Text "E:/EXP7/db/lpm_clshift_gic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 13.954 ns lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[10\]~857 6 COMB LCCOMB_X30_Y7_N0 3 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 13.954 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 3; COMB Node = 'lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[10\]~857'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~856 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~857 } "NODE_NAME" } } { "db/lpm_clshift_gic.tdf" "" { Text "E:/EXP7/db/lpm_clshift_gic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.370 ns) 15.345 ns lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[20\]~867 7 COMB LCCOMB_X33_Y8_N20 2 " "Info: 7: + IC(1.021 ns) + CELL(0.370 ns) = 15.345 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 2; COMB Node = 'lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[20\]~867'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~857 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[20]~867 } "NODE_NAME" } } { "db/lpm_clshift_gic.tdf" "" { Text "E:/EXP7/db/lpm_clshift_gic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.202 ns) 17.434 ns lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[24\]~875 8 COMB LCCOMB_X31_Y14_N10 1 " "Info: 8: + IC(1.887 ns) + CELL(0.202 ns) = 17.434 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 1; COMB Node = 'lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\|sbit_w\[24\]~875'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[20]~867 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 } "NODE_NAME" } } { "db/lpm_clshift_gic.tdf" "" { Text "E:/EXP7/db/lpm_clshift_gic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.460 ns) 19.429 ns Reg:inst7\|inst8 9 REG LCFF_X30_Y7_N9 1 " "Info: 9: + IC(1.535 ns) + CELL(0.460 ns) = 19.429 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 1; REG Node = 'Reg:inst7\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 Reg:inst7|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.635 ns ( 18.71 % ) " "Info: Total cell delay = 3.635 ns ( 18.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.794 ns ( 81.29 % ) " "Info: Total interconnect delay = 15.794 ns ( 81.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.429 ns" { S1 ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|79 ALU:inst35|74181:inst1|81 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~856 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~857 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[20]~867 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.429 ns" { S1 {} S1~combout {} ALU:inst35|74181:inst1|43~17 {} ALU:inst35|74181:inst1|79 {} ALU:inst35|74181:inst1|81 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~856 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~857 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[20]~867 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 6.608ns 2.172ns 1.807ns 0.393ns 0.371ns 1.021ns 1.887ns 1.535ns } { 0.000ns 0.964ns 0.651ns 0.206ns 0.206ns 0.370ns 0.206ns 0.370ns 0.202ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.589 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.537 ns) 3.779 ns inst1 2 COMB LCCOMB_X13_Y5_N16 1 " "Info: 2: + IC(2.092 ns) + CELL(0.537 ns) = 3.779 ns; Loc. = LCCOMB_X13_Y5_N16; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLK inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(0.000 ns) 6.014 ns inst1~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.235 ns) + CELL(0.000 ns) = 6.014 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 7.589 ns Reg:inst7\|inst8 4 REG LCFF_X30_Y7_N9 1 " "Info: 4: + IC(0.909 ns) + CELL(0.666 ns) = 7.589 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 1; REG Node = 'Reg:inst7\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 31.01 % ) " "Info: Total cell delay = 2.353 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 68.99 % ) " "Info: Total interconnect delay = 5.236 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 2.092ns 2.235ns 0.909ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.429 ns" { S1 ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|79 ALU:inst35|74181:inst1|81 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~856 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~857 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[20]~867 lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.429 ns" { S1 {} S1~combout {} ALU:inst35|74181:inst1|43~17 {} ALU:inst35|74181:inst1|79 {} ALU:inst35|74181:inst1|81 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~856 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[10]~857 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[20]~867 {} lpm_clshift0:inst2|lpm_clshift:lpm_clshift_component|lpm_clshift_gic:auto_generated|sbit_w[24]~875 {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 6.608ns 2.172ns 1.807ns 0.393ns 0.371ns 1.021ns 1.887ns 1.535ns } { 0.000ns 0.964ns 0.651ns 0.206ns 0.206ns 0.370ns 0.206ns 0.370ns 0.202ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst8 {} } { 0.000ns 0.000ns 2.092ns 2.235ns 0.909ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SelA AO4 Reg:inst\|inst3 15.892 ns register " "Info: tco from clock \"SelA\" to destination pin \"AO4\" through register \"Reg:inst\|inst3\" is 15.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelA source 7.798 ns + Longest register " "Info: + Longest clock path from clock \"SelA\" to source register is 7.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns SelA 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'SelA'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelA } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.206 ns) 3.653 ns inst3 2 COMB LCCOMB_X13_Y5_N26 1 " "Info: 2: + IC(2.473 ns) + CELL(0.206 ns) = 3.653 ns; Loc. = LCCOMB_X13_Y5_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { SelA inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.000 ns) 6.205 ns inst3~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.205 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 7.798 ns Reg:inst\|inst3 4 REG LCFF_X32_Y4_N21 3 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 7.798 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 3; REG Node = 'Reg:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst3~clkctrl Reg:inst|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.846 ns ( 23.67 % ) " "Info: Total cell delay = 1.846 ns ( 23.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.952 ns ( 76.33 % ) " "Info: Total interconnect delay = 5.952 ns ( 76.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { SelA inst3 inst3~clkctrl Reg:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { SelA {} SelA~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst3 {} } { 0.000ns 0.000ns 2.473ns 2.552ns 0.927ns } { 0.000ns 0.974ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.790 ns + Longest register pin " "Info: + Longest register to pin delay is 7.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst3 1 REG LCFF_X32_Y4_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 3; REG Node = 'Reg:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(3.106 ns) 7.790 ns AO4 2 PIN PIN_15 0 " "Info: 2: + IC(4.684 ns) + CELL(3.106 ns) = 7.790 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'AO4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { Reg:inst|inst3 AO4 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 40 800 976 56 "AO4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 39.87 % ) " "Info: Total cell delay = 3.106 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 60.13 % ) " "Info: Total interconnect delay = 4.684 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { Reg:inst|inst3 AO4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { Reg:inst|inst3 {} AO4 {} } { 0.000ns 4.684ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { SelA inst3 inst3~clkctrl Reg:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { SelA {} SelA~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst3 {} } { 0.000ns 0.000ns 2.473ns 2.552ns 0.927ns } { 0.000ns 0.974ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { Reg:inst|inst3 AO4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { Reg:inst|inst3 {} AO4 {} } { 0.000ns 4.684ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK uRD 7.101 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"uRD\" is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(3.296 ns) 7.101 ns uRD 2 PIN PIN_60 0 " "Info: 2: + IC(2.655 ns) + CELL(3.296 ns) = 7.101 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'uRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { CLK uRD } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 1032 808 984 1048 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 62.61 % ) " "Info: Total cell delay = 4.446 ns ( 62.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.655 ns ( 37.39 % ) " "Info: Total interconnect delay = 2.655 ns ( 37.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { CLK uRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { CLK {} CLK~combout {} uRD {} } { 0.000ns 0.000ns 2.655ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst6\|inst5 A2 SelB 1.176 ns register " "Info: th for register \"Reg:inst6\|inst5\" (data pin = \"A2\", clock pin = \"SelB\") is 1.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelB destination 7.964 ns + Longest register " "Info: + Longest clock path from clock \"SelB\" to destination register is 7.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns SelB 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'SelB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelB } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 392 32 200 408 "SelB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.518 ns) + CELL(0.623 ns) 4.135 ns inst4 2 COMB LCCOMB_X13_Y5_N20 1 " "Info: 2: + IC(2.518 ns) + CELL(0.623 ns) = 4.135 ns; Loc. = LCCOMB_X13_Y5_N20; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { SelB inst4 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(0.000 ns) 6.371 ns inst4~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.236 ns) + CELL(0.000 ns) = 6.371 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 7.964 ns Reg:inst6\|inst5 4 REG LCFF_X32_Y4_N29 3 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 7.964 ns; Loc. = LCFF_X32_Y4_N29; Fanout = 3; REG Node = 'Reg:inst6\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst4~clkctrl Reg:inst6|inst5 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 584 336 400 664 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 28.67 % ) " "Info: Total cell delay = 2.283 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.681 ns ( 71.33 % ) " "Info: Total interconnect delay = 5.681 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { SelB inst4 inst4~clkctrl Reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { SelB {} SelB~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst5 {} } { 0.000ns 0.000ns 2.518ns 2.236ns 0.927ns } { 0.000ns 0.994ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 584 336 400 664 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.094 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns A2 1 PIN PIN_114 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 2; PIN Node = 'A2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP7/EXP1.bdf" { { 280 64 232 296 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.639 ns) + CELL(0.460 ns) 7.094 ns Reg:inst6\|inst5 2 REG LCFF_X32_Y4_N29 3 " "Info: 2: + IC(5.639 ns) + CELL(0.460 ns) = 7.094 ns; Loc. = LCFF_X32_Y4_N29; Fanout = 3; REG Node = 'Reg:inst6\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { A2 Reg:inst6|inst5 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP7/Reg.bdf" { { 584 336 400 664 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 20.51 % ) " "Info: Total cell delay = 1.455 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.639 ns ( 79.49 % ) " "Info: Total interconnect delay = 5.639 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { A2 Reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.094 ns" { A2 {} A2~combout {} Reg:inst6|inst5 {} } { 0.000ns 0.000ns 5.639ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { SelB inst4 inst4~clkctrl Reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { SelB {} SelB~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst5 {} } { 0.000ns 0.000ns 2.518ns 2.236ns 0.927ns } { 0.000ns 0.994ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { A2 Reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.094 ns" { A2 {} A2~combout {} Reg:inst6|inst5 {} } { 0.000ns 0.000ns 5.639ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 20:25:06 2017 " "Info: Processing ended: Mon Dec 04 20:25:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
