$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module full_adder_tb $end
   $var wire 1 ( clk $end
   $var wire 1 ) x $end
   $var wire 1 * y $end
   $var wire 1 + cin $end
   $var wire 1 # sum $end
   $var wire 1 $ carry $end
   $var wire 32 , i [31:0] $end
   $var wire 32 - j [31:0] $end
   $var wire 32 . k [31:0] $end
   $scope module full_adder_inst $end
    $var wire 1 ) x_i $end
    $var wire 1 * y_i $end
    $var wire 1 + c_i $end
    $var wire 1 # s_o $end
    $var wire 1 $ c_o $end
    $var wire 1 % A $end
    $var wire 1 & B $end
    $var wire 1 ' D $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
1(
0)
0*
0+
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
#50
#100
#150
#200
#250
#300
#350
#400
#450
#500
0(
#550
#600
#650
#700
#750
#800
#850
#900
#950
#1000
1(
#1050
#1100
#1150
#1200
#1250
#1300
#1350
#1400
#1450
#1500
0(
#1550
#1600
#1650
#1700
#1750
#1800
#1850
#1900
#1950
#2000
1(
1+
#2050
#2100
1#
#2150
#2200
#2250
#2300
#2350
#2400
#2450
#2500
0(
#2550
#2600
#2650
#2700
#2750
#2800
#2850
#2900
#2950
#3000
1(
0+
#3050
#3100
0#
#3150
#3200
#3250
#3300
#3350
#3400
#3450
#3500
0(
#3550
#3600
#3650
#3700
#3750
#3800
#3850
#3900
#3950
#4000
1(
1)
1*
1+
#4050
1'
#4100
1#
#4150
1$
#4200
#4250
#4300
#4350
#4400
#4450
#4500
0(
#4550
#4600
#4650
#4700
#4750
#4800
#4850
#4900
#4950
#5000
