$date
	Tue Apr 04 15:48:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sbox $end
$var wire 8 ! out_sbox [7:0] $end
$var reg 8 " in_sbox [7:0] $end
$scope module sbox $end
$var wire 8 # in [7:0] $end
$var reg 11 $ lsb [10:0] $end
$var reg 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100011 %
b0 $
b0 #
b0 "
b1100011 !
$end
#10
b1100 !
b1100 %
b10000001000 $
b10000001 "
b10000001 #
#20
b10001100 !
b10001100 %
b11110000000 $
b11110000 "
b11110000 #
