These are assignments of various logic gate in HDL The output screenshots are attached below: 
1. OR GATE:
![OR Gate](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/b6da509f-ca51-4de5-8b59-c45cfa928e59)
![Or](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/f1e0dfe5-708a-4401-bcc1-216caeae54ff)

2. NOT GATE:
![NOT Gate](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/f1939117-68c8-4df1-98e2-7be1eba87a91)
![Not](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/a68a560a-3b3b-400b-8371-f404da4e41ba)

3. AND GATE:
![And Gate](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/ffe5c145-2f39-4c2f-860c-5dfed41e7fb5)
![And](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/c4a832fc-f731-41bc-a08b-f16b0ec1dfe1)

4. XOR GATE:
![XOR Gate](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/62760708-045e-4367-b22f-3ec7cd9fed0d)
![XOR](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/7f80d3e9-9263-4497-8cab-2ca54bcd1da0)

5. MUX GATE:
![MUX Gate](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/35e2f287-a35b-4e96-bb1d-436f19745eab)
![MUX](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/b28269e2-4472-4b67-86f0-33abcad3bab0)

6. DMux Gate:
![DMux Gate](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/0dae1b3a-0ee2-4261-bf91-86fa7feb3315)
![DMux](https://github.com/RoshniMukherjee/nand2tetris-Part1/assets/88767197/13ea9472-3fb3-42a8-88e3-afecbc45cc5b)










