var searchData=
[
  ['macro_0',['HAL ADC helper macro',['../group___a_d_c___h_a_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html',1,'']]],
  ['macro_20to_20manage_20hal_20adc_20handle_20it_20and_20flags_1',['HAL ADC macro to manage HAL ADC handle, IT and flags.',['../group___a_d_c___h_a_l___e_m___h_a_n_d_l_e___i_t___f_l_a_g.html',1,'']]],
  ['macrocell_20itm_2',['Instrumentation Trace Macrocell (ITM)',['../group___c_m_s_i_s___i_t_m.html',1,'']]],
  ['macros_3',['macros',['../group___a_d_c___exported___macros.html',1,'ADC Exported Macros'],['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html',1,'ADC Extended Private Macros'],['../group___a_d_c___private___macros.html',1,'ADC Private Macros'],['../group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html',1,'Common Write and read registers Macros'],['../group___c_m_s_i_s__core__bitfield.html',1,'Core register bit field macros'],['../group___c_o_r_t_e_x___exported___macros.html',1,'CORTEX Exported Macros'],['../group___c_o_r_t_e_x___private___macros.html',1,'CORTEX Private Macros'],['../group___d_b_g_m_c_u___exported___macros.html',1,'DBGMCU Exported Macros'],['../group___d_m_a___exported___macros.html',1,'DMA Exported Macros'],['../group___d_m_a___private___macros.html',1,'DMA Private Macros'],['../group___d_m_a_ex___private___macros.html',1,'DMAEx Private Macros'],['../group___e_x_t_i___exported___macros.html',1,'EXTI Exported Macros'],['../group___e_x_t_i___private___macros.html',1,'EXTI Private Macros'],['../group___f_l_a_s_h___exported___macros.html',1,'FLASH Exported Macros'],['../group___f_l_a_s_h___interrupt.html',1,'FLASH Interrupts Macros'],['../group___f_l_a_s_h___private___macros.html',1,'FLASH Private Macros'],['../group___g_p_i_o___exported___macros.html',1,'GPIO Exported Macros'],['../group___g_p_i_o___private___macros.html',1,'GPIO Private Macros'],['../group___g_p_i_o_ex___exported___macros.html',1,'GPIOEx Exported Macros'],['../group___h_a_l___private___macros.html',1,'HAL Private Macros'],['../group___p_w_r___exported___macros.html',1,'PWR Exported Macros'],['../group___p_w_r_ex___exported___macros.html',1,'PWR Extended Exported Macros'],['../group___p_w_r_ex___private___macros.html',1,'PWR Extended Private Macros'],['../group___p_w_r___private___macros.html',1,'PWR Private Macros'],['../group___r_c_c___exported___macros.html',1,'RCC Exported Macros'],['../group___r_c_c___l_l___exported___macros.html',1,'RCC Exported Macros'],['../group___r_c_c_ex___exported___macros.html',1,'RCCEx Exported Macros'],['../group___s_y_s_c_f_g___exported___macros.html',1,'SYSCFG Exported Macros'],['../group___s_y_s_c_f_g___private___macros.html',1,'SYSCFG Private Macros'],['../group___t_i_m___exported___macros.html',1,'TIM Exported Macros'],['../group___t_i_m_ex___exported___macros.html',1,'TIM Extended Exported Macros'],['../group___t_i_m_ex___private___macros.html',1,'TIM Extended Private Macros'],['../group___t_i_m___private___macros.html',1,'TIM Private Macros'],['../group___u_a_r_t___exported___macros.html',1,'UART Exported Macros'],['../group___u_a_r_t___private___macros.html',1,'UART Private Macros'],['../group___u_a_r_t_ex___private___macros.html',1,'UARTEx Private Macros'],['../group___u_t_i_l_s___l_l___private___macros.html',1,'UTILS Private Macros']]],
  ['macros_20maintained_20for_20legacy_20purpose_4',['macros maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose']]],
  ['main_5',['main',['../main_8c.html#a840291bc02cba5474a4cb46a9b9566fe',1,'main.c']]],
  ['main_2ec_6',['main.c',['../main_8c.html',1,'']]],
  ['main_2eh_7',['main.h',['../main_8h.html',1,'']]],
  ['maintained_20for_20compatibility_20purpose_8',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['maintained_20for_20legacy_20purpose_9',['maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['manage_20hal_20adc_20handle_20it_20and_20flags_10',['HAL ADC macro to manage HAL ADC handle, IT and flags.',['../group___a_d_c___h_a_l___e_m___h_a_n_d_l_e___i_t___f_l_a_g.html',1,'']]],
  ['management_11',['management',['../group___r_c_c___l_l___e_f___f_l_a_g___management.html',1,'FLAG Management'],['../group___r_c_c_ex___flags___interrupts___management.html',1,'Flags Interrupts Management'],['../group___r_c_c___flags___interrupts___management.html',1,'Flags Interrupts Management'],['../group___r_c_c___l_l___e_f___i_t___management.html',1,'IT Management'],['../group___t_i_m___exported___functions___group7.html',1,'TIM IRQ handler management']]],
  ['mask_12',['mask',['../struct_____u_a_r_t___handle_type_def.html#ab8dae64f3b86c2eb2b7a080fcdee3ef4',1,'__UART_HandleTypeDef::Mask'],['../group___u_a_r_t___interruption___mask.html',1,'UART Interruptions Flag Mask']]],
  ['mask0_13',['MASK0',['../group___c_m_s_i_s__core___debug_functions.html#ga84089e08ecf14b86f92c727a568ceac4',1,'DWT_Type']]],
  ['mask1_14',['MASK1',['../group___c_m_s_i_s__core___debug_functions.html#ga6f663226a4f3409b0a73651b5a90b3af',1,'DWT_Type']]],
  ['mask2_15',['MASK2',['../group___c_m_s_i_s__core___debug_functions.html#ga32213bf45fbe36e1823e69028f7edef2',1,'DWT_Type']]],
  ['mask3_16',['MASK3',['../group___c_m_s_i_s__core___debug_functions.html#ga51e9ef8e2238e82f3b40aa2599397637',1,'DWT_Type']]],
  ['master_20mode_20selection_17',['TIM Master Mode Selection',['../group___t_i_m___master___mode___selection.html',1,'']]],
  ['master_20mode_20selection_202_20trgo2_18',['TIM Master Mode Selection 2 (TRGO2)',['../group___t_i_m___master___mode___selection__2.html',1,'']]],
  ['master_20slave_20mode_19',['TIM Master/Slave Mode',['../group___t_i_m___master___slave___mode.html',1,'']]],
  ['masteroutputtrigger_20',['MasterOutputTrigger',['../struct_t_i_m___master_config_type_def.html#aafb70c2c7a9a93a3dad59a350df2b00f',1,'TIM_MasterConfigTypeDef']]],
  ['masteroutputtrigger2_21',['MasterOutputTrigger2',['../struct_t_i_m___master_config_type_def.html#a77efb471135bc618157fa16dac2ac502',1,'TIM_MasterConfigTypeDef']]],
  ['masterslavemode_22',['MasterSlaveMode',['../struct_t_i_m___master_config_type_def.html#aa17903ecbee15ce7a6d51de5e9602d3f',1,'TIM_MasterConfigTypeDef']]],
  ['matching_20lsb_20position_20in_20cr2_20register_23',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['mcmp1r_24',['MCMP1R',['../struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe',1,'HRTIM_Master_TypeDef']]],
  ['mcmp2r_25',['MCMP2R',['../struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035',1,'HRTIM_Master_TypeDef']]],
  ['mcmp3r_26',['MCMP3R',['../struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c',1,'HRTIM_Master_TypeDef']]],
  ['mcmp4r_27',['MCMP4R',['../struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027',1,'HRTIM_Master_TypeDef']]],
  ['mcntr_28',['MCNTR',['../struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e',1,'HRTIM_Master_TypeDef']]],
  ['mco_29',['MCO',['../group___r_c_c___l_l___e_f___m_c_o.html',1,'']]],
  ['mco_20index_30',['MCO Index',['../group___r_c_c___m_c_o___index.html',1,'']]],
  ['mco1_20clock_20prescaler_31',['MCO1 Clock Prescaler',['../group___r_c_c___m_c_ox___clock___prescaler.html',1,'']]],
  ['mco1_20clock_20source_32',['MCO1 Clock Source',['../group___r_c_c___m_c_o1___clock___source.html',1,'']]],
  ['mco1_20prescaler_33',['MCO1 prescaler',['../group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html',1,'']]],
  ['mco1_20source_20selection_34',['MCO1 SOURCE selection',['../group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html',1,'']]],
  ['mcr_35',['mcr',['../struct_d_a_c___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798',1,'DAC_TypeDef::MCR'],['../struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798',1,'HRTIM_Master_TypeDef::MCR']]],
  ['mcu_20info_36',['MCU INFO',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html',1,'']]],
  ['mdier_37',['MDIER',['../struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f',1,'HRTIM_Master_TypeDef']]],
  ['memdataalignment_38',['MemDataAlignment',['../struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e',1,'DMA_InitTypeDef']]],
  ['meminc_39',['MemInc',['../struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d',1,'DMA_InitTypeDef']]],
  ['memmanage_5fhandler_40',['memmanage_handler',['../stm32g4xx__it_8c.html#a3150f74512510287a942624aa9b44cc5',1,'MemManage_Handler(void):&#160;stm32g4xx_it.c'],['../stm32g4xx__it_8h.html#a3150f74512510287a942624aa9b44cc5',1,'MemManage_Handler(void):&#160;stm32g4xx_it.c']]],
  ['memory_20data_20size_41',['DMA Memory data size',['../group___d_m_a___memory__data__size.html',1,'']]],
  ['memory_20incremented_20mode_42',['DMA Memory incremented mode',['../group___d_m_a___memory__incremented__mode.html',1,'']]],
  ['memorymanagement_5firqn_43',['MemoryManagement_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa',1,'stm32g474xx.h']]],
  ['memrmp_44',['MEMRMP',['../struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194',1,'SYSCFG_TypeDef']]],
  ['method_45',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['methods_46',['UART WakeUp Methods',['../group___u_a_r_t___wake_up___methods.html',1,'']]],
  ['micr_47',['MICR',['../struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54',1,'HRTIM_Master_TypeDef']]],
  ['misr_48',['misr',['../struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978',1,'TAMP_TypeDef::MISR'],['../struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978',1,'RTC_TypeDef::MISR'],['../struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978',1,'HRTIM_Master_TypeDef::MISR']]],
  ['misra_20c_3a2004_20compliance_20exceptions_49',['MISRA-C:2004 Compliance Exceptions',['../_c_m_s_i_s__m_i_s_r_a__exceptions.html',1,'']]],
  ['mmc_20aliased_20macros_20maintained_20for_20legacy_20purpose_50',['HAL SD/MMC Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_d___aliased___macros.html',1,'']]],
  ['mmfar_51',['MMFAR',['../group___c_m_s_i_s__core___debug_functions.html#gae9d94d186615d57d38c9253cb842d244',1,'SCB_Type']]],
  ['mmfr_52',['MMFR',['../group___c_m_s_i_s__core___debug_functions.html#ga2d4cde1c9462f3733ab65d97f308c6fb',1,'SCB_Type']]],
  ['mode_53',['mode',['../group___a_d_c__analog__watchdog__mode.html',1,'ADC Analog Watchdog Mode'],['../group___a_d_c__regular__sampling__mode.html',1,'ADC group regular sampling mode'],['../group___a_d_c___scan__mode.html',1,'ADC sequencer scan mode'],['../group___s_y_s_c_f_g___boot_mode.html',1,'Boot Mode'],['../group___d_m_a___memory__incremented__mode.html',1,'DMA Memory incremented mode'],['../group___d_m_a__mode.html',1,'DMA mode'],['../group___d_m_a___peripheral__incremented__mode.html',1,'DMA Peripheral incremented mode'],['../group___e_x_t_i___mode.html',1,'EXTI Mode'],['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'GPIO bit number for I/O setting in standby/shutdown mode'],['../group___g_p_i_o__mode.html',1,'GPIO mode'],['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'LOW POWER MODE'],['../struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839',1,'PWR_PVDTypeDef::Mode'],['../struct_g_p_i_o___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839',1,'GPIO_InitTypeDef::Mode'],['../struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839',1,'DMA_InitTypeDef::Mode'],['../struct_u_a_r_t___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839',1,'UART_InitTypeDef::Mode'],['../struct_p_w_r___p_v_m_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839',1,'PWR_PVMTypeDef::Mode'],['../struct_e_x_t_i___config_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839',1,'EXTI_ConfigTypeDef::Mode'],['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html',1,'Oversampling - Discontinuous mode'],['../group___p_w_r___p_v_d___mode.html',1,'PWR PVD interrupt and event mode'],['../group___p_w_r_ex___p_v_m___mode.html',1,'PWR PVM interrupt and event mode'],['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'PWR regulator mode'],['../group___t_i_m___break___input___a_f___mode.html',1,'TIM Break Input Alternate Function Mode'],['../group___t_i_m___break2___input___a_f___mode.html',1,'TIM Break2 Input Alternate Function Mode'],['../group___t_i_m___counter___mode.html',1,'TIM Counter Mode'],['../group___t_i_m___encoder___mode.html',1,'TIM Encoder Mode'],['../group___t_i_m___master___slave___mode.html',1,'TIM Master/Slave Mode'],['../group___t_i_m___one___pulse___mode.html',1,'TIM One Pulse Mode'],['../group___t_i_m___slave___mode.html',1,'TIM Slave mode'],['../group___u_a_r_t___auto_baud___rate___mode.html',1,'UART Advanced Feature AutoBaud Rate Mode'],['../group___u_a_r_t___l_i_n.html',1,'UART Local Interconnection Network mode'],['../group___u_a_r_t___mode.html',1,'UART Transfer Mode'],['../group___u_a_r_t_ex___f_i_f_o__mode.html',1,'UARTEx FIFO mode']]],
  ['mode_20bit_54',['FLASH Option Bytes User NRST mode bit',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html',1,'']]],
  ['mode_20enable_55',['mode enable',['../group___u_a_r_t___mute___mode.html',1,'UART Advanced Feature Mute Mode Enable'],['../group___u_a_r_t___stop___mode___enable.html',1,'UART Advanced Feature Stop Mode Enable']]],
  ['mode_20entry_56',['mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'PWR SLEEP mode entry'],['../group___p_w_r___s_t_o_p__mode__entry.html',1,'PWR STOP mode entry']]],
  ['mode_20on_20standby_57',['FLASH Option Bytes User IWDG Mode On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'']]],
  ['mode_20on_20stop_58',['FLASH Option Bytes User IWDG Mode On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'']]],
  ['mode_20plus_20on_20gpio_59',['Fast-mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['mode_20selection_60',['TIM Master Mode Selection',['../group___t_i_m___master___mode___selection.html',1,'']]],
  ['mode_20selection_202_20trgo2_61',['TIM Master Mode Selection 2 (TRGO2)',['../group___t_i_m___master___mode___selection__2.html',1,'']]],
  ['mode_20state_62',['mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'TIM OSSI OffState Selection for Idle mode state'],['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'TIM OSSR OffState Selection for Run mode state']]],
  ['moder_63',['MODER',['../struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c',1,'GPIO_TypeDef']]],
  ['modes_64',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['monitoring_20type_65',['Peripheral Voltage Monitoring type',['../group___p_w_r_ex___p_v_m___type.html',1,'']]],
  ['mper_66',['MPER',['../struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631',1,'HRTIM_Master_TypeDef']]],
  ['mrep_67',['MREP',['../struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd',1,'HRTIM_Master_TypeDef']]],
  ['msb_20first_68',['UART Advanced Feature MSB First',['../group___u_a_r_t___m_s_b___first.html',1,'']]],
  ['msbfirst_69',['MSBFirst',['../struct_u_a_r_t___adv_feature_init_type_def.html#a4533506da01ae4e82bf4dd7211fb1c45',1,'UART_AdvFeatureInitTypeDef']]],
  ['mute_20mode_20enable_70',['UART Advanced Feature Mute Mode Enable',['../group___u_a_r_t___mute___mode.html',1,'']]],
  ['mvfr0_71',['mvfr0',['../group___c_m_s_i_s__core___debug_functions.html#ga9b0103b438c8922eaea5624f71afbbc8',1,'FPU_Type::MVFR0'],['../group___c_m_s_i_s__core___debug_functions.html#ga9b0103b438c8922eaea5624f71afbbc8',1,'SCB_Type::MVFR0']]],
  ['mvfr1_72',['mvfr1',['../group___c_m_s_i_s__core___debug_functions.html#ga0a610dc4212de3ce1ad62e9afa76c728',1,'SCB_Type::MVFR1'],['../group___c_m_s_i_s__core___debug_functions.html#ga0a610dc4212de3ce1ad62e9afa76c728',1,'FPU_Type::MVFR1']]],
  ['mvfr2_73',['mvfr2',['../group___c_m_s_i_s__core___debug_functions.html#ga8353348c9336aa1aadcbf86b6f0f18c9',1,'FPU_Type::MVFR2'],['../group___c_m_s_i_s__core___debug_functions.html#ga8353348c9336aa1aadcbf86b6f0f18c9',1,'SCB_Type::MVFR2']]],
  ['mx_5fadc1_5finit_74',['mx_adc1_init',['../adc_8c.html#acccd58aa70215a6b184ad242312ffd0c',1,'MX_ADC1_Init(void):&#160;adc.c'],['../adc_8h.html#acccd58aa70215a6b184ad242312ffd0c',1,'MX_ADC1_Init(void):&#160;adc.c']]],
  ['mx_5fadc2_5finit_75',['mx_adc2_init',['../adc_8h.html#a101e2e3433dfe72bbbd0ae3a84489263',1,'MX_ADC2_Init(void):&#160;adc.c'],['../adc_8c.html#a101e2e3433dfe72bbbd0ae3a84489263',1,'MX_ADC2_Init(void):&#160;adc.c']]],
  ['mx_5fgpio_5finit_76',['mx_gpio_init',['../gpio_8c.html#ac724e431d2af879252de35615be2bdea',1,'MX_GPIO_Init(void):&#160;gpio.c'],['../gpio_8h.html#ac724e431d2af879252de35615be2bdea',1,'MX_GPIO_Init(void):&#160;gpio.c']]]
];
