

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Sat Dec 28 18:44:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  188161|  188161|  188161|  188161|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  188160|  188160|        15|          -|          -|  12544|    no    |
        | + Loop 1.1  |       5|       5|         6|          1|          1|      1|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    302|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     511|    121|    -|
|Memory           |        0|      -|      13|      4|    -|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        0|      -|     411|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     935|    593|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+-----+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+------------------------+---------+-------+-----+-----+-----+
    |network_mux_164_16_4_1_U23  |network_mux_164_16_4_1  |        0|      0|  511|  121|    0|
    +----------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                       |                        |        0|      0|  511|  121|    0|
    +----------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_11ns_5ns_14_1_1_U24  |network_mul_mul_11ns_5ns_14_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_32_1_1_U25   |network_mul_mul_16s_16s_32_1_1   |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_264_p2        |     +    |      0|  0|  19|          14|           1|
    |add_ln20_2_fu_481_p2      |     +    |      0|  0|  14|           1|          10|
    |add_ln29_fu_396_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_1_fu_522_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln34_fu_472_p2        |     +    |      0|  0|  19|          14|          14|
    |buffer_fu_466_p2          |     +    |      0|  0|  26|          19|          19|
    |out_d_fu_276_p2           |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_315_p2           |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_476_p2           |     +    |      0|  0|  15|           1|           5|
    |sub_ln29_5_fu_346_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln29_fu_252_p2        |     -    |      0|  0|  13|          11|          11|
    |and_ln34_3_fu_310_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_513_p2        |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_258_p2       |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln20_fu_270_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln21_fu_289_p2       |   icmp   |      0|  0|  11|           5|           4|
    |or_ln29_fu_363_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln20_2_fu_527_p3   |  select  |      0|  0|  10|           1|           1|
    |select_ln20_fu_352_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln29_12_fu_375_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln29_fu_367_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln33_fu_505_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln34_6_fu_295_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln34_7_fu_357_p3   |  select  |      0|  0|  11|           1|           1|
    |select_ln34_fu_282_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln33_fu_499_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_305_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 302|         159|         185|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5          |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_219_p4  |   9|          2|    1|          2|
    |buffer_0_reg_205                 |   9|          2|   19|         38|
    |indvar_flatten28_reg_146         |   9|          2|   14|         28|
    |indvar_flatten_reg_169           |   9|          2|   10|         20|
    |out_d_0_reg_157                  |   9|          2|    5|         10|
    |out_h_0_reg_181                  |   9|          2|    5|         10|
    |out_w_0_reg_193                  |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 134|         30|   62|        134|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_b_2_reg_633  |  13|   0|   13|          0|
    |add_ln19_reg_561               |  14|   0|   14|          0|
    |add_ln20_2_reg_706             |  10|   0|   10|          0|
    |add_ln34_1_reg_716             |  15|   0|   15|          0|
    |add_ln34_reg_696               |  14|   0|   14|          0|
    |and_ln34_3_reg_604             |   1|   0|    1|          0|
    |and_ln34_reg_711               |  16|   0|   16|          0|
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |buffer_0_reg_205               |  19|   0|   19|          0|
    |icmp_ln20_reg_566              |   1|   0|    1|          0|
    |icmp_ln21_reg_587              |   1|   0|    1|          0|
    |in_d_0_reg_215                 |   1|   0|    1|          0|
    |indvar_flatten28_reg_146       |  14|   0|   14|          0|
    |indvar_flatten_reg_169         |  10|   0|   10|          0|
    |input_addr_reg_671             |  14|   0|   14|          0|
    |input_load_reg_676             |  16|   0|   16|          0|
    |mul_ln29_reg_686               |  32|   0|   32|          0|
    |mul_ln34_reg_651               |  14|   0|   14|          0|
    |out_d_0_reg_157                |   5|   0|    5|          0|
    |out_d_reg_576                  |   5|   0|    5|          0|
    |out_h_0_reg_181                |   5|   0|    5|          0|
    |out_h_reg_611                  |   5|   0|    5|          0|
    |out_w_0_reg_193                |   5|   0|    5|          0|
    |out_w_reg_701                  |   5|   0|    5|          0|
    |select_ln20_2_reg_721          |  10|   0|   10|          0|
    |select_ln20_reg_628            |   5|   0|    5|          0|
    |select_ln29_12_reg_645         |   9|   0|   11|          2|
    |select_ln29_reg_638            |   5|   0|    5|          0|
    |select_ln34_6_reg_592          |   5|   0|    5|          0|
    |select_ln34_reg_581            |   5|   0|    5|          0|
    |sext_ln29_11_reg_661           |  13|   0|   15|          2|
    |sub_ln29_5_reg_623             |   9|   0|   11|          2|
    |sub_ln29_reg_553               |   9|   0|   11|          2|
    |tmp_1_reg_681                  |  16|   0|   16|          0|
    |trunc_ln34_reg_599             |   4|   0|    4|          0|
    |zext_ln24_reg_666              |   5|   0|   14|          9|
    |in_d_0_reg_215                 |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 411|  32|  365|         17|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

