03, 01, LD_BLOCKS.DATA_UNKNOWN,"blocked loads due to store buffer blocks with unknown data."
03, 02, LD_BLOCKS.STORE_FORWARD,"loads blocked by overlapping with store buffer that cannot be forwarded ."
03, 08, LD_BLOCKS.NO_SR,"# of Split loads blocked due to resource not available."
03, 10, LD_BLOCKS.ALL_BLOCK,"Number of cases where any load is blocked but has no DCU miss."
05, 01, MISALIGN_MEM_REF.LOADS,"Speculative cache-line split load uops dispatched to L1D."
05, 02, MISALIGN_MEM_REF.STORES,"Speculative cache-line split Store-address uops dispatched to L1D."
07, 01, LD_BLOCKS_PARTIAL.ADDRESS_ALIAS,"False dependencies in MOB due to partial compare on address."
07, 08, LD_BLOCKS_PARTIAL.ALL_STA_BLOCK,"The number of times that load operations are temporarily blocked because of older stores, with addresses that are not yet known. A load operation may incur more than one block of this type."
08, 01, DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK,"Misses in all TLB levels that cause a page walk of any page size."
08, 02, DTLB_LOAD_MISSES.WALK_COMPLETED,"Misses in all TLB levels that caused page walk completed of any size."
08, 04, DTLB_LOAD_MISSES.WALK_DURATION,"Cycle PMH is busy with a walk."
08, 10, DTLB_LOAD_MISSES.STLB_HIT,"Number of cache load STLB hits. No page walk."
0D, 03, INT_MISC.RECOVERY_CYCLES,"Cycles waiting to recover after Machine Clears or JEClear. Set Cmask=1. Set Edge to count occurrences."
0D, 40, INT_MISC.RAT_STALL_CYCLES,"Cycles RAT external stall is sent to IDQ for this thread."
0E, 01, UOPS_ISSUED.ANY,"Increments each cycle the # of Uops issued by the RAT to RS. Set Cmask=1, Inv=1, Any=1 to count stalled cycles of this core. Set Cmask=1, Inv=1 to count stalled cycles."
10, 01, FP_COMP_OPS_EXE.X87,"Counts number of X87 uops executed."
10, 10, FP_COMP_OPS_EXE.SSE_FP_PACKED_DOUBLE,"Counts number of SSE double precision FP packed uops executed."
10, 20, FP_COMP_OPS_EXE.SSE_FP_SCALAR_SINGLE,"Counts number of SSE single precision FP scalar uops executed."
10, 40, FP_COMP_OPS_EXE.SSE_PACKED_SINGLE,"Counts number of SSE single precision FP packed uops executed."
10, 80, FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE,"Counts number of SSE double precision FP scalar uops executed."
11, 01, SIMD_FP_256.PACKED_SINGLE,"Counts 256-bit packed single-precision floating-point instructions."
11, 02, SIMD_FP_256.PACKED_DOUBLE,"Counts 256-bit packed double-precision floating-point instructions."
14, 01, ARITH.FPU_DIV_ACTIVE,"Cycles that the divider is active, includes INT and FP. Set Edge=1, Cmask=1 to count the number of divides."
17, 01, INSTS_WRITTEN_TO_IQ.INSTS,"Counts the number of instructions written into the IQ every cycle."
22, 01, UNC_CBO_XSNP_RESPONSE.MISS,"A snoop misses in some processor core. Must combine with one of the umask values of 20H, 40H, 80H"
22, 02, UNC_CBO_XSNP_RESPONSE.INVAL,"A snoop invalidates a non-modified line in some processor core."
22, 04, UNC_CBO_XSNP_RESPONSE.HIT,"A snoop hits a non-modified line in some processor core."
22, 08, UNC_CBO_XSNP_RESPONSE.HITM,"A snoop hits a modified line in some processor core."
22, 10, UNC_CBO_XSNP_RESPONSE.INVAL_M,"A snoop invalidates a modified line in some processor core."
22, 20, UNC_CBO_XSNP_RESPONSE.EXTERNAL_FILTER,"Filter on cross-core snoops initiated by this Cbox due to external snoop request. Must combine with at least one of 01H, 02H, 04H, 08H, 10H"
22, 40, UNC_CBO_XSNP_RESPONSE.XCORE_FILTER,"Filter on cross-core snoops initiated by this Cbox due to processor core memory request."
22, 80, UNC_CBO_XSNP_RESPONSE.EVICTION_FILTER,"Filter on cross-core snoops initiated by this Cbox due to LLC eviction."
24, 01, L2_RQSTS.DEMAND_DATA_RD_HIT,"Demand Data Read requests that hit L2 cache."
24, 03, L2_RQSTS.ALL_DEMAND_DATA_RD,"Counts any demand and L1 HW prefetch data load requests to L2."
24, 04, L2_RQSTS.RFO_HITS,"Counts the number of store RFO requests that hit the L2 cache."
24, 08, L2_RQSTS.RFO_MISS,"Counts the number of store RFO requests that miss the L2 cache."
24, 0C, L2_RQSTS.ALL_RFO,"Counts all L2 store RFO requests."
24, 10, L2_RQSTS.CODE_RD_HIT,"Number of instruction fetches that hit the L2 cache."
24, 20, L2_RQSTS.CODE_RD_MISS,"Number of instruction fetches that missed the L2 cache."
24, 30, L2_RQSTS.ALL_CODE_RD,"Counts all L2 code requests."
24, 40, L2_RQSTS.PF_HIT,"Requests from L2 Hardware prefetcher that hit L2."
24, 80, L2_RQSTS.PF_MISS,"Requests from L2 Hardware prefetcher that missed L2."
24, C0, L2_RQSTS.ALL_PF,"Any requests from L2 Hardware prefetchers."
27, 01, L2_STORE_LOCK_RQSTS.MISS,"RFOs that miss cache lines."
27, 04, L2_STORE_LOCK_RQSTS.HIT_E,"RFOs that hit cache lines in E state."
27, 08, L2_STORE_LOCK_RQSTS.HIT_M,"RFOs that hit cache lines in M state."
27, 0F, L2_STORE_LOCK_RQSTS.ALL,"RFOs that access cache lines in any state."
28, 01, L2_L1D_WB_RQSTS.MISS,"Not rejected writebacks from L1D to L2 cache lines that missed L2."
28, 02, L2_L1D_WB_RQSTS.HIT_S,"Not rejected writebacks from L1D to L2 cache lines in S state."
28, 04, L2_L1D_WB_RQSTS.HIT_E,"Not rejected writebacks from L1D to L2 cache lines in E state."
28, 08, L2_L1D_WB_RQSTS.HIT_M,"Not rejected writebacks from L1D to L2 cache lines in M state."
28, 0F, L2_L1D_WB_RQSTS.ALL,"Not rejected writebacks from L1D to L2 cache."
2E, 41, LONGEST_LAT_CACHE.MISS,"This event counts each cache miss condition for references to the last level cache. See Table 19-1"
2E, 4F, LONGEST_LAT_CACHE.REFERENCE,"This event counts requests originating from the core that reference a cache line in the last level cache. See Table 19-1"
34, 01, UNC_CBO_CACHE_LOOKUP.M,"LLC lookup request that access cache and found line in M-state. Must combine with one of the umask values of 10H, 20H, 40H, 80H"
34, 02, UNC_CBO_CACHE_LOOKUP.E,"LLC lookup request that access cache and found line in E-state."
34, 04, UNC_CBO_CACHE_LOOKUP.S,"LLC lookup request that access cache and found line in S-state."
34, 08, UNC_CBO_CACHE_LOOKUP.I,"LLC lookup request that access cache and found line in I-state."
34, 10, UNC_CBO_CACHE_LOOKUP.READ_FILTER,"Filter on processor core initiated cacheable read requests. Must combine with at least one of 01H, 02H, 04H, 08H."
34, 20, UNC_CBO_CACHE_LOOKUP.WRITE_FILTER,"Filter on processor core initiated cacheable write requests. Must combine with at least one of 01H, 02H, 04H, 08H."
34, 40, UNC_CBO_CACHE_LOOKUP.EXTSNP_FILTER,"Filter on external snoop requests. Must combine with at least one of 01H, 02H, 04H, 08H."
34, 80, UNC_CBO_CACHE_LOOKUP.ANY_REQUEST_FILTER,"Filter on any IRQ or IPQ initiated requests including uncacheable, non-coherent requests. Must combine with at least one of 01H, 02H, 04H, 08H."
3C, 00, CPU_CLK_UNHALTED.THREAD_P,"Counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. See Table 19-1"
3C, 01, CPU_CLK_THREAD_UNHALTED.REF_XCLK,"Increments at the frequency of XCLK (100 MHz) when not halted. See Table 19-1"
48, 01, L1D_PEND_MISS.PENDING,"Increments the number of outstanding L1D misses every cycle. Set Cmask=1 and Edge=1 to count occurrences. PMC2 only: Set Cmask=1 to count cycles."
49, 01, DTLB_STORE_MISSES.MISS_CAUSES_A_WALK,"Miss in all TLB levels causes an page walk of any page size (4K/2M/4M/1G)."
49, 02, DTLB_STORE_MISSES.WALK_COMPLETED,"Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G)."
49, 04, DTLB_STORE_MISSES.WALK_DURATION,"Cycles PMH is busy with this walk."
49, 10, DTLB_STORE_MISSES.STLB_HIT,"Store operations that miss the first TLB level but hit the second and do not cause page walks."
4C, 01, LOAD_HIT_PRE.SW_PF,"Not SW-prefetch load dispatches that hit fill buffer allocated for S/W prefetch."
4C, 02, LOAD_HIT_PRE.HW_PF,"Not SW-prefetch load dispatches that hit fill buffer allocated for H/W prefetch."
4E, 02, HW_PRE_REQ.DL1_MISS,"Hardware Prefetch requests that miss the L1D cache. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for example. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers."
51, 01, L1D.REPLACEMENT,"Counts the number of lines brought into the L1 data cache."
51, 02, L1D.ALLOCATED_IN_M,"Counts the number of allocations of modified L1D cache lines."
51, 04, L1D.EVICTION,"Counts the number of modified lines evicted from the L1 data cache due to replacement."
51, 08, L1D.ALL_M_REPLACEMENT,"Cache lines in M state evicted out of L1D due to Snoop HitM or dirty line replacement."
59, 20, PARTIAL_RAT_STALLS.FLAGS_MERGE_UOP,"Increments the number of flags-merge uops in flight each cycle. Set Cmask=1 to count cycles."
59, 40, PARTIAL_RAT_STALLS.SLOW_LEA_WINDOW,"Cycles with at least one slow LEA uop allocated."
59, 80, PARTIAL_RAT_STALLS.MUL_SINGLE_UOP,"Number of Multiply packed/scalar single precision uops allocated."
5B, 0C, RESOURCE_STALLS2.ALL_FL_EMPTY,"Cycles stalled due to free list empty. PMC0-3 only regardless HTT"
5B, 0F, RESOURCE_STALLS2.ALL_PRF_CONTROL,"Cycles stalled due to control structures full for physical registers."
5B, 40, RESOURCE_STALLS2.BOB_FULL,"Cycles Allocator is stalled due Branch Order Buffer."
5B, 4F, RESOURCE_STALLS2.OOO_RSRC,"Cycles stalled due to out of order resources full."
5C, 01, CPL_CYCLES.RING0,"Unhalted core cycles when the thread is in ring 0. Use Edge to count transition"
5C, 02, CPL_CYCLES.RING123,"Unhalted core cycles when the thread is not in ring 0."
5E, 01, RS_EVENTS.EMPTY_CYCLES,"Cycles the RS is empty for the thread."
60, 01, OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD,"Offcore outstanding Demand Data Read transactions in SQ to uncore. Set Cmask=1 to count cycles."
60, 04, OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO,"Offcore outstanding RFO store transactions in SQ to uncore. Set Cmask=1 to count cycles."
60, 08, OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD,"Offcore outstanding cacheable data read transactions in SQ to uncore. Set Cmask=1 to count cycles."
63, 01, LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION,"Cycles in which the L1D and L2 are locked, due to a UC lock or split lock."
63, 02, LOCK_CYCLES.CACHE_LOCK_DURATION,"Cycles in which the L1D is locked."
79, 02, IDQ.EMPTY,"Counts cycles the IDQ is empty."
79, 04, IDQ.MITE_UOPS,"Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask=1 to count cycles. Can combine Umask 04H and 20H"
79, 08, IDQ.DSB_UOPS,"Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask=1 to count cycles. Can combine Umask 08H and 10H"
79, 10, IDQ.MS_DSB_UOPS,"Increment each cycle # of uops delivered to IDQ when MS busy by DSB. Set Cmask=1 to count cycles MS is busy. Set Cmask=1 and Edge=1 to count MS activations. Can combine Umask 08H and 10H"
79, 20, IDQ.MS_MITE_UOPS,"Increment each cycle # of uops delivered to IDQ when MS is busy by MITE. Set Cmask=1 to count cycles. Can combine Umask 04H and 20H"
79, 30, IDQ.MS_UOPS,"Increment each cycle # of uops delivered to IDQ from MS by either DSB or MITE. Set Cmask=1 to count cycles. Can combine Umask 04H, 08H and 30H"
80, 01, UNC_ARB_TRK_OCCUPANCY.ALL,"Counts cycles weighted by the number of requests waiting for data returning from the memory controller. Accounts for coherent and non-coherent requests initiated by IA cores, processor graphic units, or LLC. Counter 0 only"
80, 02, ICACHE.MISSES,"Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses."
81, 01, UNC_ARB_TRK_REQUEST.ALL,"Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC."
81, 20, UNC_ARB_TRK_REQUEST.WRITES,"Counts the number of allocated write entries, include full, partial, and LLC evictions."
81, 80, UNC_ARB_TRK_REQUEST.EVICTIONS,"Counts the number of LLC evictions allocated."
83, 01, UNC_ARB_COH_TRK_OCCUPANCY.ALL,"Cycles weighted by number of requests pending in Coherency Tracker. Counter 0 only"
84, 01, UNC_ARB_COH_TRK_REQUEST.ALL,"Number of requests allocated in Coherency Tracker."
85, 01, ITLB_MISSES.MISS_CAUSES_A_WALK,"Misses in all ITLB levels that cause page walks."
85, 02, ITLB_MISSES.WALK_COMPLETED,"Misses in all ITLB levels that cause completed page walks."
85, 04, ITLB_MISSES.WALK_DURATION,"Cycle PMH is busy with a walk."
85, 10, ITLB_MISSES.STLB_HIT,"Number of cache load STLB hits. No page walk."
87, 01, ILD_STALL.LCP,"Stalls caused by changing prefix length of the instruction."
87, 04, ILD_STALL.IQ_FULL,"Stall cycles due to IQ is full."
88, 01, BR_INST_EXEC.COND,"Qualify conditional near branch instructions executed, but not necessarily retired. Must combine with umask 40H, 80H"
88, 02, BR_INST_EXEC.DIRECT_JMP,"Qualify all unconditional near branch instructions excluding calls and indirect branches. Must combine with umask 80H"
88, 04, BR_INST_EXEC.INDIRECT_JMP_NON_CALL_RET,"Qualify executed indirect near branch instructions that are not calls nor returns. Must combine with umask 80H"
88, 08, BR_INST_EXEC.RETURN_NEAR,"Qualify indirect near branches that have a return mnemonic. Must combine with umask 80H"
88, 10, BR_INST_EXEC.DIRECT_NEAR_CALL,"Qualify unconditional near call branch instructions, excluding non call branch, executed. Must combine with umask 80H"
88, 20, BR_INST_EXEC.INDIRECT_NEAR_CALL,"Qualify indirect near calls, including both register and memory indirect, executed. Must combine with umask 80H"
88, 40, BR_INST_EXEC.NONTAKEN,"Qualify non-taken near branches executed. Applicable to umask 01H only"
88, 80, BR_INST_EXEC.TAKEN,"Qualify taken near branches executed. Must combine with 01H,02H, 04H, 08H, 10H, 20H."
88, FF, BR_INST_EXEC.ALL_BRANCHES,"Counts all near executed branches (not necessarily retired)."
89, 01, BR_MISP_EXEC.COND,"Qualify conditional near branch instructions mispredicted. Must combine with umask 40H, 80H"
89, 04, BR_MISP_EXEC.INDIRECT_JMP_NON_CALL_RET,"Qualify mispredicted indirect near branch instructions that are not calls nor returns. Must combine with umask 80H"
89, 08, BR_MISP_EXEC.RETURN_NEAR,"Qualify mispredicted indirect near branches that have a return mnemonic. Must combine with umask 80H"
89, 10, BR_MISP_EXEC.DIRECT_NEAR_CALL,"Qualify mispredicted unconditional near call branch instructions, excluding non call branch, executed. Must combine with umask 80H"
89, 20, BR_MISP_EXEC.INDIRECT_NEAR_CALL,"Qualify mispredicted indirect near calls, including both register and memory indirect, executed. Must combine with umask 80H"
89, 40, BR_MISP_EXEC.NONTAKEN,"Qualify mispredicted non-taken near branches executed,. Applicable to umask 01H only"
89, 80, BR_MISP_EXEC.TAKEN,"Qualify mispredicted taken near branches executed. Must combine with 01H,02H, 04H, 08H, 10H, 20H"
89, FF, BR_MISP_EXEC.ALL_BRANCHES,"Counts all near executed branches (not necessarily retired)."
9C, 01, IDQ_UOPS_NOT_DELIVERED.CORE,"Count number of non-delivered uops to RAT per thread. Use Cmask to qualify uop b/w"
A1, 01, UOPS_DISPATCHED_PORT.PORT_0,"Cycles which a Uop is dispatched on port 0."
A1, 02, UOPS_DISPATCHED_PORT.PORT_1,"Cycles which a Uop is dispatched on port 1."
A1, 04, UOPS_DISPATCHED_PORT.PORT_2_LD,"Cycles which a load uop is dispatched on port 2."
A1, 08, UOPS_DISPATCHED_PORT.PORT_2_STA,"Cycles which a store address uop is dispatched on port 2."
A1, 0C, UOPS_DISPATCHED_PORT.PORT_2,"Cycles which a Uop is dispatched on port 2."
A1, 10, UOPS_DISPATCHED_PORT.PORT_3_LD,"Cycles which a load uop is dispatched on port 3."
A1, 20, UOPS_DISPATCHED_PORT.PORT_3_STA,"Cycles which a store address uop is dispatched on port 3."
A1, 30, UOPS_DISPATCHED_PORT.PORT_3,"Cycles which a Uop is dispatched on port 3."
A1, 40, UOPS_DISPATCHED_PORT.PORT_4,"Cycles which a Uop is dispatched on port 4."
A1, 80, UOPS_DISPATCHED_PORT.PORT_5,"Cycles which a Uop is dispatched on port 5."
A2, 01, RESOURCE_STALLS.ANY,"Cycles Allocation is stalled due to Resource Related reason."
A2, 02, RESOURCE_STALLS.LB,"Counts the cycles of stall due to lack of load buffers."
A2, 04, RESOURCE_STALLS.RS,"Cycles stalled due to no eligible RS entry available."
A2, 08, RESOURCE_STALLS.SB,"Cycles stalled due to no store buffers available. (not including draining form sync)."
A2, 10, RESOURCE_STALLS.ROB,"Cycles stalled due to re-order buffer full."
A2, 20, RESOURCE_STALLS.FCSW,"Cycles stalled due to writing the FPU control word."
A2, 40, RESOURCE_STALLS.MXCSR,"Cycles stalled due to the MXCSR register rename occurring to close to a previous MXCSR rename."
A2, 80, RESOURCE_STALLS.OTHER,"Cycles stalled while execution was stalled due to other resource issues."
A3, 01, CYCLE_ACTIVITY.CYCLES_L2_PENDING,"Cycles with pending L2 miss loads. Set AnyThread to count per core."
A3, 02, CYCLE_ACTIVITY.CYCLES_L1D_PENDING,"Cycles with pending L1 cache miss loads.Set AnyThread to count per core. PMC2 only"
A3, 04, CYCLE_ACTIVITY.CYCLES_NO_DISPATCH,"Cycles of dispatch stalls. Set AnyThread to count per core. PMC0-3 only"
AB, 01, DSB2MITE_SWITCHES.COUNT,"Number of DSB to MITE switches."
AB, 02, DSB2MITE_SWITCHES.PENALTY_CYCLES,"Cycles DSB to MITE switches caused delay."
AC, 02, DSB_FILL.OTHER_CANCEL,"Cases of cancelling valid DSB fill not because of exceeding way limit."
AC, 08, DSB_FILL.EXCEED_DSB_LINES,"DSB Fill encountered > 3 DSB lines."
AC, 0A, DSB_FILL.ALL_CANCEL,"Cases of cancelling valid Decode Stream Buffer (DSB) fill not because of exceeding way limit."
AE, 01, ITLB.ITLB_FLUSH,"Counts the number of ITLB flushes, includes 4k/2M/4M pages."
B0, 01, OFFCORE_REQUESTS.DEMAND_DATA_RD,"Demand data read requests sent to uncore."
B0, 04, OFFCORE_REQUESTS.DEMAND_RFO,"Demand RFO read requests sent to uncore, including regular RFOs, locks, ItoM."
B0, 08, OFFCORE_REQUESTS.ALL_DATA_RD,"Data read requests sent to uncore (demand and prefetch)."
B1, 01, UOPS_DISPATCHED.THREAD,"Counts total number of uops to be dispatched per-thread each cycle. Set Cmask = 1, INV =1 to count stall cycles. PMC0-3 only regardless HTT"
B1, 02, UOPS_DISPATCHED.CORE,"Counts total number of uops to be dispatched per-core each cycle. Do not need to set ANY"
B2, 01, OFFCORE_REQUESTS_BUFFER.SQ_FULL,"Offcore requests buffer cannot take more entries for this thread core."
B6, 01, AGU_BYPASS_CANCEL.COUNT,"Counts executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page."
B7, 01, OFF_CORE_RESPONSE_0,"see Section 18.8.5, Off-core Response Performance Monitoring. Requires MSR 01A6H"
BB, 01, OFF_CORE_RESPONSE_1,"See Section 18.8.5, Off-core Response Performance Monitoring. Requires MSR 01A7H"
BD, 01, TLB_FLUSH.DTLB_THREAD,"DTLB flush attempts of the thread-specific entries."
BD, 20, TLB_FLUSH.STLB_ANY,"Count number of STLB flush attempts."
BF, 05, L1D_BLOCKS.BANK_CONFLICT_CYCLES,"Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports. cmask=1"
C0, 00, INST_RETIRED.ANY_P,"Number of instructions at retirement. See Table 19-1"
C0, 00, Instruction,"Retired	Instruction retired"
C0, 01, INST_RETIRED.ALL,"Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution. PMC1 only; Must quiesce other PMCs."
C1, 02, OTHER_ASSISTS.ITLB_MISS_RETIRED,"Instructions that experienced an ITLB miss."
C1, 08, OTHER_ASSISTS.AVX_STORE,"Number of assists associated with 256-bit AVX store operations."
C1, 10, OTHER_ASSISTS.AVX_TO_SSE,"Number of transitions from AVX-256 to legacy SSE when penalty applicable."
C1, 20, OTHER_ASSISTS.SSE_TO_AVX,"Number of transitions from SSE to AVX-256 when penalty applicable."
C2, 01, UOPS_RETIRED.ALL,"Counts the number of micro-ops retired, Use cmask=1 and invert to count active cycles or stalled cycles. Supports PEBS"
C2, 02, UOPS_RETIRED.RETIRE_SLOTS,"Counts the number of retirement slots used each cycle."
C3, 02, MACHINE_CLEARS.MEMORY_ORDERING,"Counts the number of machine clears due to memory order conflicts."
C3, 04, MACHINE_CLEARS.SMC,"Counts the number of times that a program writes to a code section."
C3, 20, MACHINE_CLEARS.MASKMOV,"Counts the number of executed AVX masked load operations that refer to an illegal address range with the mask bits set to 0."
C4, 00, Branch,"Instruction Retired	Branch instruction at retirement"
C4, 00, BR_INST_RETIRED.ALL_BRANCHES,"Branch instructions at retirement. See Table 19-1"
C4, 01, BR_INST_RETIRED.CONDITIONAL,"Counts the number of conditional branch instructions retired. Supports PEBS"
C4, 02, BR_INST_RETIRED.NEAR_CALL,"Direct and indirect near call instructions retired."
C4, 04, BR_INST_RETIRED.ALL_BRANCHES,"Counts the number of branch instructions retired."
C4, 08, BR_INST_RETIRED.NEAR_RETURN,"Counts the number of near return instructions retired."
C4, 10, BR_INST_RETIRED.NOT_TAKEN,"Counts the number of not taken branch instructions retired."
C4, 20, BR_INST_RETIRED.NEAR_TAKEN,"Number of near taken branches retired."
C4, 40, BR_INST_RETIRED.FAR_BRANCH,"Number of far branches retired."
C5, 00, Branch,"Misses Retired	Mispredicted Branch Instruction at retirement"
C5, 00, BR_MISP_RETIRED.ALL_BRANCHES,"Mispredicted branch instructions at retirement. See Table 19-1"
C5, 01, BR_MISP_RETIRED.CONDITIONAL,"Mispredicted conditional branch instructions retired. Supports PEBS"
C5, 02, BR_MISP_RETIRED.NEAR_CALL,"Direct and indirect mispredicted near call instructions retired."
C5, 04, BR_MISP_RETIRED.ALL_BRANCHES,"Mispredicted macro branch instructions retired."
C5, 10, BR_MISP_RETIRED.NOT_TAKEN,"Mispredicted not taken branch instructions retired."
C5, 20, BR_MISP_RETIRED.TAKEN,"Mispredicted taken branch instructions retired."
CA, 02, FP_ASSIST.X87_OUTPUT,"Number of X87 assists due to output value."
CA, 04, FP_ASSIST.X87_INPUT,"Number of X87 assists due to input value."
CA, 08, FP_ASSIST.SIMD_OUTPUT,"Number of SIMD FP assists due to output values."
CA, 10, FP_ASSIST.SIMD_INPUT,"Number of SIMD FP assists due to input values."
CA, 1E, FP_ASSIST.ANY,"Cycles with any input/output SSE or FP assists."
CC, 20, ROB_MISC_EVENTS.LBR_INSERTS,"Count cases of saving new LBR records by hardware."
CD, 01, MEM_TRANS_RETIRED.LOAD_LATENCY,"Sample loads with specified latency threshold. PMC3 only. Specify threshold in MSR 0x3F6"
CD, 02, MEM_TRANS_RETIRED.PRECISE_STORE,"Sample stores and collect precise store operation via PEBS record. PMC3 only. See Section 18.8.4.3"
D0, 01, MEM_UOP_RETIRED.LOADS,"Qualify retired memory uops that are loads. Combine with umask 10H, 20H, 40H, 80H. Supports PEBS. PMC0-3 only regardless HTT."
D0, 02, MEM_UOP_RETIRED.STORES,"Qualify retired memory uops that are stores. Combine with umask 10H, 20H, 40H, 80H."
D0, 10, MEM_UOP_RETIRED.STLB_MISS,"Qualify retired memory uops with STLB miss. Must combine with umask 01H, 02H, to produce counts."
D0, 20, MEM_UOP_RETIRED.LOCK,"Qualify retired memory uops with lock. Must combine with umask 01H, 02H, to produce counts."
D0, 40, MEM_UOP_RETIRED.SPLIT,"Qualify retired memory uops with line split. Must combine with umask 01H, 02H, to produce counts."
D0, 80, MEM_UOP_RETIRED.ALL,"Qualify any retired memory uops. Must combine with umask 01H, 02H, to produce counts."
D1, 01, MEM_LOAD_UOPS_RETIRED.L1_HIT,"Retired load uops with L1 cache hits as data sources. Supports PEBS. PMC0-3 only regardless HTT"
D1, 02, MEM_LOAD_UOPS_RETIRED.L2_HIT,"Retired load uops with L2 cache hits as data sources."
D1, 04, MEM_LOAD_UOPS_RETIRED.LLC_HIT,"Retired load uops which data sources were data hits in LLC without snoops required. Supports PEBS"
D1, 20, MEM_LOAD_UOPS_RETIRED.LLC_MISS,"Retired load uops which data sources were data missed LLC (excluding unknown data source). Supports PEBS"
D1, 40, MEM_LOAD_UOPS_RETIRED.HIT_LFB,"Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready."
D2, 01, MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS,"Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache. Supports PEBS. PMC0-3 only regardless HTT"
D2, 02, MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT,"Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache."
D2, 04, MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM,"Retired load uops which data sources were HitM responses from shared LLC."
D2, 08, MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE,"Retired load uops which data sources were hits in LLC without snoops required."
D4, 02, MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS,"Retired load uops with unknown information as data source in cache serviced the load. Supports PEBS. PMC0-3 only regardless HTT"
E6, 01, BACLEARS.ANY,"Counts the number of times the front end is re-steered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end."
F0, 01, L2_TRANS.DEMAND_DATA_RD,"Demand Data Read requests that access L2 cache."
F0, 02, L2_TRANS.RFO,"RFO requests that access L2 cache."
F0, 04, L2_TRANS.CODE_RD,"L2 cache accesses when fetching instructions."
F0, 08, L2_TRANS.ALL_PF,"L2 or LLC HW prefetches that access L2 cache. including rejects"
F0, 10, L2_TRANS.L1D_WB,"L1D writebacks that access L2 cache."
F0, 20, L2_TRANS.L2_FILL,"L2 fill requests that access L2 cache."
F0, 40, L2_TRANS.L2_WB,"L2 writebacks that access L2 cache."
F0, 80, L2_TRANS.ALL_REQUESTS,"Transactions accessing L2 pipe."
F1, 01, L2_LINES_IN.I,"L2 cache lines in I state filling L2. Counting does not cover rejects."
F1, 02, L2_LINES_IN.S,"L2 cache lines in S state filling L2. Counting does not cover rejects."
F1, 04, L2_LINES_IN.E,"L2 cache lines in E state filling L2. Counting does not cover rejects."
F1, 07, L2_LINES_IN.ALL,"L2 cache lines filling L2. Counting does not cover rejects."
F2, 01, L2_LINES_OUT.DEMAND_CLEAN,"Clean L2 cache lines evicted by demand."
F2, 02, L2_LINES_OUT.DEMAND_DIRTY,"Dirty L2 cache lines evicted by demand."
F2, 04, L2_LINES_OUT.PF_CLEAN,"Clean L2 cache lines evicted by L2 prefetch."
F2, 08, L2_LINES_OUT.PF_DIRTY,"Dirty L2 cache lines evicted by L2 prefetch."
F2, 0A, L2_LINES_OUT.DIRTY_ALL,"Dirty L2 cache lines filling the L2. Counting does not cover rejects."
F4, 10, SQ_MISC.SPLIT_LOCK,"Split locks in SQ."
