///Register `EVCR` reader
pub struct R(crate::R<EVCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<EVCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<EVCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<EVCR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `EVCR` writer
pub struct W(crate::W<EVCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<EVCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<EVCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<EVCR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `PIN` reader - Pin selection
pub type PIN_R = crate::FieldReader<u8, u8>;
///Field `PIN` writer - Pin selection
pub type PIN_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EVCR_SPEC, u8, u8, 4, O>;
///Field `PORT` reader - Port selection
pub type PORT_R = crate::FieldReader<u8, u8>;
///Field `PORT` writer - Port selection
pub type PORT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EVCR_SPEC, u8, u8, 3, O>;
///Field `EVOE` reader - Event Output Enable
pub type EVOE_R = crate::BitReader<bool>;
///Field `EVOE` writer - Event Output Enable
pub type EVOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVCR_SPEC, bool, O>;
impl R {
    ///Bits 0:3 - Pin selection
    #[inline(always)]
    pub fn pin(&self) -> PIN_R {
        PIN_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:6 - Port selection
    #[inline(always)]
    pub fn port(&self) -> PORT_R {
        PORT_R::new(((self.bits >> 4) & 7) as u8)
    }
    ///Bit 7 - Event Output Enable
    #[inline(always)]
    pub fn evoe(&self) -> EVOE_R {
        EVOE_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    ///Bits 0:3 - Pin selection
    #[inline(always)]
    #[must_use]
    pub fn pin(&mut self) -> PIN_W<0> {
        PIN_W::new(self)
    }
    ///Bits 4:6 - Port selection
    #[inline(always)]
    #[must_use]
    pub fn port(&mut self) -> PORT_W<4> {
        PORT_W::new(self)
    }
    ///Bit 7 - Event Output Enable
    #[inline(always)]
    #[must_use]
    pub fn evoe(&mut self) -> EVOE_W<7> {
        EVOE_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Event Control Register (AFIO_EVCR)
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [evcr](index.html) module
pub struct EVCR_SPEC;
impl crate::RegisterSpec for EVCR_SPEC {
    type Ux = u32;
}
///`read()` method returns [evcr::R](R) reader structure
impl crate::Readable for EVCR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [evcr::W](W) writer structure
impl crate::Writable for EVCR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets EVCR to value 0
impl crate::Resettable for EVCR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
