* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/FULLADDER/       
* HSPICES/SCHEMATIC/NETLIST/FULLADDER.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON FEB 14 13:14:15 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL VDD! 
* FILE NAME: ECE471_FULLADDER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: FULLADDER.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 14 13:14:15 2014.
   
XI8 NET0134 S INVERTER2_G1 
XI7 NET0153 C_OUT INVERTER2_G1 
MP13 NET72 B VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 AS=1.152E-12 
+PD=5.04E-6 PS=5.04E-6 M=1 
MP14 NET108 B VDD! VDD!  TSMC25DP  L=240E-9 W=5.76E-6 AD=3.456E-12 
+AS=3.456E-12 PD=12.72E-6 PS=12.72E-6 M=1 
MP15 NET115 B VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP16 NET107 B NET87 VDD!  TSMC25DP  L=240E-9 W=2.88E-6 AD=1.728E-12 
+AS=1.728E-12 PD=6.96E-6 PS=6.96E-6 M=1 
MP12 NET72 C_IN VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP11 NET72 A VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 AS=1.152E-12 
+PD=5.04E-6 PS=5.04E-6 M=1 
MP9 NET0134 NET0153 NET72 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP8 NET87 A VDD! VDD!  TSMC25DP  L=240E-9 W=2.88E-6 AD=1.728E-12 AS=1.728E-12 
+PD=6.96E-6 PS=6.96E-6 M=1 
MP6 NET0134 C_IN NET107 VDD!  TSMC25DP  L=240E-9 W=2.88E-6 AD=1.728E-12 
+AS=1.728E-12 PD=6.96E-6 PS=6.96E-6 M=1 
MP5 NET108 A VDD! VDD!  TSMC25DP  L=240E-9 W=5.76E-6 AD=3.456E-12 AS=3.456E-12 
+PD=12.72E-6 PS=12.72E-6 M=1 
MP1 NET0153 A NET115 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP0 NET0153 C_IN NET108 VDD!  TSMC25DP  L=240E-9 W=5.76E-6 AD=3.456E-12 
+AS=3.456E-12 PD=12.72E-6 PS=12.72E-6 M=1 
MN15 NET124 B 0 0  TSMC25DN  L=240E-9 W=1.44E-6 AD=864E-15 AS=864E-15 
+PD=4.08E-6 PS=4.08E-6 M=1 
MN16 NET144 C_IN 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN10 NET0134 C_IN NET132 0  TSMC25DN  L=240E-9 W=1.44E-6 AD=864E-15 AS=864E-15 
+PD=4.08E-6 PS=4.08E-6 M=1 
MN9 NET132 A NET124 0  TSMC25DN  L=240E-9 W=1.44E-6 AD=864E-15 AS=864E-15 
+PD=4.08E-6 PS=4.08E-6 M=1 
MN8 NET0134 NET0153 NET144 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 
+AS=576E-15 PD=3.12E-6 PS=3.12E-6 M=1 
MN5 NET144 A 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 PD=3.12E-6 
+PS=3.12E-6 M=1 
MN14 NET144 B 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN13 NET148 B 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN12 NET164 B 0 0  TSMC25DN  L=240E-9 W=2.88E-6 AD=1.728E-12 AS=1.728E-12 
+PD=6.96E-6 PS=6.96E-6 M=1 
MN4 NET0153 C_IN NET164 0  TSMC25DN  L=240E-9 W=2.88E-6 AD=1.728E-12 
+AS=1.728E-12 PD=6.96E-6 PS=6.96E-6 M=1 
MN3 NET0153 A NET148 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN0 NET164 A 0 0  TSMC25DN  L=240E-9 W=2.88E-6 AD=1.728E-12 AS=1.728E-12 
+PD=6.96E-6 PS=6.96E-6 M=1 
   
   
   
   
* FILE NAME: ECE471_INVERTER2_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: INVERTER2.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 14 13:14:15 2014.
   
* TERMINAL MAPPING: IN = IN
*                   OUT = OUT
.SUBCKT INVERTER2_G1 IN OUT 
MN0 OUT IN 0 0  TSMC25DN  L=240E-9 W=480E-9 AD=288E-15 AS=288E-15 PD=2.16E-6 
+PS=2.16E-6 M=1 
MP0 OUT IN VDD! VDD!  TSMC25DP  L=240E-9 W=480E-9 AD=288E-15 AS=288E-15 
+PD=2.16E-6 PS=2.16E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INVERTER2_G1 
   

.END
