From: Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH] pinctrl: pistachio: fix mfio84-89 function description
 and pinmux.
Date: Tue, 15 Mar 2016 09:58:38 +0100
Message-ID: <CACRpkdaGy-X8qatpMkaDz-7sGrL9vmmrJeZCWy3UYPePrO2+gQ@mail.gmail.com>
References: <1457105302-15070-1-git-send-email-Govindraj.Raja@imgtec.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Return-path: <stable-owner@vger.kernel.org>
In-Reply-To: <1457105302-15070-1-git-send-email-Govindraj.Raja@imgtec.com>
Sender: stable-owner@vger.kernel.org
To: Govindraj Raja <Govindraj.Raja@imgtec.com>
Cc: "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, Rob Herring <robh+dt@kernel.org>, Andrew Bresticker <abrestic@chromium.org>, Linux MIPS <linux-mips@linux-mips.org>, James Hartley <James.Hartley@imgtec.com>, stable <stable@vger.kernel.org>
List-Id: linux-gpio@vger.kernel.org

On Fri, Mar 4, 2016 at 4:28 PM, Govindraj Raja
<Govindraj.Raja@imgtec.com> wrote:

> mfio 84 to 89 are described wrongly, fix it to describe
> the right pin and add them to right pin-mux group.
>
> The correct order is:
>         pll1_lock => mips_pll   -- MFIO_83
>         pll2_lock => audio_pll  -- MFIO_84
>         pll3_lock => rpu_v_pll  -- MFIO_85
>         pll4_lock => rpu_l_pll  -- MFIO_86
>         pll5_lock => sys_pll    -- MFIO_87
>         pll6_lock => wifi_pll   -- MFIO_88
>         pll7_lock => bt_pll     -- MFIO_89
>
> Fixes: cefc03e5995e("pinctrl: Add Pistachio SoC pin control driver")
> Signed-off-by: Govindraj Raja <Govindraj.Raja@imgtec.com>
> Cc: linux-gpio@vger.kernel.org
> Cc: devicetree@vger.kernel.org
> Cc: Rob Herring <robh+dt@kernel.org>
> Cc: Linus Walleij <linus.walleij@linaro.org>
> Cc: Andrew Bresticker <abrestic@chromium.org>
> Cc: linux-mips@linux-mips.org
> Cc: James Hartley <James.Hartley@imgtec.com>
> Cc: <stable@vger.kernel.org> # v4.2+

Patch applied for fixes with the ACKs and all.

Yours,
Linus Walleij
