Classic Timing Analyzer report for test2
Thu Nov 02 03:54:08 2017
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.519 ns   ; C    ; SEVEN_SEGMENT[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------+------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To               ;
+-------+-------------------+-----------------+------+------------------+
; N/A   ; None              ; 11.519 ns       ; C    ; SEVEN_SEGMENT[7] ;
; N/A   ; None              ; 11.502 ns       ; B    ; SEVEN_SEGMENT[7] ;
; N/A   ; None              ; 11.491 ns       ; C    ; SEVEN_SEGMENT[2] ;
; N/A   ; None              ; 11.471 ns       ; B    ; SEVEN_SEGMENT[2] ;
; N/A   ; None              ; 11.262 ns       ; EN   ; SEVEN_SEGMENT[7] ;
; N/A   ; None              ; 11.232 ns       ; EN   ; SEVEN_SEGMENT[2] ;
; N/A   ; None              ; 11.077 ns       ; A    ; SEVEN_SEGMENT[7] ;
; N/A   ; None              ; 11.050 ns       ; A    ; SEVEN_SEGMENT[2] ;
; N/A   ; None              ; 10.531 ns       ; C    ; SEVEN_SEGMENT[0] ;
; N/A   ; None              ; 10.524 ns       ; C    ; SEVEN_SEGMENT[3] ;
; N/A   ; None              ; 10.515 ns       ; B    ; SEVEN_SEGMENT[0] ;
; N/A   ; None              ; 10.514 ns       ; C    ; SEVEN_SEGMENT[5] ;
; N/A   ; None              ; 10.508 ns       ; B    ; SEVEN_SEGMENT[3] ;
; N/A   ; None              ; 10.498 ns       ; B    ; SEVEN_SEGMENT[5] ;
; N/A   ; None              ; 10.403 ns       ; C    ; SEVEN_SEGMENT[4] ;
; N/A   ; None              ; 10.388 ns       ; B    ; SEVEN_SEGMENT[4] ;
; N/A   ; None              ; 10.369 ns       ; C    ; SEVEN_SEGMENT[1] ;
; N/A   ; None              ; 10.355 ns       ; B    ; SEVEN_SEGMENT[1] ;
; N/A   ; None              ; 10.276 ns       ; EN   ; SEVEN_SEGMENT[0] ;
; N/A   ; None              ; 10.268 ns       ; EN   ; SEVEN_SEGMENT[3] ;
; N/A   ; None              ; 10.252 ns       ; EN   ; SEVEN_SEGMENT[5] ;
; N/A   ; None              ; 10.167 ns       ; C    ; SEVEN_SEGMENT[6] ;
; N/A   ; None              ; 10.148 ns       ; EN   ; SEVEN_SEGMENT[4] ;
; N/A   ; None              ; 10.148 ns       ; B    ; SEVEN_SEGMENT[6] ;
; N/A   ; None              ; 10.105 ns       ; EN   ; SEVEN_SEGMENT[1] ;
; N/A   ; None              ; 10.089 ns       ; A    ; SEVEN_SEGMENT[0] ;
; N/A   ; None              ; 10.082 ns       ; A    ; SEVEN_SEGMENT[3] ;
; N/A   ; None              ; 10.076 ns       ; A    ; SEVEN_SEGMENT[5] ;
; N/A   ; None              ; 9.961 ns        ; A    ; SEVEN_SEGMENT[4] ;
; N/A   ; None              ; 9.932 ns        ; A    ; SEVEN_SEGMENT[1] ;
; N/A   ; None              ; 9.909 ns        ; EN   ; SEVEN_SEGMENT[6] ;
; N/A   ; None              ; 9.724 ns        ; A    ; SEVEN_SEGMENT[6] ;
+-------+-------------------+-----------------+------+------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Thu Nov 02 03:54:08 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test2 -c test2 --timing_analysis_only
Info: Longest tpd from source pin "C" to destination pin "SEVEN_SEGMENT[7]" is 11.519 ns
    Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_58; Fanout = 8; PIN Node = 'C'
    Info: 2: + IC(5.649 ns) + CELL(0.178 ns) = 6.760 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 1; COMB Node = 'decoder_38:inst|y[7]~43'
    Info: 3: + IC(1.673 ns) + CELL(3.086 ns) = 11.519 ns; Loc. = PIN_207; Fanout = 0; PIN Node = 'SEVEN_SEGMENT[7]'
    Info: Total cell delay = 4.197 ns ( 36.44 % )
    Info: Total interconnect delay = 7.322 ns ( 63.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 190 megabytes of memory during processing
    Info: Processing ended: Thu Nov 02 03:54:08 2017
    Info: Elapsed time: 00:00:00


