-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

-- DATE "05/05/2017 15:00:26"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	recop IS
    PORT (
	clk : IN std_logic;
	ER_in : IN std_logic;
	DPRR_in : IN std_logic_vector(31 DOWNTO 0);
	SIP_in : IN std_logic_vector(15 DOWNTO 0);
	EOT_out : OUT std_logic;
	DPCR_out : OUT std_logic_vector(31 DOWNTO 0);
	SVOP_out : OUT std_logic_vector(15 DOWNTO 0);
	SOP_out : OUT std_logic_vector(15 DOWNTO 0)
	);
END recop;

-- Design Ports Information
-- DPRR_in[2]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[3]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[7]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[9]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[10]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[24]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[26]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[27]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[28]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[29]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[30]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EOT_out	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[0]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[5]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[11]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[12]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[14]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[15]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[17]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[18]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[19]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[20]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[21]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[22]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[23]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[24]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[25]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[26]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[27]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[28]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[29]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[30]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPCR_out[31]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[8]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[10]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[11]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[14]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SVOP_out[15]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[0]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[4]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[5]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[8]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[10]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[11]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[12]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[13]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[14]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOP_out[15]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ER_in	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[4]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[8]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[9]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[10]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[11]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[12]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[13]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[14]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SIP_in[15]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[12]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[13]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[16]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[19]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[20]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[21]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[22]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DPRR_in[23]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF recop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_ER_in : std_logic;
SIGNAL ww_DPRR_in : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_SIP_in : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_EOT_out : std_logic;
SIGNAL ww_DPCR_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_SVOP_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SOP_out : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~4_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~14_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~16_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~28_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~10_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~16_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~20_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~26_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~9_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~10_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~28_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~29_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~30_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~35_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~36_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~65_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~99_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~127_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~139_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~149_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~159_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][15]~q\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~12_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\ : std_logic;
SIGNAL \control_unit|Selector2~0_combout\ : std_logic;
SIGNAL \control_unit|state_transition_logic~0_combout\ : std_logic;
SIGNAL \control_unit|Selector2~1_combout\ : std_logic;
SIGNAL \control_unit|NS~0_combout\ : std_logic;
SIGNAL \control_unit|Selector9~0_combout\ : std_logic;
SIGNAL \control_unit|Selector9~1_combout\ : std_logic;
SIGNAL \control_unit|Selector9~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[4]~16_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[0]~4_combout\ : std_logic;
SIGNAL \control_unit|Selector13~3_combout\ : std_logic;
SIGNAL \control_unit|Selector13~4_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~4_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~50_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~57_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~8_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~72_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux13~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[6]~20_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[6]~21_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux9~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux7~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[9]~26_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[9]~27_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[11]~30_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[11]~31_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[12]~32_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[12]~33_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux3~1_combout\ : std_logic;
SIGNAL \control_unit|Selector18~0_combout\ : std_logic;
SIGNAL \control_unit|Selector21~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[8]~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[0]~8_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[9]~35_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[0]~15_combout\ : std_logic;
SIGNAL \control_unit|pc_src[0]~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_pc_wr_en~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_pc_wr_en~1_combout\ : std_logic;
SIGNAL \control_unit|Selector0~0_combout\ : std_logic;
SIGNAL \datapath_unit|ER|s_data_out[0]~0_combout\ : std_logic;
SIGNAL \control_unit|reset_ER~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[7]~24_combout\ : std_logic;
SIGNAL \control_unit|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_unit|Z|s_data_out[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|Z|s_data_out[0]~1_combout\ : std_logic;
SIGNAL \datapath_unit|Z|s_data_out[0]~2_combout\ : std_logic;
SIGNAL \control_unit|reset_Z~0_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\ : std_logic;
SIGNAL \control_unit|Selector5~3_combout\ : std_logic;
SIGNAL \control_unit|Selector7~3_combout\ : std_logic;
SIGNAL \DPRR_in[2]~input_o\ : std_logic;
SIGNAL \DPRR_in[3]~input_o\ : std_logic;
SIGNAL \DPRR_in[4]~input_o\ : std_logic;
SIGNAL \DPRR_in[5]~input_o\ : std_logic;
SIGNAL \DPRR_in[6]~input_o\ : std_logic;
SIGNAL \DPRR_in[7]~input_o\ : std_logic;
SIGNAL \DPRR_in[8]~input_o\ : std_logic;
SIGNAL \DPRR_in[9]~input_o\ : std_logic;
SIGNAL \DPRR_in[10]~input_o\ : std_logic;
SIGNAL \DPRR_in[11]~input_o\ : std_logic;
SIGNAL \DPRR_in[24]~input_o\ : std_logic;
SIGNAL \DPRR_in[25]~input_o\ : std_logic;
SIGNAL \DPRR_in[26]~input_o\ : std_logic;
SIGNAL \DPRR_in[27]~input_o\ : std_logic;
SIGNAL \DPRR_in[28]~input_o\ : std_logic;
SIGNAL \DPRR_in[29]~input_o\ : std_logic;
SIGNAL \DPRR_in[30]~input_o\ : std_logic;
SIGNAL \SIP_in[0]~input_o\ : std_logic;
SIGNAL \ER_in~input_o\ : std_logic;
SIGNAL \SIP_in[1]~input_o\ : std_logic;
SIGNAL \SIP_in[5]~input_o\ : std_logic;
SIGNAL \SIP_in[6]~input_o\ : std_logic;
SIGNAL \SIP_in[7]~input_o\ : std_logic;
SIGNAL \SIP_in[9]~input_o\ : std_logic;
SIGNAL \SIP_in[11]~input_o\ : std_logic;
SIGNAL \SIP_in[12]~input_o\ : std_logic;
SIGNAL \SIP_in[14]~input_o\ : std_logic;
SIGNAL \DPRR_in[13]~input_o\ : std_logic;
SIGNAL \DPRR_in[17]~input_o\ : std_logic;
SIGNAL \DPRR_in[19]~input_o\ : std_logic;
SIGNAL \DPRR_in[20]~input_o\ : std_logic;
SIGNAL \DPRR_in[22]~input_o\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][2]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][2]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][9]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][9]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][9]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][11]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][11]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][11]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][15]~feeder_combout\ : std_logic;
SIGNAL \EOT_out~output_o\ : std_logic;
SIGNAL \DPCR_out[0]~output_o\ : std_logic;
SIGNAL \DPCR_out[1]~output_o\ : std_logic;
SIGNAL \DPCR_out[2]~output_o\ : std_logic;
SIGNAL \DPCR_out[3]~output_o\ : std_logic;
SIGNAL \DPCR_out[4]~output_o\ : std_logic;
SIGNAL \DPCR_out[5]~output_o\ : std_logic;
SIGNAL \DPCR_out[6]~output_o\ : std_logic;
SIGNAL \DPCR_out[7]~output_o\ : std_logic;
SIGNAL \DPCR_out[8]~output_o\ : std_logic;
SIGNAL \DPCR_out[9]~output_o\ : std_logic;
SIGNAL \DPCR_out[10]~output_o\ : std_logic;
SIGNAL \DPCR_out[11]~output_o\ : std_logic;
SIGNAL \DPCR_out[12]~output_o\ : std_logic;
SIGNAL \DPCR_out[13]~output_o\ : std_logic;
SIGNAL \DPCR_out[14]~output_o\ : std_logic;
SIGNAL \DPCR_out[15]~output_o\ : std_logic;
SIGNAL \DPCR_out[16]~output_o\ : std_logic;
SIGNAL \DPCR_out[17]~output_o\ : std_logic;
SIGNAL \DPCR_out[18]~output_o\ : std_logic;
SIGNAL \DPCR_out[19]~output_o\ : std_logic;
SIGNAL \DPCR_out[20]~output_o\ : std_logic;
SIGNAL \DPCR_out[21]~output_o\ : std_logic;
SIGNAL \DPCR_out[22]~output_o\ : std_logic;
SIGNAL \DPCR_out[23]~output_o\ : std_logic;
SIGNAL \DPCR_out[24]~output_o\ : std_logic;
SIGNAL \DPCR_out[25]~output_o\ : std_logic;
SIGNAL \DPCR_out[26]~output_o\ : std_logic;
SIGNAL \DPCR_out[27]~output_o\ : std_logic;
SIGNAL \DPCR_out[28]~output_o\ : std_logic;
SIGNAL \DPCR_out[29]~output_o\ : std_logic;
SIGNAL \DPCR_out[30]~output_o\ : std_logic;
SIGNAL \DPCR_out[31]~output_o\ : std_logic;
SIGNAL \SVOP_out[0]~output_o\ : std_logic;
SIGNAL \SVOP_out[1]~output_o\ : std_logic;
SIGNAL \SVOP_out[2]~output_o\ : std_logic;
SIGNAL \SVOP_out[3]~output_o\ : std_logic;
SIGNAL \SVOP_out[4]~output_o\ : std_logic;
SIGNAL \SVOP_out[5]~output_o\ : std_logic;
SIGNAL \SVOP_out[6]~output_o\ : std_logic;
SIGNAL \SVOP_out[7]~output_o\ : std_logic;
SIGNAL \SVOP_out[8]~output_o\ : std_logic;
SIGNAL \SVOP_out[9]~output_o\ : std_logic;
SIGNAL \SVOP_out[10]~output_o\ : std_logic;
SIGNAL \SVOP_out[11]~output_o\ : std_logic;
SIGNAL \SVOP_out[12]~output_o\ : std_logic;
SIGNAL \SVOP_out[13]~output_o\ : std_logic;
SIGNAL \SVOP_out[14]~output_o\ : std_logic;
SIGNAL \SVOP_out[15]~output_o\ : std_logic;
SIGNAL \SOP_out[0]~output_o\ : std_logic;
SIGNAL \SOP_out[1]~output_o\ : std_logic;
SIGNAL \SOP_out[2]~output_o\ : std_logic;
SIGNAL \SOP_out[3]~output_o\ : std_logic;
SIGNAL \SOP_out[4]~output_o\ : std_logic;
SIGNAL \SOP_out[5]~output_o\ : std_logic;
SIGNAL \SOP_out[6]~output_o\ : std_logic;
SIGNAL \SOP_out[7]~output_o\ : std_logic;
SIGNAL \SOP_out[8]~output_o\ : std_logic;
SIGNAL \SOP_out[9]~output_o\ : std_logic;
SIGNAL \SOP_out[10]~output_o\ : std_logic;
SIGNAL \SOP_out[11]~output_o\ : std_logic;
SIGNAL \SOP_out[12]~output_o\ : std_logic;
SIGNAL \SOP_out[13]~output_o\ : std_logic;
SIGNAL \SOP_out[14]~output_o\ : std_logic;
SIGNAL \SOP_out[15]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \DPRR_in[1]~input_o\ : std_logic;
SIGNAL \control_unit|CS.DR~q\ : std_logic;
SIGNAL \DPRR_in[31]~input_o\ : std_logic;
SIGNAL \control_unit|Selector0~1_combout\ : std_logic;
SIGNAL \control_unit|CS.IF1~q\ : std_logic;
SIGNAL \control_unit|CS.IF1S~0_combout\ : std_logic;
SIGNAL \control_unit|CS.IF1S~q\ : std_logic;
SIGNAL \control_unit|CS.ID1~q\ : std_logic;
SIGNAL \datapath_unit|ir|upper_reg|s_data_out[9]~feeder_combout\ : std_logic;
SIGNAL \control_unit|Selector20~0_combout\ : std_logic;
SIGNAL \control_unit|r_wr_d_sel[1]~1_combout\ : std_logic;
SIGNAL \control_unit|Equal4~1_combout\ : std_logic;
SIGNAL \control_unit|Equal4~2_combout\ : std_logic;
SIGNAL \SIP_in[4]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[14]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[4]~16_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[4]~17_combout\ : std_logic;
SIGNAL \control_unit|Selector11~1_combout\ : std_logic;
SIGNAL \control_unit|state_transition_logic~2_combout\ : std_logic;
SIGNAL \control_unit|Selector4~3_combout\ : std_logic;
SIGNAL \control_unit|Selector1~2_combout\ : std_logic;
SIGNAL \control_unit|Equal6~1_combout\ : std_logic;
SIGNAL \control_unit|Selector1~3_combout\ : std_logic;
SIGNAL \control_unit|Selector1~4_combout\ : std_logic;
SIGNAL \control_unit|CS.EX~q\ : std_logic;
SIGNAL \control_unit|Selector11~0_combout\ : std_logic;
SIGNAL \control_unit|alu_op[2]~5_combout\ : std_logic;
SIGNAL \control_unit|Selector8~0_combout\ : std_logic;
SIGNAL \control_unit|Selector9~2_combout\ : std_logic;
SIGNAL \datapath_unit|Equal25~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[15]~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[15]~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[15]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ : std_logic;
SIGNAL \control_unit|r_rd_sel~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[6]~26_combout\ : std_logic;
SIGNAL \control_unit|alu_op[2]~4_combout\ : std_logic;
SIGNAL \control_unit|Selector16~5_combout\ : std_logic;
SIGNAL \control_unit|Selector16~3_combout\ : std_logic;
SIGNAL \control_unit|Selector16~2_combout\ : std_logic;
SIGNAL \control_unit|Selector16~4_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[14]~40_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux10~0_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[6]~6_combout\ : std_logic;
SIGNAL \control_unit|Selector4~2_combout\ : std_logic;
SIGNAL \control_unit|Selector5~2_combout\ : std_logic;
SIGNAL \control_unit|CS.JP~q\ : std_logic;
SIGNAL \control_unit|pc_src[0]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ : std_logic;
SIGNAL \SIP_in[13]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[13]~34_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[13]~35_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[14]~12_combout\ : std_logic;
SIGNAL \DPRR_in[12]~input_o\ : std_logic;
SIGNAL \control_unit|Equal4~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ : std_logic;
SIGNAL \DPRR_in[0]~input_o\ : std_logic;
SIGNAL \DPRR_in[14]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[2]~29_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[1]~14_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[1]~13_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[1]~28_combout\ : std_logic;
SIGNAL \DPRR_in[15]~input_o\ : std_logic;
SIGNAL \control_unit|NS~1_combout\ : std_logic;
SIGNAL \control_unit|NS~2_combout\ : std_logic;
SIGNAL \control_unit|Selector2~2_combout\ : std_logic;
SIGNAL \control_unit|CS.LR~q\ : std_logic;
SIGNAL \control_unit|Selector17~0_combout\ : std_logic;
SIGNAL \control_unit|Selector17~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[3]~31_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[3]~32_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[4]~4_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~20_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~14_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~23_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~10_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~21_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~12_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~22_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][4]~q\ : std_logic;
SIGNAL \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~52_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~53_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~0_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~1_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~5_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][4]~q\ : std_logic;
SIGNAL \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~45_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~46_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~15_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~13_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~47_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~48_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~16_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~19_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~18_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][4]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~49_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~50_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~51_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[4]~54_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[4]~20_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[4]~21_combout\ : std_logic;
SIGNAL \DPRR_in[16]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[4]~22_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[1]~6_combout\ : std_logic;
SIGNAL \control_unit|Selector11~2_combout\ : std_logic;
SIGNAL \datapath_unit|ir|upper_reg|s_data_out[1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~11_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~12_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~13_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~6_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~17_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~14_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~15_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~16_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~17_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~18_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~19_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][1]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~20_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~21_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[1]~22_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[1]~19_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ : std_logic;
SIGNAL \control_unit|Mux5~0_combout\ : std_logic;
SIGNAL \control_unit|Selector12~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux15~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux15~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~5_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~6_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~7_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~9_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~4_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~8_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|Decoder0~7_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][0]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~1_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[0]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[0]~4_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~1\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux15~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux15~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[1]~7_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[1]~8_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[1]~9_combout\ : std_logic;
SIGNAL \SIP_in[2]~input_o\ : std_logic;
SIGNAL \DPRR_in[18]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[6]~26_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[6]~27_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[6]~28_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~75_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~76_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~82_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~83_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~79_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~80_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][7]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~77_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~78_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~81_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[7]~84_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[7]~13_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux9~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ : std_logic;
SIGNAL \SIP_in[3]~input_o\ : std_logic;
SIGNAL \SIP_in[8]~input_o\ : std_logic;
SIGNAL \DPRR_in[21]~input_o\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \SIP_in[10]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[10]~38_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~132_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~133_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~125_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~126_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~129_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~130_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][12]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~128_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~131_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[12]~134_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[12]~8_combout\ : std_logic;
SIGNAL \DPRR_in[23]~input_o\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[11]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[11]~41_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][11]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~117_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~118_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~119_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~120_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~121_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~122_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~123_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][11]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~115_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~116_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[11]~124_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[11]~42_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[11]~43_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[12]~12_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[12]~44_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[12]~45_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[12]~46_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[14]~36_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[14]~37_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[15]~38_combout\ : std_logic;
SIGNAL \SIP_in[15]~input_o\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[15]~39_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux1~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux1~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~15\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~17\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~19\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~21\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~23\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~25\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~27\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~29\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~30_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~29\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~30_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~1\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~3\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~5\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~7\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~9\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~11\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~13\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~15\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~17\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~19\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~21\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~23\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~25\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~26_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~22_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~18_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~12_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~10_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~8_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~3\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~5\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~7\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~9\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~11\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~13\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~15\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~17\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~19\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~21\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~23\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~25\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~27\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~29\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~30_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux1~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux1~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~15_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux4~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~24_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~24_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux4~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux4~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux4~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~14_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[11]~9_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux5~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux5~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~22_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~22_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux5~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux5~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~13_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[10]~39_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[10]~40_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~10_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[10]~28_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[10]~29_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~112_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~113_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[5][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~105_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~106_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~107_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~108_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][10]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~109_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~110_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~111_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[10]~114_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[10]~10_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux6~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~20_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~20_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux6~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux6~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux6~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~12_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux7~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~18_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~18_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux7~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~95_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~96_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~97_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~98_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~100_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~101_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][9]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~102_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~103_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[9]~104_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[9]~36_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[9]~37_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[8]~24_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[8]~25_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~92_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~93_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~85_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~86_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~87_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~88_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][8]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~89_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~90_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~91_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[8]~94_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[8]~12_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux8~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~16_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~16_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux8~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux8~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux8~3_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[8]~8_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[8]~32_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[8]~33_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[8]~34_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[3]~14_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[3]~15_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux13~1_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][2]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~32_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~33_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~23_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~24_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][2]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][2]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~25_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~26_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~27_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~31_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[2]~34_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[2]~18_combout\ : std_logic;
SIGNAL \datapath_unit|ir|upper_reg|s_data_out[0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~1\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~3\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~5\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~6_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~6_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux13~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux13~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~42_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~43_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~39_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~40_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][3]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~37_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~38_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~41_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[3]~44_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[3]~17_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~7\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~9\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~11\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~13\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~14_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~14_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux9~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux9~3_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[7]~7_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[7]~29_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[7]~30_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[7]~31_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[2]~10_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[2]~13_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~8_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[5]~23_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[5]~24_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[5]~25_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~6_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[3]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[3]~17_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[3]~18_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[3]~19_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~68_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~66_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~5_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[2]~30_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~74_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux14~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~4_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux14~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux14~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux14~3_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[2]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[2]~14_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[2]~15_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[2]~16_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~31_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~33_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~4_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[1]~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[1]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[1]~12_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[1]~13_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[7]~22_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[7]~23_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~10_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[7]~25_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~59_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[0]~9_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[0]~10_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[5]~18_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[5]~19_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[10][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~55_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~56_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~62_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~63_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~59_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~60_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~57_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][5]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~58_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~61_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[5]~64_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[5]~15_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux11~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux11~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~10_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~10_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux11~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux11~3_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[5]~5_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[5]~22_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[5]~23_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~54_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~16_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux3~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~26_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~26_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux3~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux3~3_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[13]~13_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[2][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~135_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~136_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~142_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~143_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~140_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][13]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~137_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~138_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~141_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[13]~144_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[13]~7_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~27\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~28_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~24_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~20_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~6_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add1~4_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~1\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~3\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~5\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~7\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~9\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~11\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~13\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~15\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~17\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~19\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~21\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~23\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~25\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~27\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~28_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~29\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~30_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~22_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~18_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~4_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~6_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Equal0~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~8_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~14_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~12_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Equal0~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Equal0~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add3~24_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Equal0~3_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Equal0~4_combout\ : std_logic;
SIGNAL \datapath_unit|s_pc_wr_en~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~66_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~72_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~73_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[0][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~69_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~70_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][6]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~67_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~68_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~71_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[6]~74_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[6]~14_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~12_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~12_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux10~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux10~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux10~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~9_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[6]~27_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~64_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~162_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~163_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~155_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~156_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~160_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[6][15]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~157_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~158_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~161_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[15]~164_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[15]~5_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[9]~9_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[9]~11_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~1_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~3_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~5_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~7_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~9_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~11_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~13_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~15_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~17_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~19_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~21_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~23_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~25_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~27_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~29_cout\ : std_logic;
SIGNAL \datapath_unit|alu_component|LessThan0~30_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux12~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~8_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~8_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux12~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux12~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux12~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~7_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[4]~16_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[4]~17_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~39_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~18_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[15]~15_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[15]~18_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[15]~19_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~44_combout\ : std_logic;
SIGNAL \control_unit|Equal9~0_combout\ : std_logic;
SIGNAL \control_unit|Selector15~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add0~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux16~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux16~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux16~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux16~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[0]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[0]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_r_wr_mux_output[0]~5_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[8]~2_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~4_combout\ : std_logic;
SIGNAL \control_unit|wr_SOP~2_combout\ : std_logic;
SIGNAL \control_unit|Selector7~4_combout\ : std_logic;
SIGNAL \control_unit|Selector7~0_combout\ : std_logic;
SIGNAL \control_unit|Selector7~1_combout\ : std_logic;
SIGNAL \control_unit|Selector7~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[14][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[15][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[13][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[12][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~152_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~153_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[7][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[4][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~145_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~146_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[9][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[11][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[8][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~147_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~148_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[3][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers[1][14]~q\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~150_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~151_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_a[14]~154_combout\ : std_logic;
SIGNAL \datapath_unit|s_alu_src_a_mux_output[14]~6_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux2~0_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Add2~28_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux2~1_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux2~2_combout\ : std_logic;
SIGNAL \datapath_unit|alu_component|Mux2~3_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[14]~14_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[14]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[14]~4_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[14]~47_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[12]~9_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[12]~10_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~24_combout\ : std_logic;
SIGNAL \control_unit|Equal12~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[1]~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[9]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[9]~12_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~29_combout\ : std_logic;
SIGNAL \control_unit|Selector13~8_combout\ : std_logic;
SIGNAL \control_unit|Mux6~0_combout\ : std_logic;
SIGNAL \control_unit|reset_ER~0_combout\ : std_logic;
SIGNAL \control_unit|Selector13~2_combout\ : std_logic;
SIGNAL \control_unit|r_wr_d_sel[1]~0_combout\ : std_logic;
SIGNAL \control_unit|Selector13~5_combout\ : std_logic;
SIGNAL \control_unit|Selector13~6_combout\ : std_logic;
SIGNAL \control_unit|Selector13~7_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~1_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~2_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \datapath_unit|regfile|data_out_b[0]~17_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[14]~20_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[14]~21_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~49_combout\ : std_logic;
SIGNAL \control_unit|state_transition_logic~1_combout\ : std_logic;
SIGNAL \control_unit|Selector3~0_combout\ : std_logic;
SIGNAL \control_unit|CS.MA~q\ : std_logic;
SIGNAL \control_unit|Selector18~1_combout\ : std_logic;
SIGNAL \control_unit|Selector18~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[13]~5_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[13]~6_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[13]~7_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[13]~7_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[13]~8_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~19_combout\ : std_logic;
SIGNAL \control_unit|wr_DPCR~0_combout\ : std_logic;
SIGNAL \control_unit|NS.IF2~0_combout\ : std_logic;
SIGNAL \control_unit|CS.IF2~q\ : std_logic;
SIGNAL \control_unit|CS.ID2~q\ : std_logic;
SIGNAL \control_unit|Mux8~0_combout\ : std_logic;
SIGNAL \control_unit|Selector1~5_combout\ : std_logic;
SIGNAL \control_unit|Equal5~0_combout\ : std_logic;
SIGNAL \control_unit|Selector4~4_combout\ : std_logic;
SIGNAL \control_unit|CS.SM~q\ : std_logic;
SIGNAL \control_unit|NS.NOOP~0_combout\ : std_logic;
SIGNAL \control_unit|CS.NOOP~q\ : std_logic;
SIGNAL \control_unit|Selector6~0_combout\ : std_logic;
SIGNAL \control_unit|Selector6~1_combout\ : std_logic;
SIGNAL \control_unit|CS.DS~q\ : std_logic;
SIGNAL \control_unit|m_addr_sel[2]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[15]~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[15]~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_addr_mux_output[15]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[11]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[11]~4_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~9_combout\ : std_logic;
SIGNAL \control_unit|Equal6~0_combout\ : std_logic;
SIGNAL \control_unit|pc_src[1]~0_combout\ : std_logic;
SIGNAL \datapath_unit|PC|s_data_out[10]~10_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[10]~5_combout\ : std_logic;
SIGNAL \datapath_unit|s_m_data_mux_output[10]~6_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\ : std_logic;
SIGNAL \datapath_unit|memory|ram_a|auto_generated|mux3|_~14_combout\ : std_logic;
SIGNAL \control_unit|reset_EOT~0_combout\ : std_logic;
SIGNAL \datapath_unit|EOT|s_data_out[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \control_unit|Equal12~0_combout\ : std_logic;
SIGNAL \datapath_unit|EOT|s_data_out[0]~0_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[0]~0_combout\ : std_logic;
SIGNAL \control_unit|wr_DPCR~1_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[1]~1_combout\ : std_logic;
SIGNAL \control_unit|r_rd_sel~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[2]~2_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[3]~3_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[4]~4_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[5]~5_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[6]~6_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[7]~7_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[8]~8_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[9]~9_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[10]~10_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[11]~11_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[12]~12_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[13]~13_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[14]~14_combout\ : std_logic;
SIGNAL \datapath_unit|s_DPCR_in[15]~15_combout\ : std_logic;
SIGNAL \control_unit|wr_SVOP~2_combout\ : std_logic;
SIGNAL \control_unit|wr_SOP~3_combout\ : std_logic;
SIGNAL \datapath_unit|regfile|registers_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \datapath_unit|ir|lower_reg|s_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|SVOP|s_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|SOP|s_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|SIP|s_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|DPRR|s_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath_unit|PC|s_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|ER|s_data_out\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|EOT|s_data_out\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_unit|s_r_wr_mux_output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|s_m_data_mux_output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|s_alu_src_a_mux_output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_unit|ir|upper_reg|s_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \datapath_unit|DPCR|s_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath_unit|Z|s_data_out\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \control_unit|ALT_INV_reset_Z~0_combout\ : std_logic;
SIGNAL \control_unit|ALT_INV_reset_ER~1_combout\ : std_logic;
SIGNAL \control_unit|ALT_INV_CS.DR~q\ : std_logic;
SIGNAL \control_unit|ALT_INV_CS.IF1S~q\ : std_logic;
SIGNAL \control_unit|ALT_INV_reset_EOT~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_ER_in <= ER_in;
ww_DPRR_in <= DPRR_in;
ww_SIP_in <= SIP_in;
EOT_out <= ww_EOT_out;
DPCR_out <= ww_DPCR_out;
SVOP_out <= ww_SVOP_out;
SOP_out <= ww_SOP_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \datapath_unit|s_r_wr_mux_output\(15) & 
\datapath_unit|s_r_wr_mux_output\(14) & \datapath_unit|s_r_wr_mux_output\(13) & \datapath_unit|s_r_wr_mux_output\(12) & \datapath_unit|s_r_wr_mux_output\(11) & \datapath_unit|s_r_wr_mux_output\(10) & \datapath_unit|s_r_wr_mux_output\(9) & 
\datapath_unit|s_r_wr_mux_output\(8) & \datapath_unit|s_r_wr_mux_output\(7) & \datapath_unit|s_r_wr_mux_output\(6) & \datapath_unit|s_r_wr_mux_output\(5) & \datapath_unit|s_r_wr_mux_output\(4) & \datapath_unit|s_r_wr_mux_output\(3) & 
\datapath_unit|s_r_wr_mux_output\(2) & \datapath_unit|s_r_wr_mux_output[1]~9_combout\ & \datapath_unit|s_r_wr_mux_output[0]~5_combout\);

\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & 
\datapath_unit|s_r_wr_r_mux_output[0]~0_combout\);

\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\ & \datapath_unit|memory|ram_a|auto_generated|mux3|_~74_combout\ & 
\datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\ & \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\);

\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a1\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a2\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a3\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a4\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a5\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a6\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a7\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a8\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a9\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a10\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a11\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a12\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a13\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a14\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a15\ <= \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a104~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a88~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a72~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a120~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a24~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a40~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a8~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[8]~2_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a56~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a107~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a91~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a75~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a123~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a27~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a43~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a11~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[11]~4_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a59~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a106~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a90~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a74~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a122~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a26~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a42~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a10~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[10]~6_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a58~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a109~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a93~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a77~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a125~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a29~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a45~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a13~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[13]~8_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a61~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a108~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a92~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a76~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a124~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a28~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a44~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a12~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[12]~10_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a60~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a105~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a89~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a73~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a121~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a25~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a41~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a9~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[9]~12_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a57~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a96~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a80~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a64~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a112~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a16~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a32~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a0~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a48~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a100~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a84~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a68~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a116~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a20~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a36~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a4~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[4]~17_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a52~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a111~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a95~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a79~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a127~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a31~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a47~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a15~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[15]~19_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a63~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a110~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a94~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a78~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a126~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a30~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a46~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a14~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[14]~21_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a62~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a101~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a85~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a69~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a117~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a21~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a37~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a5~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[5]~23_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a53~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a103~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a87~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a71~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a119~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a23~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a39~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a7~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[7]~25_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a55~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a102~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a86~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a70~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a118~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a22~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a38~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a6~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[6]~27_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a54~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a97~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a81~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a65~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a113~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a17~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a33~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a1~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output\(1);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a49~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a98~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a82~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a66~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a114~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a18~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a34~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a2~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[2]~30_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a50~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a99~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a83~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a67~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a115~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a19~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a35~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a3~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \datapath_unit|s_m_data_mux_output[3]~32_combout\;

\datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\datapath_unit|s_m_addr_mux_output[12]~46_combout\ & \datapath_unit|s_m_addr_mux_output[11]~43_combout\ & \datapath_unit|s_m_addr_mux_output[10]~40_combout\ & 
\datapath_unit|s_m_addr_mux_output[9]~37_combout\ & \datapath_unit|s_m_addr_mux_output[8]~34_combout\ & \datapath_unit|s_m_addr_mux_output[7]~31_combout\ & \datapath_unit|s_m_addr_mux_output[6]~28_combout\ & 
\datapath_unit|s_m_addr_mux_output[5]~25_combout\ & \datapath_unit|s_m_addr_mux_output[4]~22_combout\ & \datapath_unit|s_m_addr_mux_output[3]~19_combout\ & \datapath_unit|s_m_addr_mux_output[2]~16_combout\ & 
\datapath_unit|s_m_addr_mux_output[1]~13_combout\ & \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

\datapath_unit|memory|ram_a|auto_generated|ram_block1a51~portbdataout\ <= \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\control_unit|ALT_INV_reset_Z~0_combout\ <= NOT \control_unit|reset_Z~0_combout\;
\control_unit|ALT_INV_reset_ER~1_combout\ <= NOT \control_unit|reset_ER~1_combout\;
\control_unit|ALT_INV_CS.DR~q\ <= NOT \control_unit|CS.DR~q\;
\control_unit|ALT_INV_CS.IF1S~q\ <= NOT \control_unit|CS.IF1S~q\;
\control_unit|ALT_INV_reset_EOT~0_combout\ <= NOT \control_unit|reset_EOT~0_combout\;

-- Location: M9K_X64_Y32_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y51_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE51B80A00AAA060008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y32_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y34_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01E80A9800DE40801",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y28_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: FF_X42_Y43_N13
\datapath_unit|PC|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[0]~0_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(0),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(0));

-- Location: M9K_X78_Y44_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y53_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00011AA2894040000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00011AA2D50028154",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y35_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y41_N2
\datapath_unit|alu_component|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~2_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(1) & (\datapath_unit|alu_component|Add0~1\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(1) & 
-- (!\datapath_unit|alu_component|Add0~1\)))) # (!\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(1) & (!\datapath_unit|alu_component|Add0~1\)) # (!\datapath_unit|s_alu_src_a_mux_output\(1) & 
-- ((\datapath_unit|alu_component|Add0~1\) # (GND)))))
-- \datapath_unit|alu_component|Add0~3\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(1) & !\datapath_unit|alu_component|Add0~1\)) # (!\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & 
-- ((!\datapath_unit|alu_component|Add0~1\) # (!\datapath_unit|s_alu_src_a_mux_output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(1),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~1\,
	combout => \datapath_unit|alu_component|Add0~2_combout\,
	cout => \datapath_unit|alu_component|Add0~3\);

-- Location: LCCOMB_X40_Y43_N2
\datapath_unit|alu_component|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~2_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(1) & ((\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & (!\datapath_unit|alu_component|Add1~1\)) # (!\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & 
-- (\datapath_unit|alu_component|Add1~1\ & VCC)))) # (!\datapath_unit|s_alu_src_a_mux_output\(1) & ((\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & ((\datapath_unit|alu_component|Add1~1\) # (GND))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & (!\datapath_unit|alu_component|Add1~1\))))
-- \datapath_unit|alu_component|Add1~3\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(1) & (\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & !\datapath_unit|alu_component|Add1~1\)) # (!\datapath_unit|s_alu_src_a_mux_output\(1) & 
-- ((\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\) # (!\datapath_unit|alu_component|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(1),
	datab => \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~1\,
	combout => \datapath_unit|alu_component|Add1~2_combout\,
	cout => \datapath_unit|alu_component|Add1~3\);

-- Location: LCCOMB_X40_Y41_N4
\datapath_unit|alu_component|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~4_combout\ = ((\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ $ (\datapath_unit|s_alu_src_a_mux_output\(2) $ (!\datapath_unit|alu_component|Add0~3\)))) # (GND)
-- \datapath_unit|alu_component|Add0~5\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(2)) # (!\datapath_unit|alu_component|Add0~3\))) # (!\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ & 
-- (\datapath_unit|s_alu_src_a_mux_output\(2) & !\datapath_unit|alu_component|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(2),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~3\,
	combout => \datapath_unit|alu_component|Add0~4_combout\,
	cout => \datapath_unit|alu_component|Add0~5\);

-- Location: M9K_X51_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA0102600D00081210",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y50_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y43_N14
\datapath_unit|alu_component|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~14_combout\ = (\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(7) & (!\datapath_unit|alu_component|Add1~13\)) # (!\datapath_unit|s_alu_src_a_mux_output\(7) & 
-- ((\datapath_unit|alu_component|Add1~13\) # (GND))))) # (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(7) & (\datapath_unit|alu_component|Add1~13\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(7) & 
-- (!\datapath_unit|alu_component|Add1~13\))))
-- \datapath_unit|alu_component|Add1~15\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & ((!\datapath_unit|alu_component|Add1~13\) # (!\datapath_unit|s_alu_src_a_mux_output\(7)))) # (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & 
-- (!\datapath_unit|s_alu_src_a_mux_output\(7) & !\datapath_unit|alu_component|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(7),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~13\,
	combout => \datapath_unit|alu_component|Add1~14_combout\,
	cout => \datapath_unit|alu_component|Add1~15\);

-- Location: LCCOMB_X40_Y43_N16
\datapath_unit|alu_component|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~16_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(8) $ (\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ $ (\datapath_unit|alu_component|Add1~15\)))) # (GND)
-- \datapath_unit|alu_component|Add1~17\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(8) & ((!\datapath_unit|alu_component|Add1~15\) # (!\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\))) # (!\datapath_unit|s_alu_src_a_mux_output\(8) & 
-- (!\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ & !\datapath_unit|alu_component|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(8),
	datab => \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~15\,
	combout => \datapath_unit|alu_component|Add1~16_combout\,
	cout => \datapath_unit|alu_component|Add1~17\);

-- Location: LCCOMB_X40_Y41_N28
\datapath_unit|alu_component|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~28_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(14) $ (\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ $ (!\datapath_unit|alu_component|Add0~27\)))) # (GND)
-- \datapath_unit|alu_component|Add0~29\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(14) & ((\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\) # (!\datapath_unit|alu_component|Add0~27\))) # (!\datapath_unit|s_alu_src_a_mux_output\(14) & 
-- (\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ & !\datapath_unit|alu_component|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(14),
	datab => \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~27\,
	combout => \datapath_unit|alu_component|Add0~28_combout\,
	cout => \datapath_unit|alu_component|Add0~29\);

-- Location: LCCOMB_X42_Y43_N12
\datapath_unit|PC|s_data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[0]~0_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux16~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	datad => \datapath_unit|alu_component|Mux16~3_combout\,
	combout => \datapath_unit|PC|s_data_out[0]~0_combout\);

-- Location: LCCOMB_X41_Y43_N2
\datapath_unit|alu_component|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~2_combout\ = (\datapath_unit|alu_component|Add1~2_combout\ & (!\datapath_unit|alu_component|Add3~1\)) # (!\datapath_unit|alu_component|Add1~2_combout\ & ((\datapath_unit|alu_component|Add3~1\) # (GND)))
-- \datapath_unit|alu_component|Add3~3\ = CARRY((!\datapath_unit|alu_component|Add3~1\) # (!\datapath_unit|alu_component|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~2_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~1\,
	combout => \datapath_unit|alu_component|Add3~2_combout\,
	cout => \datapath_unit|alu_component|Add3~3\);

-- Location: LCCOMB_X41_Y43_N10
\datapath_unit|alu_component|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~10_combout\ = (\datapath_unit|alu_component|Add1~10_combout\ & (!\datapath_unit|alu_component|Add3~9\)) # (!\datapath_unit|alu_component|Add1~10_combout\ & ((\datapath_unit|alu_component|Add3~9\) # (GND)))
-- \datapath_unit|alu_component|Add3~11\ = CARRY((!\datapath_unit|alu_component|Add3~9\) # (!\datapath_unit|alu_component|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~10_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~9\,
	combout => \datapath_unit|alu_component|Add3~10_combout\,
	cout => \datapath_unit|alu_component|Add3~11\);

-- Location: LCCOMB_X41_Y43_N16
\datapath_unit|alu_component|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~16_combout\ = (\datapath_unit|alu_component|Add1~16_combout\ & (\datapath_unit|alu_component|Add3~15\ $ (GND))) # (!\datapath_unit|alu_component|Add1~16_combout\ & (!\datapath_unit|alu_component|Add3~15\ & VCC))
-- \datapath_unit|alu_component|Add3~17\ = CARRY((\datapath_unit|alu_component|Add1~16_combout\ & !\datapath_unit|alu_component|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~16_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~15\,
	combout => \datapath_unit|alu_component|Add3~16_combout\,
	cout => \datapath_unit|alu_component|Add3~17\);

-- Location: LCCOMB_X41_Y43_N20
\datapath_unit|alu_component|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~20_combout\ = (\datapath_unit|alu_component|Add1~20_combout\ & (\datapath_unit|alu_component|Add3~19\ $ (GND))) # (!\datapath_unit|alu_component|Add1~20_combout\ & (!\datapath_unit|alu_component|Add3~19\ & VCC))
-- \datapath_unit|alu_component|Add3~21\ = CARRY((\datapath_unit|alu_component|Add1~20_combout\ & !\datapath_unit|alu_component|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~20_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~19\,
	combout => \datapath_unit|alu_component|Add3~20_combout\,
	cout => \datapath_unit|alu_component|Add3~21\);

-- Location: LCCOMB_X41_Y43_N26
\datapath_unit|alu_component|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~26_combout\ = (\datapath_unit|alu_component|Add1~26_combout\ & (!\datapath_unit|alu_component|Add3~25\)) # (!\datapath_unit|alu_component|Add1~26_combout\ & ((\datapath_unit|alu_component|Add3~25\) # (GND)))
-- \datapath_unit|alu_component|Add3~27\ = CARRY((!\datapath_unit|alu_component|Add3~25\) # (!\datapath_unit|alu_component|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~26_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~25\,
	combout => \datapath_unit|alu_component|Add3~26_combout\,
	cout => \datapath_unit|alu_component|Add3~27\);

-- Location: FF_X38_Y41_N7
\datapath_unit|regfile|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][0]~q\);

-- Location: FF_X39_Y45_N17
\datapath_unit|regfile|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][0]~q\);

-- Location: LCCOMB_X39_Y45_N16
\datapath_unit|regfile|data_out_a[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(5) & ((\datapath_unit|regfile|registers[6][0]~q\) # ((\datapath_unit|ir|lower_reg|s_data_out\(4))))) # (!\datapath_unit|ir|lower_reg|s_data_out\(5) & 
-- (((\datapath_unit|regfile|registers[4][0]~q\ & !\datapath_unit|ir|lower_reg|s_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(5),
	datab => \datapath_unit|regfile|registers[6][0]~q\,
	datac => \datapath_unit|regfile|registers[4][0]~q\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(4),
	combout => \datapath_unit|regfile|data_out_a[0]~2_combout\);

-- Location: LCCOMB_X39_Y45_N10
\datapath_unit|regfile|data_out_a[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~3_combout\ = (\datapath_unit|regfile|data_out_a[0]~2_combout\) # ((\control_unit|r_rd_sel~2_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \control_unit|wr_DPCR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~2_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \control_unit|wr_DPCR~0_combout\,
	datad => \datapath_unit|regfile|data_out_a[0]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~3_combout\);

-- Location: FF_X41_Y38_N25
\datapath_unit|regfile|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][0]~q\);

-- Location: FF_X45_Y44_N5
\datapath_unit|regfile|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][0]~q\);

-- Location: FF_X43_Y40_N29
\datapath_unit|regfile|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][0]~q\);

-- Location: LCCOMB_X43_Y40_N28
\datapath_unit|regfile|data_out_a[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~9_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[14][0]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[14][0]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[12][0]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~9_combout\);

-- Location: FF_X42_Y40_N11
\datapath_unit|regfile|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][0]~q\);

-- Location: LCCOMB_X42_Y40_N10
\datapath_unit|regfile|data_out_a[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~10_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[0]~9_combout\ & ((\datapath_unit|regfile|registers[15][0]~q\))) # (!\datapath_unit|regfile|data_out_a[0]~9_combout\ 
-- & (\datapath_unit|regfile|registers[13][0]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[13][0]~q\,
	datac => \datapath_unit|regfile|registers[15][0]~q\,
	datad => \datapath_unit|regfile|data_out_a[0]~9_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~10_combout\);

-- Location: FF_X41_Y46_N21
\datapath_unit|regfile|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][1]~q\);

-- Location: FF_X40_Y46_N13
\datapath_unit|regfile|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][1]~q\);

-- Location: FF_X39_Y44_N17
\datapath_unit|regfile|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[8][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][1]~q\);

-- Location: FF_X45_Y45_N9
\datapath_unit|regfile|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[11][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][1]~q\);

-- Location: FF_X38_Y41_N19
\datapath_unit|regfile|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][2]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][2]~q\);

-- Location: FF_X41_Y44_N7
\datapath_unit|regfile|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(2),
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][2]~q\);

-- Location: FF_X45_Y44_N3
\datapath_unit|regfile|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][2]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][2]~q\);

-- Location: FF_X41_Y43_N31
\datapath_unit|regfile|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][2]~q\);

-- Location: FF_X41_Y43_N27
\datapath_unit|regfile|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][2]~q\);

-- Location: FF_X42_Y44_N29
\datapath_unit|regfile|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][2]~q\);

-- Location: LCCOMB_X42_Y44_N28
\datapath_unit|regfile|data_out_a[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~28_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(4) & (((\datapath_unit|ir|lower_reg|s_data_out\(5))))) # (!\datapath_unit|ir|lower_reg|s_data_out\(4) & ((\datapath_unit|ir|lower_reg|s_data_out\(5) & 
-- (\datapath_unit|regfile|registers[2][2]~q\)) # (!\datapath_unit|ir|lower_reg|s_data_out\(5) & ((\datapath_unit|regfile|registers[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[2][2]~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(4),
	datac => \datapath_unit|regfile|registers[0][2]~q\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(5),
	combout => \datapath_unit|regfile|data_out_a[2]~28_combout\);

-- Location: LCCOMB_X43_Y44_N20
\datapath_unit|regfile|data_out_a[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~29_combout\ = (\datapath_unit|regfile|data_out_a[2]~28_combout\) # ((\control_unit|wr_DPCR~0_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \control_unit|r_rd_sel~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|wr_DPCR~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \control_unit|r_rd_sel~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[2]~28_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~29_combout\);

-- Location: FF_X43_Y44_N19
\datapath_unit|regfile|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][2]~q\);

-- Location: LCCOMB_X43_Y44_N18
\datapath_unit|regfile|data_out_a[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~30_combout\ = (\datapath_unit|regfile|data_out_a[2]~29_combout\ & (((\datapath_unit|regfile|registers[3][2]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # 
-- (!\datapath_unit|regfile|data_out_a[2]~29_combout\ & (\datapath_unit|regfile|registers[1][2]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[1][2]~q\,
	datab => \datapath_unit|regfile|data_out_a[2]~29_combout\,
	datac => \datapath_unit|regfile|registers[3][2]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~30_combout\);

-- Location: FF_X39_Y38_N21
\datapath_unit|regfile|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][3]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][3]~q\);

-- Location: FF_X38_Y40_N27
\datapath_unit|regfile|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][3]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][3]~q\);

-- Location: FF_X41_Y38_N7
\datapath_unit|regfile|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][3]~q\);

-- Location: LCCOMB_X41_Y38_N6
\datapath_unit|regfile|data_out_a[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~35_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[9][3]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][3]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][3]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~35_combout\);

-- Location: FF_X40_Y38_N25
\datapath_unit|regfile|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][3]~q\);

-- Location: LCCOMB_X40_Y38_N24
\datapath_unit|regfile|data_out_a[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~36_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[3]~35_combout\ & ((\datapath_unit|regfile|registers[13][3]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[3]~35_combout\ & (\datapath_unit|regfile|registers[5][3]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[5][3]~q\,
	datac => \datapath_unit|regfile|registers[13][3]~q\,
	datad => \datapath_unit|regfile|data_out_a[3]~35_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~36_combout\);

-- Location: FF_X42_Y40_N13
\datapath_unit|regfile|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][3]~q\);

-- Location: FF_X39_Y40_N9
\datapath_unit|regfile|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(3),
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][3]~q\);

-- Location: FF_X39_Y43_N17
\datapath_unit|regfile|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][4]~q\);

-- Location: FF_X36_Y45_N9
\datapath_unit|regfile|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][4]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][4]~q\);

-- Location: FF_X38_Y41_N3
\datapath_unit|regfile|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][4]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][4]~q\);

-- Location: FF_X41_Y43_N29
\datapath_unit|regfile|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][4]~q\);

-- Location: FF_X39_Y38_N19
\datapath_unit|regfile|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][5]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][5]~q\);

-- Location: FF_X39_Y38_N5
\datapath_unit|regfile|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][5]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][5]~q\);

-- Location: FF_X43_Y39_N31
\datapath_unit|regfile|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][5]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][5]~q\);

-- Location: FF_X39_Y46_N1
\datapath_unit|regfile|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][6]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][6]~q\);

-- Location: FF_X39_Y45_N23
\datapath_unit|regfile|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][6]~q\);

-- Location: LCCOMB_X39_Y45_N22
\datapath_unit|regfile|data_out_a[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~65_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[5][6]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][6]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[4][6]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~65_combout\);

-- Location: FF_X39_Y44_N25
\datapath_unit|regfile|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][6]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][6]~q\);

-- Location: FF_X41_Y43_N17
\datapath_unit|regfile|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][6]~q\);

-- Location: FF_X38_Y42_N15
\datapath_unit|regfile|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[3][6]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][6]~q\);

-- Location: FF_X39_Y38_N27
\datapath_unit|regfile|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][7]~q\);

-- Location: FF_X39_Y38_N9
\datapath_unit|regfile|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][7]~q\);

-- Location: FF_X39_Y39_N21
\datapath_unit|regfile|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[7][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][7]~q\);

-- Location: FF_X39_Y44_N9
\datapath_unit|regfile|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][8]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][8]~q\);

-- Location: FF_X39_Y43_N11
\datapath_unit|regfile|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][8]~q\);

-- Location: FF_X36_Y45_N17
\datapath_unit|regfile|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][8]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][8]~q\);

-- Location: FF_X38_Y41_N17
\datapath_unit|regfile|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][8]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][8]~q\);

-- Location: FF_X38_Y44_N17
\datapath_unit|regfile|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[1][8]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][8]~q\);

-- Location: FF_X36_Y45_N15
\datapath_unit|regfile|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][8]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][8]~q\);

-- Location: FF_X39_Y38_N7
\datapath_unit|regfile|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][9]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][9]~q\);

-- Location: FF_X39_Y38_N13
\datapath_unit|regfile|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][9]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][9]~q\);

-- Location: FF_X42_Y40_N29
\datapath_unit|regfile|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][9]~q\);

-- Location: FF_X43_Y40_N27
\datapath_unit|regfile|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][9]~q\);

-- Location: LCCOMB_X43_Y40_N26
\datapath_unit|regfile|data_out_a[9]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~99_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[8][9]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[0][9]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[8][9]~q\,
	datac => \datapath_unit|regfile|registers[0][9]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~99_combout\);

-- Location: FF_X41_Y41_N7
\datapath_unit|regfile|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[11][9]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][9]~q\);

-- Location: FF_X39_Y44_N1
\datapath_unit|regfile|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][10]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][10]~q\);

-- Location: FF_X41_Y43_N9
\datapath_unit|regfile|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][10]~q\);

-- Location: FF_X41_Y43_N25
\datapath_unit|regfile|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][10]~q\);

-- Location: FF_X39_Y46_N9
\datapath_unit|regfile|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][10]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][10]~q\);

-- Location: FF_X39_Y46_N27
\datapath_unit|regfile|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][11]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][11]~q\);

-- Location: FF_X39_Y43_N29
\datapath_unit|regfile|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][11]~q\);

-- Location: FF_X39_Y41_N15
\datapath_unit|regfile|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][11]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][11]~q\);

-- Location: FF_X45_Y40_N1
\datapath_unit|regfile|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[7][11]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][11]~q\);

-- Location: FF_X40_Y44_N11
\datapath_unit|regfile|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[8][12]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][12]~q\);

-- Location: FF_X40_Y43_N15
\datapath_unit|regfile|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][12]~q\);

-- Location: FF_X39_Y45_N27
\datapath_unit|regfile|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][12]~q\);

-- Location: LCCOMB_X39_Y45_N26
\datapath_unit|regfile|data_out_a[12]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~127_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[6][12]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[6][12]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[4][12]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~127_combout\);

-- Location: FF_X36_Y44_N29
\datapath_unit|regfile|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[2][12]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][12]~q\);

-- Location: FF_X38_Y44_N9
\datapath_unit|regfile|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[1][12]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][12]~q\);

-- Location: FF_X39_Y41_N9
\datapath_unit|regfile|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][13]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][13]~q\);

-- Location: FF_X38_Y46_N17
\datapath_unit|regfile|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][13]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][13]~q\);

-- Location: FF_X40_Y42_N3
\datapath_unit|regfile|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][13]~q\);

-- Location: FF_X42_Y40_N5
\datapath_unit|regfile|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][13]~q\);

-- Location: FF_X43_Y40_N23
\datapath_unit|regfile|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][13]~q\);

-- Location: LCCOMB_X43_Y40_N22
\datapath_unit|regfile|data_out_a[13]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~139_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[8][13]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[0][13]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[8][13]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[0][13]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~139_combout\);

-- Location: FF_X40_Y42_N1
\datapath_unit|regfile|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][13]~q\);

-- Location: FF_X39_Y42_N7
\datapath_unit|regfile|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[3][13]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][13]~q\);

-- Location: FF_X38_Y41_N31
\datapath_unit|regfile|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][14]~q\);

-- Location: FF_X39_Y46_N3
\datapath_unit|regfile|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][14]~q\);

-- Location: FF_X39_Y44_N11
\datapath_unit|regfile|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(14),
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][14]~q\);

-- Location: FF_X36_Y44_N21
\datapath_unit|regfile|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[2][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][14]~q\);

-- Location: FF_X42_Y44_N13
\datapath_unit|regfile|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][14]~q\);

-- Location: LCCOMB_X42_Y44_N12
\datapath_unit|regfile|data_out_a[14]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~149_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\) # ((\datapath_unit|regfile|registers[2][14]~q\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[0][14]~q\,
	datad => \datapath_unit|regfile|registers[2][14]~q\,
	combout => \datapath_unit|regfile|data_out_a[14]~149_combout\);

-- Location: FF_X40_Y46_N23
\datapath_unit|regfile|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][15]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][15]~q\);

-- Location: FF_X38_Y40_N29
\datapath_unit|regfile|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][15]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][15]~q\);

-- Location: FF_X39_Y41_N17
\datapath_unit|regfile|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(15),
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][15]~q\);

-- Location: FF_X39_Y41_N19
\datapath_unit|regfile|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[2][15]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][15]~q\);

-- Location: FF_X43_Y39_N13
\datapath_unit|regfile|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][15]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][15]~q\);

-- Location: FF_X43_Y39_N15
\datapath_unit|regfile|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][15]~q\);

-- Location: LCCOMB_X43_Y39_N14
\datapath_unit|regfile|data_out_a[15]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~159_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[4][15]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[4][15]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[0][15]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~159_combout\);

-- Location: FF_X38_Y40_N15
\datapath_unit|regfile|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[7][15]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][15]~q\);

-- Location: FF_X43_Y45_N31
\datapath_unit|regfile|registers_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(3));

-- Location: FF_X43_Y45_N27
\datapath_unit|regfile|registers_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[8]~feeder_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(8));

-- Location: FF_X41_Y45_N11
\datapath_unit|regfile|registers_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(10));

-- Location: FF_X42_Y46_N19
\datapath_unit|regfile|registers_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(11));

-- Location: FF_X38_Y39_N23
\datapath_unit|regfile|registers_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(12));

-- Location: FF_X36_Y40_N17
\datapath_unit|regfile|registers_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(14));

-- Location: FF_X39_Y43_N5
\datapath_unit|regfile|registers_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(17));

-- Location: FF_X40_Y41_N1
\datapath_unit|regfile|registers_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(23));

-- Location: FF_X40_Y43_N19
\datapath_unit|regfile|registers_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(24));

-- Location: LCCOMB_X41_Y37_N8
\datapath_unit|memory|ram_a|auto_generated|mux3|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a43~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a11~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a11~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a43~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\);

-- Location: LCCOMB_X41_Y37_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a59~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a27~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a27~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~7_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a59~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\);

-- Location: LCCOMB_X63_Y39_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~12_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a42~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a10~portbdataout\ & 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a10~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a42~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~12_combout\);

-- Location: LCCOMB_X46_Y39_N24
\datapath_unit|memory|ram_a|auto_generated|mux3|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a89~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a73~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a89~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a73~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\);

-- Location: LCCOMB_X46_Y39_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a121~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a105~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a121~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a105~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~25_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\);

-- Location: LCCOMB_X46_Y41_N8
\control_unit|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector2~0_combout\ = (!\datapath_unit|DPRR|s_data_out\(1) & (\control_unit|Equal4~0_combout\ & (\control_unit|wr_DPCR~0_combout\ & \control_unit|CS.LR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(1),
	datab => \control_unit|Equal4~0_combout\,
	datac => \control_unit|wr_DPCR~0_combout\,
	datad => \control_unit|CS.LR~q\,
	combout => \control_unit|Selector2~0_combout\);

-- Location: LCCOMB_X46_Y41_N14
\control_unit|state_transition_logic~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|state_transition_logic~0_combout\ = (\control_unit|Mux8~0_combout\) # ((!\datapath_unit|ir|lower_reg|s_data_out\(9) & \control_unit|wr_DPCR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \control_unit|wr_DPCR~0_combout\,
	datad => \control_unit|Mux8~0_combout\,
	combout => \control_unit|state_transition_logic~0_combout\);

-- Location: LCCOMB_X46_Y41_N10
\control_unit|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector2~1_combout\ = (\control_unit|Selector2~0_combout\) # ((\control_unit|CS.MA~q\) # ((\control_unit|state_transition_logic~0_combout\ & \control_unit|CS.ID2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector2~0_combout\,
	datab => \control_unit|CS.MA~q\,
	datac => \control_unit|state_transition_logic~0_combout\,
	datad => \control_unit|CS.ID2~q\,
	combout => \control_unit|Selector2~1_combout\);

-- Location: LCCOMB_X42_Y39_N12
\control_unit|NS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|NS~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(9)) # ((\datapath_unit|ir|lower_reg|s_data_out\(11) & ((\datapath_unit|ir|lower_reg|s_data_out\(10)))) # (!\datapath_unit|ir|lower_reg|s_data_out\(11) & 
-- ((!\datapath_unit|ir|lower_reg|s_data_out\(10)) # (!\datapath_unit|ir|lower_reg|s_data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(10),
	combout => \control_unit|NS~0_combout\);

-- Location: LCCOMB_X41_Y41_N16
\control_unit|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector9~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(12) & (\datapath_unit|ir|lower_reg|s_data_out\(10) & (\datapath_unit|ir|lower_reg|s_data_out\(9) & \datapath_unit|ir|lower_reg|s_data_out\(11)))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(12) & (!\datapath_unit|ir|lower_reg|s_data_out\(11) & (\datapath_unit|ir|lower_reg|s_data_out\(10) $ (\datapath_unit|ir|lower_reg|s_data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Selector9~0_combout\);

-- Location: LCCOMB_X41_Y41_N22
\control_unit|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector9~1_combout\ = (\control_unit|Selector9~0_combout\ & (\datapath_unit|ir|lower_reg|s_data_out\(8) $ (\datapath_unit|ir|lower_reg|s_data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \control_unit|Selector9~0_combout\,
	combout => \control_unit|Selector9~1_combout\);

-- Location: LCCOMB_X46_Y41_N16
\control_unit|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector9~3_combout\ = (!\control_unit|CS.IF2~q\ & (!\control_unit|CS.ID1~q\ & (!\control_unit|CS.IF1S~q\ & \control_unit|CS.IF1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.IF2~q\,
	datab => \control_unit|CS.ID1~q\,
	datac => \control_unit|CS.IF1S~q\,
	datad => \control_unit|CS.IF1~q\,
	combout => \control_unit|Selector9~3_combout\);

-- Location: LCCOMB_X40_Y45_N8
\datapath_unit|s_alu_src_a_mux_output[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[4]~16_combout\ = (\control_unit|Selector7~2_combout\ & (((\datapath_unit|regfile|data_out_a[4]~54_combout\) # (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\)))) # (!\control_unit|Selector7~2_combout\ & 
-- (\datapath_unit|PC|s_data_out\(4) & ((!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector7~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(4),
	datac => \datapath_unit|regfile|data_out_a[4]~54_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[4]~16_combout\);

-- Location: LCCOMB_X40_Y45_N22
\datapath_unit|s_alu_src_a_mux_output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(4) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[4]~16_combout\ & ((\datapath_unit|regfile|data_out_b[0]~7_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[4]~16_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(4))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(4),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[4]~16_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(4));

-- Location: LCCOMB_X39_Y40_N10
\datapath_unit|s_alu_src_b_mux_output[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ = (\datapath_unit|ir|upper_reg|s_data_out\(3) & ((\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~6_combout\)))) # 
-- (!\datapath_unit|ir|upper_reg|s_data_out\(3) & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(3),
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\);

-- Location: FF_X0_Y34_N3
\datapath_unit|SIP|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[0]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(0));

-- Location: FF_X45_Y40_N15
\datapath_unit|ER|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|ER|s_data_out[0]~0_combout\,
	clrn => \control_unit|ALT_INV_reset_ER~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ER|s_data_out\(0));

-- Location: LCCOMB_X46_Y41_N22
\datapath_unit|s_r_wr_mux_output[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[0]~4_combout\ = (\control_unit|Selector16~4_combout\ & ((\datapath_unit|SIP|s_data_out\(0)))) # (!\control_unit|Selector16~4_combout\ & (\datapath_unit|ER|s_data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ER|s_data_out\(0),
	datac => \datapath_unit|SIP|s_data_out\(0),
	datad => \control_unit|Selector16~4_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[0]~4_combout\);

-- Location: LCCOMB_X45_Y41_N28
\control_unit|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~3_combout\ = (\control_unit|CS.LR~q\ & (\control_unit|Equal4~0_combout\ & ((\datapath_unit|ir|lower_reg|s_data_out\(14)) # (\datapath_unit|ir|lower_reg|s_data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.LR~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datad => \control_unit|Equal4~0_combout\,
	combout => \control_unit|Selector13~3_combout\);

-- Location: LCCOMB_X45_Y41_N10
\control_unit|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~4_combout\ = (\control_unit|Selector13~3_combout\) # ((\control_unit|CS.EX~q\ & (\datapath_unit|ir|lower_reg|s_data_out\(8) & \datapath_unit|ir|lower_reg|s_data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.EX~q\,
	datab => \control_unit|Selector13~3_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(9),
	combout => \control_unit|Selector13~4_combout\);

-- Location: LCCOMB_X45_Y40_N2
\datapath_unit|regfile|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~2_combout\ = (\control_unit|Selector13~7_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & !\datapath_unit|s_r_wr_r_mux_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	combout => \datapath_unit|regfile|Decoder0~2_combout\);

-- Location: LCCOMB_X43_Y45_N30
\datapath_unit|regfile|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~4_combout\ = (\control_unit|Selector13~7_combout\ & (\datapath_unit|s_r_wr_r_mux_output[0]~0_combout\ & (\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & !\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	combout => \datapath_unit|regfile|Decoder0~4_combout\);

-- Location: LCCOMB_X41_Y37_N26
\datapath_unit|memory|ram_a|auto_generated|mux3|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~50_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a85~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a69~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a85~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~50_combout\);

-- Location: LCCOMB_X38_Y39_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~57_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a39~portbdataout\) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- \datapath_unit|memory|ram_a|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a39~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a7~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~57_combout\);

-- Location: LCCOMB_X45_Y40_N4
\datapath_unit|regfile|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~8_combout\ = (\control_unit|Selector13~7_combout\ & (\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	combout => \datapath_unit|regfile|Decoder0~8_combout\);

-- Location: LCCOMB_X50_Y42_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a38~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a6~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a6~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a38~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\);

-- Location: LCCOMB_X50_Y42_N26
\datapath_unit|memory|ram_a|auto_generated|mux3|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a54~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a22~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a22~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a54~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~62_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\);

-- Location: FF_X0_Y44_N10
\datapath_unit|SIP|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[1]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(1));

-- Location: LCCOMB_X46_Y39_N12
\datapath_unit|memory|ram_a|auto_generated|mux3|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~72_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a34~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a2~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a34~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~72_combout\);

-- Location: LCCOMB_X39_Y40_N12
\datapath_unit|alu_component|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux13~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ $ (!\datapath_unit|s_alu_src_a_mux_output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(3),
	combout => \datapath_unit|alu_component|Mux13~2_combout\);

-- Location: FF_X0_Y32_N24
\datapath_unit|SIP|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[5]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(5));

-- Location: FF_X0_Y34_N24
\datapath_unit|SIP|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[6]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(6));

-- Location: LCCOMB_X45_Y42_N28
\datapath_unit|s_r_wr_mux_output[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[6]~20_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \control_unit|Selector15~0_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[6]~20_combout\);

-- Location: LCCOMB_X45_Y42_N22
\datapath_unit|s_r_wr_mux_output[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[6]~21_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(6) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[6]~20_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|SIP|s_data_out\(6),
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[6]~20_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[6]~21_combout\);

-- Location: LCCOMB_X39_Y39_N30
\datapath_unit|alu_component|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux9~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ $ (!\datapath_unit|s_alu_src_a_mux_output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(7),
	datad => \control_unit|Selector11~2_combout\,
	combout => \datapath_unit|alu_component|Mux9~2_combout\);

-- Location: FF_X0_Y35_N3
\datapath_unit|SIP|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[7]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(7));

-- Location: LCCOMB_X40_Y39_N26
\datapath_unit|alu_component|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux7~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ $ (!\datapath_unit|s_alu_src_a_mux_output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\,
	datac => \control_unit|Selector11~2_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(9),
	combout => \datapath_unit|alu_component|Mux7~2_combout\);

-- Location: FF_X0_Y35_N17
\datapath_unit|SIP|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[9]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(9));

-- Location: LCCOMB_X46_Y39_N0
\datapath_unit|s_r_wr_mux_output[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[9]~26_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\,
	datab => \control_unit|Selector15~0_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[9]~26_combout\);

-- Location: LCCOMB_X46_Y39_N18
\datapath_unit|s_r_wr_mux_output[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[9]~27_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(9) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[9]~26_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|SIP|s_data_out\(9),
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[9]~26_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[9]~27_combout\);

-- Location: FF_X0_Y33_N17
\datapath_unit|SIP|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[11]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(11));

-- Location: LCCOMB_X41_Y37_N4
\datapath_unit|s_r_wr_mux_output[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[11]~30_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[11]~30_combout\);

-- Location: LCCOMB_X41_Y37_N22
\datapath_unit|s_r_wr_mux_output[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[11]~31_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & ((\datapath_unit|SIP|s_data_out\(11))))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[11]~30_combout\)) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[11]~30_combout\,
	datad => \datapath_unit|SIP|s_data_out\(11),
	combout => \datapath_unit|s_r_wr_mux_output[11]~31_combout\);

-- Location: FF_X0_Y33_N24
\datapath_unit|SIP|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[12]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(12));

-- Location: LCCOMB_X41_Y37_N16
\datapath_unit|s_r_wr_mux_output[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[12]~32_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[12]~32_combout\);

-- Location: LCCOMB_X41_Y37_N2
\datapath_unit|s_r_wr_mux_output[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[12]~33_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & (\datapath_unit|SIP|s_data_out\(12)))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[12]~32_combout\)) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datac => \datapath_unit|SIP|s_data_out\(12),
	datad => \datapath_unit|s_r_wr_mux_output[12]~32_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[12]~33_combout\);

-- Location: LCCOMB_X39_Y42_N12
\datapath_unit|alu_component|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux3~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(13)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\,
	datac => \datapath_unit|alu_component|LessThan0~30_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(13),
	combout => \datapath_unit|alu_component|Mux3~1_combout\);

-- Location: FF_X0_Y44_N17
\datapath_unit|SIP|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[14]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(14));

-- Location: LCCOMB_X43_Y38_N10
\control_unit|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector18~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(14) & \control_unit|CS.SM~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \control_unit|CS.SM~q\,
	combout => \control_unit|Selector18~0_combout\);

-- Location: LCCOMB_X43_Y38_N0
\control_unit|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector21~0_combout\ = (\control_unit|CS.SM~q\ & ((\datapath_unit|ir|lower_reg|s_data_out\(15)) # ((\datapath_unit|ir|lower_reg|s_data_out\(14)) # (\control_unit|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \control_unit|CS.SM~q\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \control_unit|Equal12~1_combout\,
	combout => \control_unit|Selector21~0_combout\);

-- Location: LCCOMB_X38_Y45_N16
\datapath_unit|s_m_data_mux_output[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[8]~1_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(8)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(8),
	datab => \datapath_unit|PC|s_data_out\(8),
	datac => \control_unit|Selector20~0_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[8]~1_combout\);

-- Location: LCCOMB_X43_Y42_N6
\datapath_unit|s_m_addr_mux_output[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[0]~8_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(0)) # ((\control_unit|Selector17~1_combout\)))) # (!\control_unit|Selector18~2_combout\ & 
-- (((\datapath_unit|PC|s_data_out\(0) & !\control_unit|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~2_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(0),
	datac => \datapath_unit|PC|s_data_out\(0),
	datad => \control_unit|Selector17~1_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[0]~8_combout\);

-- Location: FF_X45_Y73_N10
\datapath_unit|DPRR|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[13]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(13));

-- Location: FF_X52_Y73_N10
\datapath_unit|DPRR|s_data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[17]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(17));

-- Location: FF_X42_Y73_N3
\datapath_unit|DPRR|s_data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[19]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(19));

-- Location: FF_X38_Y73_N17
\datapath_unit|DPRR|s_data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[20]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(20));

-- Location: LCCOMB_X40_Y39_N10
\datapath_unit|s_m_addr_mux_output[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[9]~35_combout\ = (\control_unit|Selector17~1_combout\ & (((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & ((\control_unit|Selector18~2_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(9))) # (!\control_unit|Selector18~2_combout\ & ((\datapath_unit|PC|s_data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(9),
	datab => \datapath_unit|PC|s_data_out\(9),
	datac => \control_unit|Selector17~1_combout\,
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[9]~35_combout\);

-- Location: FF_X52_Y73_N17
\datapath_unit|DPRR|s_data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[22]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(22));

-- Location: LCCOMB_X43_Y42_N22
\datapath_unit|s_m_data_mux_output[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[0]~15_combout\ = (\datapath_unit|s_m_data_mux_output[1]~13_combout\ & ((\datapath_unit|s_m_data_mux_output[1]~14_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(0)))) # 
-- (!\datapath_unit|s_m_data_mux_output[1]~14_combout\ & (\datapath_unit|PC|s_data_out\(0))))) # (!\datapath_unit|s_m_data_mux_output[1]~13_combout\ & (\datapath_unit|s_m_data_mux_output[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~13_combout\,
	datab => \datapath_unit|s_m_data_mux_output[1]~14_combout\,
	datac => \datapath_unit|PC|s_data_out\(0),
	datad => \datapath_unit|ir|upper_reg|s_data_out\(0),
	combout => \datapath_unit|s_m_data_mux_output[0]~15_combout\);

-- Location: LCCOMB_X42_Y38_N12
\control_unit|pc_src[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|pc_src[0]~1_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(10)) # ((!\datapath_unit|ir|lower_reg|s_data_out\(15) & (\datapath_unit|ir|lower_reg|s_data_out\(11) & \datapath_unit|ir|lower_reg|s_data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(14),
	combout => \control_unit|pc_src[0]~1_combout\);

-- Location: FF_X42_Y43_N25
\datapath_unit|Z|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|Z|s_data_out[0]~2_combout\,
	clrn => \control_unit|ALT_INV_reset_Z~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|Z|s_data_out\(0));

-- Location: LCCOMB_X45_Y41_N16
\datapath_unit|s_pc_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_pc_wr_en~0_combout\ = (\control_unit|Equal6~1_combout\ & ((\datapath_unit|ir|lower_reg|s_data_out\(11) & ((!\datapath_unit|ir|lower_reg|s_data_out\(10)))) # (!\datapath_unit|ir|lower_reg|s_data_out\(11) & (\datapath_unit|Z|s_data_out\(0) 
-- & \datapath_unit|ir|lower_reg|s_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal6~1_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|Z|s_data_out\(0),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(10),
	combout => \datapath_unit|s_pc_wr_en~0_combout\);

-- Location: LCCOMB_X45_Y41_N26
\datapath_unit|s_pc_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_pc_wr_en~1_combout\ = (\control_unit|CS.IF2~q\) # ((\control_unit|CS.JP~q\ & \datapath_unit|s_pc_wr_en~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|CS.IF2~q\,
	datac => \control_unit|CS.JP~q\,
	datad => \datapath_unit|s_pc_wr_en~0_combout\,
	combout => \datapath_unit|s_pc_wr_en~1_combout\);

-- Location: LCCOMB_X45_Y41_N0
\control_unit|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector0~0_combout\ = ((\control_unit|CS.LR~q\ & ((!\control_unit|Equal4~0_combout\) # (!\control_unit|wr_DPCR~0_combout\)))) # (!\control_unit|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector6~0_combout\,
	datab => \control_unit|wr_DPCR~0_combout\,
	datac => \control_unit|CS.LR~q\,
	datad => \control_unit|Equal4~0_combout\,
	combout => \control_unit|Selector0~0_combout\);

-- Location: LCCOMB_X45_Y40_N14
\datapath_unit|ER|s_data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|ER|s_data_out[0]~0_combout\ = (\datapath_unit|ER|s_data_out\(0)) # (\ER_in~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ER|s_data_out\(0),
	datad => \ER_in~input_o\,
	combout => \datapath_unit|ER|s_data_out[0]~0_combout\);

-- Location: LCCOMB_X45_Y40_N26
\control_unit|reset_ER~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|reset_ER~1_combout\ = (\control_unit|CS.LR~q\ & (\datapath_unit|ir|lower_reg|s_data_out\(10) & (\datapath_unit|ir|lower_reg|s_data_out\(11) & \control_unit|reset_ER~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.LR~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datad => \control_unit|reset_ER~0_combout\,
	combout => \control_unit|reset_ER~1_combout\);

-- Location: LCCOMB_X39_Y39_N12
\datapath_unit|s_m_data_mux_output[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[7]~24_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(7)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(7),
	datab => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datac => \control_unit|Selector20~0_combout\,
	datad => \datapath_unit|PC|s_data_out\(7),
	combout => \datapath_unit|s_m_data_mux_output[7]~24_combout\);

-- Location: LCCOMB_X42_Y39_N6
\control_unit|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Mux7~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(9) & (!\datapath_unit|ir|lower_reg|s_data_out\(11) & (\datapath_unit|ir|lower_reg|s_data_out\(8) & !\datapath_unit|ir|lower_reg|s_data_out\(10)))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (!\datapath_unit|ir|lower_reg|s_data_out\(8) & ((\datapath_unit|ir|lower_reg|s_data_out\(11)) # (\datapath_unit|ir|lower_reg|s_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(10),
	combout => \control_unit|Mux7~0_combout\);

-- Location: LCCOMB_X42_Y39_N0
\datapath_unit|Z|s_data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|Z|s_data_out[0]~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(13) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (\control_unit|Selector11~1_combout\))) # (!\datapath_unit|ir|lower_reg|s_data_out\(13) & 
-- (((\control_unit|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \control_unit|Selector11~1_combout\,
	datad => \control_unit|Mux7~0_combout\,
	combout => \datapath_unit|Z|s_data_out[0]~0_combout\);

-- Location: LCCOMB_X42_Y39_N10
\datapath_unit|Z|s_data_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|Z|s_data_out[0]~1_combout\ = (\control_unit|CS.EX~q\ & (\datapath_unit|Z|s_data_out[0]~0_combout\ & (\datapath_unit|ir|lower_reg|s_data_out\(13) $ (!\datapath_unit|ir|lower_reg|s_data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \control_unit|CS.EX~q\,
	datad => \datapath_unit|Z|s_data_out[0]~0_combout\,
	combout => \datapath_unit|Z|s_data_out[0]~1_combout\);

-- Location: LCCOMB_X42_Y43_N24
\datapath_unit|Z|s_data_out[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|Z|s_data_out[0]~2_combout\ = (\datapath_unit|Z|s_data_out\(0)) # ((\datapath_unit|alu_component|Equal0~4_combout\ & ((\control_unit|Selector8~0_combout\) # (\datapath_unit|Z|s_data_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector8~0_combout\,
	datab => \datapath_unit|Z|s_data_out[0]~1_combout\,
	datac => \datapath_unit|Z|s_data_out\(0),
	datad => \datapath_unit|alu_component|Equal0~4_combout\,
	combout => \datapath_unit|Z|s_data_out[0]~2_combout\);

-- Location: LCCOMB_X41_Y40_N6
\control_unit|reset_Z~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|reset_Z~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (!\datapath_unit|ir|lower_reg|s_data_out\(11) & (\control_unit|Equal6~1_combout\ & \control_unit|CS.LR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \control_unit|Equal6~1_combout\,
	datad => \control_unit|CS.LR~q\,
	combout => \control_unit|reset_Z~0_combout\);

-- Location: LCCOMB_X42_Y46_N4
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\ = (\control_unit|Selector21~0_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & \datapath_unit|s_m_addr_mux_output[14]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector21~0_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[14]~4_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\);

-- Location: LCCOMB_X42_Y46_N2
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\ = (\control_unit|m_addr_sel[2]~2_combout\) # ((\control_unit|Selector21~0_combout\ & !\datapath_unit|s_m_addr_mux_output[14]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector21~0_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[14]~4_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\);

-- Location: LCCOMB_X42_Y41_N14
\control_unit|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector5~3_combout\ = (\control_unit|Equal6~1_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (!\control_unit|state_transition_logic~2_combout\ & \datapath_unit|ir|lower_reg|s_data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal6~1_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \control_unit|state_transition_logic~2_combout\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Selector5~3_combout\);

-- Location: LCCOMB_X42_Y46_N28
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3) = (\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\ & 
-- !\datapath_unit|s_m_addr_mux_output[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3));

-- Location: LCCOMB_X42_Y46_N30
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3) = (\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & (\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & 
-- \datapath_unit|s_m_addr_mux_output[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\,
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3));

-- Location: LCCOMB_X42_Y46_N8
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3) = (!\datapath_unit|s_m_addr_mux_output[13]~6_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & 
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3));

-- Location: LCCOMB_X42_Y46_N22
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3) = (\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\ & 
-- \datapath_unit|s_m_addr_mux_output[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3));

-- Location: LCCOMB_X42_Y46_N16
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3) = (\datapath_unit|s_m_addr_mux_output[13]~6_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & (!\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & 
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3));

-- Location: LCCOMB_X42_Y46_N26
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3) = (\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\ & ((\control_unit|m_addr_sel[2]~2_combout\) # ((!\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & 
-- !\datapath_unit|s_m_addr_mux_output[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3));

-- Location: LCCOMB_X42_Y46_N12
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3) = (\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\ & ((\control_unit|m_addr_sel[2]~2_combout\) # ((!\datapath_unit|s_m_addr_mux_output[13]~6_combout\ & 
-- !\datapath_unit|s_m_addr_mux_output[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w[3]~10_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3));

-- Location: LCCOMB_X42_Y46_N14
\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3) = (!\datapath_unit|s_m_addr_mux_output[15]~1_combout\ & (!\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\ & 
-- \datapath_unit|s_m_addr_mux_output[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w[3]~10_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3));

-- Location: LCCOMB_X42_Y38_N26
\control_unit|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector7~3_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(10) & (!\datapath_unit|ir|lower_reg|s_data_out\(13) & (\datapath_unit|ir|lower_reg|s_data_out\(12) $ (!\datapath_unit|ir|lower_reg|s_data_out\(9))))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\datapath_unit|ir|lower_reg|s_data_out\(13) $ (!\datapath_unit|ir|lower_reg|s_data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(9),
	combout => \control_unit|Selector7~3_combout\);

-- Location: IOIBUF_X0_Y34_N1
\SIP_in[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(0),
	o => \SIP_in[0]~input_o\);

-- Location: IOIBUF_X45_Y0_N15
\ER_in~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ER_in,
	o => \ER_in~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\SIP_in[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(1),
	o => \SIP_in[1]~input_o\);

-- Location: IOIBUF_X0_Y32_N22
\SIP_in[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(5),
	o => \SIP_in[5]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\SIP_in[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(6),
	o => \SIP_in[6]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\SIP_in[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(7),
	o => \SIP_in[7]~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\SIP_in[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(9),
	o => \SIP_in[9]~input_o\);

-- Location: IOIBUF_X0_Y33_N15
\SIP_in[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(11),
	o => \SIP_in[11]~input_o\);

-- Location: IOIBUF_X0_Y33_N22
\SIP_in[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(12),
	o => \SIP_in[12]~input_o\);

-- Location: IOIBUF_X0_Y44_N15
\SIP_in[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(14),
	o => \SIP_in[14]~input_o\);

-- Location: IOIBUF_X45_Y73_N8
\DPRR_in[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(13),
	o => \DPRR_in[13]~input_o\);

-- Location: IOIBUF_X52_Y73_N8
\DPRR_in[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(17),
	o => \DPRR_in[17]~input_o\);

-- Location: IOIBUF_X42_Y73_N1
\DPRR_in[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(19),
	o => \DPRR_in[19]~input_o\);

-- Location: IOIBUF_X38_Y73_N15
\DPRR_in[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(20),
	o => \DPRR_in[20]~input_o\);

-- Location: IOIBUF_X52_Y73_N15
\DPRR_in[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(22),
	o => \DPRR_in[22]~input_o\);

-- Location: LCCOMB_X38_Y41_N6
\datapath_unit|regfile|registers[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[6][0]~feeder_combout\);

-- Location: LCCOMB_X45_Y44_N4
\datapath_unit|regfile|registers[14][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[14][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y38_N24
\datapath_unit|regfile|registers[13][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[13][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y46_N12
\datapath_unit|regfile|registers[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[5][1]~feeder_combout\);

-- Location: LCCOMB_X39_Y44_N16
\datapath_unit|regfile|registers[8][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[8][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[8][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y46_N20
\datapath_unit|regfile|registers[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[9][1]~feeder_combout\);

-- Location: LCCOMB_X45_Y45_N8
\datapath_unit|regfile|registers[11][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[11][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[11][1]~feeder_combout\);

-- Location: LCCOMB_X42_Y46_N18
\datapath_unit|regfile|registers_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[11]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(2),
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[11]~feeder_combout\);

-- Location: LCCOMB_X45_Y44_N2
\datapath_unit|regfile|registers[9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][2]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(2),
	combout => \datapath_unit|regfile|registers[9][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y41_N18
\datapath_unit|regfile|registers[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][2]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(2),
	combout => \datapath_unit|regfile|registers[6][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y40_N26
\datapath_unit|regfile|registers[9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][3]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers[9][3]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N20
\datapath_unit|regfile|registers[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][3]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers[5][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y39_N22
\datapath_unit|regfile|registers_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCCOMB_X43_Y45_N26
\datapath_unit|regfile|registers_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[8]~feeder_combout\ = \datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\,
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y45_N8
\datapath_unit|regfile|registers[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][4]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(4),
	combout => \datapath_unit|regfile|registers[5][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y41_N2
\datapath_unit|regfile|registers[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][4]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(4),
	combout => \datapath_unit|regfile|registers[6][4]~feeder_combout\);

-- Location: LCCOMB_X36_Y40_N16
\datapath_unit|regfile|registers_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(5),
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[14]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N4
\datapath_unit|regfile|registers[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][5]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(5),
	combout => \datapath_unit|regfile|registers[5][5]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N18
\datapath_unit|regfile|registers[9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][5]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(5),
	combout => \datapath_unit|regfile|registers[9][5]~feeder_combout\);

-- Location: LCCOMB_X43_Y39_N30
\datapath_unit|regfile|registers[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][5]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(5),
	combout => \datapath_unit|regfile|registers[4][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y42_N14
\datapath_unit|regfile|registers[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[3][6]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers[3][6]~feeder_combout\);

-- Location: LCCOMB_X39_Y44_N24
\datapath_unit|regfile|registers[10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][6]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers[10][6]~feeder_combout\);

-- Location: LCCOMB_X39_Y46_N0
\datapath_unit|regfile|registers[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][6]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers[5][6]~feeder_combout\);

-- Location: LCCOMB_X39_Y39_N20
\datapath_unit|regfile|registers[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[7][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[7][7]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N26
\datapath_unit|regfile|registers[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[5][7]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N8
\datapath_unit|regfile|registers[9][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[9][7]~feeder_combout\);

-- Location: LCCOMB_X39_Y44_N8
\datapath_unit|regfile|registers[10][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][8]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(8),
	combout => \datapath_unit|regfile|registers[10][8]~feeder_combout\);

-- Location: LCCOMB_X36_Y45_N16
\datapath_unit|regfile|registers[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][8]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(8),
	combout => \datapath_unit|regfile|registers[5][8]~feeder_combout\);

-- Location: LCCOMB_X36_Y45_N14
\datapath_unit|regfile|registers[13][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][8]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(8),
	combout => \datapath_unit|regfile|registers[13][8]~feeder_combout\);

-- Location: LCCOMB_X38_Y41_N16
\datapath_unit|regfile|registers[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][8]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(8),
	combout => \datapath_unit|regfile|registers[6][8]~feeder_combout\);

-- Location: LCCOMB_X38_Y44_N16
\datapath_unit|regfile|registers[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[1][8]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(8),
	combout => \datapath_unit|regfile|registers[1][8]~feeder_combout\);

-- Location: LCCOMB_X41_Y41_N6
\datapath_unit|regfile|registers[11][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[11][9]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(9),
	combout => \datapath_unit|regfile|registers[11][9]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N12
\datapath_unit|regfile|registers[5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][9]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(9),
	combout => \datapath_unit|regfile|registers[5][9]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N6
\datapath_unit|regfile|registers[9][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][9]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(9),
	combout => \datapath_unit|regfile|registers[9][9]~feeder_combout\);

-- Location: LCCOMB_X39_Y46_N8
\datapath_unit|regfile|registers[13][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][10]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(10),
	combout => \datapath_unit|regfile|registers[13][10]~feeder_combout\);

-- Location: LCCOMB_X39_Y44_N0
\datapath_unit|regfile|registers[10][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][10]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(10),
	combout => \datapath_unit|regfile|registers[10][10]~feeder_combout\);

-- Location: LCCOMB_X45_Y40_N0
\datapath_unit|regfile|registers[7][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[7][11]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(11),
	combout => \datapath_unit|regfile|registers[7][11]~feeder_combout\);

-- Location: LCCOMB_X39_Y46_N26
\datapath_unit|regfile|registers[5][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][11]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(11),
	combout => \datapath_unit|regfile|registers[5][11]~feeder_combout\);

-- Location: LCCOMB_X39_Y41_N14
\datapath_unit|regfile|registers[10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][11]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(11),
	combout => \datapath_unit|regfile|registers[10][11]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N10
\datapath_unit|regfile|registers[8][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[8][12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(12),
	combout => \datapath_unit|regfile|registers[8][12]~feeder_combout\);

-- Location: LCCOMB_X38_Y44_N8
\datapath_unit|regfile|registers[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[1][12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(12),
	combout => \datapath_unit|regfile|registers[1][12]~feeder_combout\);

-- Location: LCCOMB_X36_Y44_N28
\datapath_unit|regfile|registers[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[2][12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(12),
	combout => \datapath_unit|regfile|registers[2][12]~feeder_combout\);

-- Location: LCCOMB_X39_Y42_N6
\datapath_unit|regfile|registers[3][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[3][13]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(13),
	combout => \datapath_unit|regfile|registers[3][13]~feeder_combout\);

-- Location: LCCOMB_X39_Y41_N8
\datapath_unit|regfile|registers[10][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][13]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(13),
	combout => \datapath_unit|regfile|registers[10][13]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N16
\datapath_unit|regfile|registers[9][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][13]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(13),
	combout => \datapath_unit|regfile|registers[9][13]~feeder_combout\);

-- Location: LCCOMB_X39_Y46_N2
\datapath_unit|regfile|registers[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[5][14]~feeder_combout\);

-- Location: LCCOMB_X38_Y41_N30
\datapath_unit|regfile|registers[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[6][14]~feeder_combout\);

-- Location: LCCOMB_X36_Y44_N20
\datapath_unit|regfile|registers[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[2][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[2][14]~feeder_combout\);

-- Location: LCCOMB_X39_Y41_N18
\datapath_unit|regfile|registers[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[2][15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(15),
	combout => \datapath_unit|regfile|registers[2][15]~feeder_combout\);

-- Location: LCCOMB_X38_Y40_N14
\datapath_unit|regfile|registers[7][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[7][15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(15),
	combout => \datapath_unit|regfile|registers[7][15]~feeder_combout\);

-- Location: LCCOMB_X38_Y40_N28
\datapath_unit|regfile|registers[9][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(15),
	combout => \datapath_unit|regfile|registers[9][15]~feeder_combout\);

-- Location: LCCOMB_X43_Y39_N12
\datapath_unit|regfile|registers[4][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(15),
	combout => \datapath_unit|regfile|registers[4][15]~feeder_combout\);

-- Location: LCCOMB_X40_Y46_N22
\datapath_unit|regfile|registers[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(15),
	combout => \datapath_unit|regfile|registers[5][15]~feeder_combout\);

-- Location: IOOBUF_X40_Y73_N9
\EOT_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|EOT|s_data_out\(0),
	devoe => ww_devoe,
	o => \EOT_out~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\DPCR_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(0),
	devoe => ww_devoe,
	o => \DPCR_out[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\DPCR_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(1),
	devoe => ww_devoe,
	o => \DPCR_out[1]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\DPCR_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(2),
	devoe => ww_devoe,
	o => \DPCR_out[2]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\DPCR_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(3),
	devoe => ww_devoe,
	o => \DPCR_out[3]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\DPCR_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(4),
	devoe => ww_devoe,
	o => \DPCR_out[4]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\DPCR_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(5),
	devoe => ww_devoe,
	o => \DPCR_out[5]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\DPCR_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(6),
	devoe => ww_devoe,
	o => \DPCR_out[6]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\DPCR_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(7),
	devoe => ww_devoe,
	o => \DPCR_out[7]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\DPCR_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(8),
	devoe => ww_devoe,
	o => \DPCR_out[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\DPCR_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(9),
	devoe => ww_devoe,
	o => \DPCR_out[9]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\DPCR_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(10),
	devoe => ww_devoe,
	o => \DPCR_out[10]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\DPCR_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(11),
	devoe => ww_devoe,
	o => \DPCR_out[11]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\DPCR_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(12),
	devoe => ww_devoe,
	o => \DPCR_out[12]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\DPCR_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(13),
	devoe => ww_devoe,
	o => \DPCR_out[13]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\DPCR_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(14),
	devoe => ww_devoe,
	o => \DPCR_out[14]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\DPCR_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(15),
	devoe => ww_devoe,
	o => \DPCR_out[15]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\DPCR_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(16),
	devoe => ww_devoe,
	o => \DPCR_out[16]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\DPCR_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(17),
	devoe => ww_devoe,
	o => \DPCR_out[17]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\DPCR_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(18),
	devoe => ww_devoe,
	o => \DPCR_out[18]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\DPCR_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(19),
	devoe => ww_devoe,
	o => \DPCR_out[19]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\DPCR_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(20),
	devoe => ww_devoe,
	o => \DPCR_out[20]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\DPCR_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(21),
	devoe => ww_devoe,
	o => \DPCR_out[21]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\DPCR_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(22),
	devoe => ww_devoe,
	o => \DPCR_out[22]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\DPCR_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(23),
	devoe => ww_devoe,
	o => \DPCR_out[23]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\DPCR_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(24),
	devoe => ww_devoe,
	o => \DPCR_out[24]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\DPCR_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(25),
	devoe => ww_devoe,
	o => \DPCR_out[25]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\DPCR_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(26),
	devoe => ww_devoe,
	o => \DPCR_out[26]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\DPCR_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(27),
	devoe => ww_devoe,
	o => \DPCR_out[27]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\DPCR_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(28),
	devoe => ww_devoe,
	o => \DPCR_out[28]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\DPCR_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(29),
	devoe => ww_devoe,
	o => \DPCR_out[29]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\DPCR_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(30),
	devoe => ww_devoe,
	o => \DPCR_out[30]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\DPCR_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|DPCR|s_data_out\(31),
	devoe => ww_devoe,
	o => \DPCR_out[31]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\SVOP_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(0),
	devoe => ww_devoe,
	o => \SVOP_out[0]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\SVOP_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(1),
	devoe => ww_devoe,
	o => \SVOP_out[1]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\SVOP_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(2),
	devoe => ww_devoe,
	o => \SVOP_out[2]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\SVOP_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(3),
	devoe => ww_devoe,
	o => \SVOP_out[3]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\SVOP_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(4),
	devoe => ww_devoe,
	o => \SVOP_out[4]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\SVOP_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(5),
	devoe => ww_devoe,
	o => \SVOP_out[5]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\SVOP_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(6),
	devoe => ww_devoe,
	o => \SVOP_out[6]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\SVOP_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(7),
	devoe => ww_devoe,
	o => \SVOP_out[7]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\SVOP_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(8),
	devoe => ww_devoe,
	o => \SVOP_out[8]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\SVOP_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(9),
	devoe => ww_devoe,
	o => \SVOP_out[9]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\SVOP_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(10),
	devoe => ww_devoe,
	o => \SVOP_out[10]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\SVOP_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(11),
	devoe => ww_devoe,
	o => \SVOP_out[11]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\SVOP_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(12),
	devoe => ww_devoe,
	o => \SVOP_out[12]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\SVOP_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(13),
	devoe => ww_devoe,
	o => \SVOP_out[13]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\SVOP_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(14),
	devoe => ww_devoe,
	o => \SVOP_out[14]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\SVOP_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SVOP|s_data_out\(15),
	devoe => ww_devoe,
	o => \SVOP_out[15]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\SOP_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(0),
	devoe => ww_devoe,
	o => \SOP_out[0]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\SOP_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(1),
	devoe => ww_devoe,
	o => \SOP_out[1]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\SOP_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(2),
	devoe => ww_devoe,
	o => \SOP_out[2]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\SOP_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(3),
	devoe => ww_devoe,
	o => \SOP_out[3]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\SOP_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(4),
	devoe => ww_devoe,
	o => \SOP_out[4]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\SOP_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(5),
	devoe => ww_devoe,
	o => \SOP_out[5]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\SOP_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(6),
	devoe => ww_devoe,
	o => \SOP_out[6]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\SOP_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(7),
	devoe => ww_devoe,
	o => \SOP_out[7]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\SOP_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(8),
	devoe => ww_devoe,
	o => \SOP_out[8]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\SOP_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(9),
	devoe => ww_devoe,
	o => \SOP_out[9]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\SOP_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(10),
	devoe => ww_devoe,
	o => \SOP_out[10]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\SOP_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(11),
	devoe => ww_devoe,
	o => \SOP_out[11]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\SOP_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(12),
	devoe => ww_devoe,
	o => \SOP_out[12]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\SOP_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(13),
	devoe => ww_devoe,
	o => \SOP_out[13]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\SOP_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(14),
	devoe => ww_devoe,
	o => \SOP_out[14]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\SOP_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_unit|SOP|s_data_out\(15),
	devoe => ww_devoe,
	o => \SOP_out[15]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X52_Y73_N22
\DPRR_in[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(1),
	o => \DPRR_in[1]~input_o\);

-- Location: FF_X46_Y72_N21
\control_unit|CS.DR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \control_unit|CS.DS~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.DR~q\);

-- Location: IOIBUF_X38_Y73_N8
\DPRR_in[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(31),
	o => \DPRR_in[31]~input_o\);

-- Location: FF_X52_Y73_N24
\datapath_unit|DPRR|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[1]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(1));

-- Location: LCCOMB_X46_Y41_N0
\control_unit|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector0~1_combout\ = (!\control_unit|CS.DR~q\ & ((\datapath_unit|DPRR|s_data_out\(1)) # (!\control_unit|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector0~0_combout\,
	datac => \control_unit|CS.DR~q\,
	datad => \datapath_unit|DPRR|s_data_out\(1),
	combout => \control_unit|Selector0~1_combout\);

-- Location: FF_X46_Y41_N1
\control_unit|CS.IF1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.IF1~q\);

-- Location: LCCOMB_X46_Y41_N30
\control_unit|CS.IF1S~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|CS.IF1S~0_combout\ = !\control_unit|CS.IF1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \control_unit|CS.IF1~q\,
	combout => \control_unit|CS.IF1S~0_combout\);

-- Location: FF_X46_Y41_N31
\control_unit|CS.IF1S\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|CS.IF1S~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.IF1S~q\);

-- Location: FF_X46_Y41_N3
\control_unit|CS.ID1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \control_unit|CS.IF1S~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.ID1~q\);

-- Location: FF_X43_Y42_N1
\datapath_unit|ir|upper_reg|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~19_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(13));

-- Location: LCCOMB_X41_Y39_N20
\datapath_unit|ir|upper_reg|s_data_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|ir|upper_reg|s_data_out[9]~feeder_combout\ = \datapath_unit|memory|ram_a|auto_generated|mux3|_~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~29_combout\,
	combout => \datapath_unit|ir|upper_reg|s_data_out[9]~feeder_combout\);

-- Location: FF_X41_Y39_N21
\datapath_unit|ir|upper_reg|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|ir|upper_reg|s_data_out[9]~feeder_combout\,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(9));

-- Location: FF_X41_Y42_N3
\datapath_unit|ir|upper_reg|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~49_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(14));

-- Location: LCCOMB_X43_Y38_N2
\control_unit|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector20~0_combout\ = (\control_unit|m_addr_sel[2]~2_combout\) # ((\control_unit|CS.SM~q\ & \control_unit|Equal12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.SM~q\,
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \control_unit|Equal12~1_combout\,
	combout => \control_unit|Selector20~0_combout\);

-- Location: LCCOMB_X42_Y41_N8
\control_unit|r_wr_d_sel[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|r_wr_d_sel[1]~1_combout\ = (\control_unit|r_wr_d_sel[1]~0_combout\ & (\datapath_unit|ir|lower_reg|s_data_out\(10) & !\datapath_unit|ir|lower_reg|s_data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_wr_d_sel[1]~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|r_wr_d_sel[1]~1_combout\);

-- Location: LCCOMB_X42_Y38_N30
\control_unit|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal4~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(12) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & !\datapath_unit|ir|lower_reg|s_data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \control_unit|Equal4~1_combout\);

-- Location: LCCOMB_X43_Y38_N30
\control_unit|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal4~2_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(11) & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (!\datapath_unit|ir|lower_reg|s_data_out\(8) & \control_unit|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \control_unit|Equal4~1_combout\,
	combout => \control_unit|Equal4~2_combout\);

-- Location: FF_X41_Y42_N13
\datapath_unit|ir|upper_reg|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~44_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(15));

-- Location: FF_X41_Y42_N17
\datapath_unit|ir|upper_reg|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~39_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(4));

-- Location: IOIBUF_X0_Y34_N15
\SIP_in[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(4),
	o => \SIP_in[4]~input_o\);

-- Location: FF_X0_Y34_N17
\datapath_unit|SIP|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[4]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(4));

-- Location: LCCOMB_X42_Y41_N30
\datapath_unit|s_r_wr_mux_output[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[14]~11_combout\ = (\control_unit|Selector16~4_combout\ & ((!\control_unit|Selector15~0_combout\) # (!\control_unit|r_wr_d_sel[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector16~4_combout\,
	datab => \control_unit|r_wr_d_sel[1]~1_combout\,
	datad => \control_unit|Selector15~0_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[14]~11_combout\);

-- Location: LCCOMB_X45_Y42_N16
\datapath_unit|s_r_wr_mux_output[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[4]~16_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\,
	datab => \control_unit|Selector15~0_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	combout => \datapath_unit|s_r_wr_mux_output[4]~16_combout\);

-- Location: LCCOMB_X45_Y42_N14
\datapath_unit|s_r_wr_mux_output[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[4]~17_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(4) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[4]~16_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|SIP|s_data_out\(4),
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[4]~16_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[4]~17_combout\);

-- Location: LCCOMB_X41_Y40_N0
\control_unit|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector11~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \datapath_unit|ir|lower_reg|s_data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Selector11~1_combout\);

-- Location: LCCOMB_X42_Y41_N22
\control_unit|state_transition_logic~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|state_transition_logic~2_combout\ = (\control_unit|Selector11~1_combout\ & ((\datapath_unit|ir|lower_reg|s_data_out\(12) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & \datapath_unit|ir|lower_reg|s_data_out\(13))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(12) & ((!\datapath_unit|ir|lower_reg|s_data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datad => \control_unit|Selector11~1_combout\,
	combout => \control_unit|state_transition_logic~2_combout\);

-- Location: LCCOMB_X43_Y38_N8
\control_unit|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector4~3_combout\ = (!\control_unit|Equal5~0_combout\ & !\control_unit|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal5~0_combout\,
	datad => \control_unit|Equal12~1_combout\,
	combout => \control_unit|Selector4~3_combout\);

-- Location: LCCOMB_X43_Y38_N14
\control_unit|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector1~2_combout\ = (\control_unit|Selector1~5_combout\ & (\control_unit|Selector4~3_combout\ & ((!\control_unit|state_transition_logic~1_combout\) # (!\control_unit|Equal4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal4~2_combout\,
	datab => \control_unit|Selector1~5_combout\,
	datac => \control_unit|Selector4~3_combout\,
	datad => \control_unit|state_transition_logic~1_combout\,
	combout => \control_unit|Selector1~2_combout\);

-- Location: LCCOMB_X41_Y40_N22
\control_unit|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal6~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(12) & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & !\datapath_unit|ir|lower_reg|s_data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \control_unit|Equal6~1_combout\);

-- Location: LCCOMB_X45_Y41_N2
\control_unit|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector1~3_combout\ = ((!\datapath_unit|ir|lower_reg|s_data_out\(11) & !\datapath_unit|ir|lower_reg|s_data_out\(10))) # (!\control_unit|Equal6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \control_unit|Equal6~1_combout\,
	combout => \control_unit|Selector1~3_combout\);

-- Location: LCCOMB_X45_Y41_N30
\control_unit|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector1~4_combout\ = (\control_unit|Selector4~2_combout\ & ((\control_unit|state_transition_logic~2_combout\) # ((\control_unit|Selector1~2_combout\ & \control_unit|Selector1~3_combout\)))) # (!\control_unit|Selector4~2_combout\ & 
-- (((\control_unit|Selector1~2_combout\ & \control_unit|Selector1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector4~2_combout\,
	datab => \control_unit|state_transition_logic~2_combout\,
	datac => \control_unit|Selector1~2_combout\,
	datad => \control_unit|Selector1~3_combout\,
	combout => \control_unit|Selector1~4_combout\);

-- Location: FF_X45_Y41_N31
\control_unit|CS.EX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.EX~q\);

-- Location: LCCOMB_X43_Y39_N28
\control_unit|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector11~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(13) & \control_unit|CS.EX~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datad => \control_unit|CS.EX~q\,
	combout => \control_unit|Selector11~0_combout\);

-- Location: LCCOMB_X42_Y39_N26
\control_unit|alu_op[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|alu_op[2]~5_combout\ = (\control_unit|alu_op[2]~4_combout\ & (\datapath_unit|ir|lower_reg|s_data_out\(11) & (!\datapath_unit|ir|lower_reg|s_data_out\(8) & \control_unit|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~4_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \control_unit|Selector11~0_combout\,
	combout => \control_unit|alu_op[2]~5_combout\);

-- Location: LCCOMB_X41_Y41_N0
\control_unit|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector8~0_combout\ = (\control_unit|CS.JP~q\ & (\datapath_unit|ir|lower_reg|s_data_out\(11) & (\datapath_unit|ir|lower_reg|s_data_out\(10) & \control_unit|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.JP~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \control_unit|Equal6~1_combout\,
	combout => \control_unit|Selector8~0_combout\);

-- Location: LCCOMB_X41_Y41_N28
\control_unit|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector9~2_combout\ = (\control_unit|Selector9~1_combout\ & (\control_unit|CS.EX~q\ & !\datapath_unit|ir|lower_reg|s_data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector9~1_combout\,
	datac => \control_unit|CS.EX~q\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \control_unit|Selector9~2_combout\);

-- Location: LCCOMB_X41_Y41_N20
\datapath_unit|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|Equal25~0_combout\ = ((\control_unit|Selector8~0_combout\) # (\control_unit|Selector9~2_combout\)) # (!\control_unit|Selector9~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector9~3_combout\,
	datab => \control_unit|Selector8~0_combout\,
	datad => \control_unit|Selector9~2_combout\,
	combout => \datapath_unit|Equal25~0_combout\);

-- Location: LCCOMB_X40_Y46_N30
\datapath_unit|s_alu_src_b_mux_output[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(15)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~18_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(15),
	datad => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\);

-- Location: LCCOMB_X41_Y40_N8
\datapath_unit|s_alu_src_a_mux_output[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[15]~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (!\datapath_unit|ir|lower_reg|s_data_out\(13) & (\datapath_unit|ir|lower_reg|s_data_out\(9) & \datapath_unit|ir|lower_reg|s_data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(8),
	combout => \datapath_unit|s_alu_src_a_mux_output[15]~1_combout\);

-- Location: LCCOMB_X41_Y40_N30
\datapath_unit|s_alu_src_a_mux_output[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[15]~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(14) & (!\datapath_unit|ir|lower_reg|s_data_out\(15) & ((!\datapath_unit|ir|lower_reg|s_data_out\(13)) # (!\datapath_unit|ir|lower_reg|s_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \datapath_unit|s_alu_src_a_mux_output[15]~0_combout\);

-- Location: LCCOMB_X41_Y40_N2
\datapath_unit|s_alu_src_a_mux_output[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[15]~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(11) & (((\datapath_unit|s_alu_src_a_mux_output[15]~0_combout\ & \control_unit|Selector11~1_combout\)))) # (!\datapath_unit|ir|lower_reg|s_data_out\(11) & 
-- ((\datapath_unit|s_alu_src_a_mux_output[15]~1_combout\) # ((\datapath_unit|s_alu_src_a_mux_output[15]~0_combout\ & \control_unit|Selector11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~1_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[15]~0_combout\,
	datad => \control_unit|Selector11~1_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[15]~2_combout\);

-- Location: LCCOMB_X41_Y40_N20
\datapath_unit|s_alu_src_a_mux_output[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ = (\control_unit|CS.EX~q\ & (\datapath_unit|s_alu_src_a_mux_output[15]~2_combout\ & (\datapath_unit|ir|lower_reg|s_data_out\(13) $ (!\datapath_unit|ir|lower_reg|s_data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \control_unit|CS.EX~q\,
	datad => \datapath_unit|s_alu_src_a_mux_output[15]~2_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\);

-- Location: LCCOMB_X42_Y42_N18
\control_unit|r_rd_sel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|r_rd_sel~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(15) & \datapath_unit|ir|lower_reg|s_data_out\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(14),
	combout => \control_unit|r_rd_sel~2_combout\);

-- Location: FF_X41_Y42_N19
\datapath_unit|ir|upper_reg|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~64_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(6));

-- Location: LCCOMB_X39_Y42_N28
\datapath_unit|s_m_data_mux_output[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[6]~26_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & (\datapath_unit|PC|s_data_out\(6))) # (!\control_unit|Selector20~0_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|PC|s_data_out\(6),
	datab => \datapath_unit|ir|upper_reg|s_data_out\(6),
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \control_unit|Selector20~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[6]~26_combout\);

-- Location: LCCOMB_X42_Y39_N30
\control_unit|alu_op[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|alu_op[2]~4_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(9) & (\datapath_unit|ir|lower_reg|s_data_out\(10) & \datapath_unit|ir|lower_reg|s_data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(12),
	combout => \control_unit|alu_op[2]~4_combout\);

-- Location: LCCOMB_X46_Y41_N28
\control_unit|Selector16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector16~5_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\datapath_unit|ir|lower_reg|s_data_out\(15) & (\control_unit|Equal4~1_combout\ & !\datapath_unit|ir|lower_reg|s_data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datac => \control_unit|Equal4~1_combout\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(8),
	combout => \control_unit|Selector16~5_combout\);

-- Location: LCCOMB_X46_Y41_N4
\control_unit|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector16~3_combout\ = (\control_unit|Selector16~5_combout\) # ((\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(13) & \control_unit|alu_op[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datac => \control_unit|alu_op[2]~4_combout\,
	datad => \control_unit|Selector16~5_combout\,
	combout => \control_unit|Selector16~3_combout\);

-- Location: LCCOMB_X46_Y41_N20
\control_unit|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector16~2_combout\ = (\control_unit|Selector13~8_combout\) # ((\datapath_unit|ir|lower_reg|s_data_out\(15) & \control_unit|CS.MA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~8_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datad => \control_unit|CS.MA~q\,
	combout => \control_unit|Selector16~2_combout\);

-- Location: LCCOMB_X46_Y41_N24
\control_unit|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector16~4_combout\ = (\control_unit|Selector16~2_combout\) # ((\control_unit|CS.LR~q\ & (!\datapath_unit|ir|lower_reg|s_data_out\(11) & \control_unit|Selector16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.LR~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \control_unit|Selector16~3_combout\,
	datad => \control_unit|Selector16~2_combout\,
	combout => \control_unit|Selector16~4_combout\);

-- Location: LCCOMB_X42_Y41_N12
\datapath_unit|s_r_wr_mux_output[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[14]~40_combout\ = (\control_unit|Selector16~4_combout\) # ((\control_unit|r_wr_d_sel[1]~0_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(11) & \datapath_unit|ir|lower_reg|s_data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_wr_d_sel[1]~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \control_unit|Selector16~4_combout\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(10),
	combout => \datapath_unit|s_r_wr_mux_output[14]~40_combout\);

-- Location: LCCOMB_X41_Y42_N18
\datapath_unit|s_alu_src_b_mux_output[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(6)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~9_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(6),
	datad => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\);

-- Location: LCCOMB_X38_Y42_N22
\datapath_unit|alu_component|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux10~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(6))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(6),
	datab => \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\,
	datac => \control_unit|alu_op[2]~5_combout\,
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux10~0_combout\);

-- Location: LCCOMB_X38_Y42_N8
\datapath_unit|PC|s_data_out[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[6]~6_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux10~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|alu_component|Mux10~3_combout\,
	combout => \datapath_unit|PC|s_data_out[6]~6_combout\);

-- Location: LCCOMB_X41_Y40_N16
\control_unit|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector4~2_combout\ = (\control_unit|CS.ID1~q\ & (\datapath_unit|ir|lower_reg|s_data_out\(15) $ (!\datapath_unit|ir|lower_reg|s_data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \control_unit|CS.ID1~q\,
	combout => \control_unit|Selector4~2_combout\);

-- Location: LCCOMB_X41_Y41_N26
\control_unit|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector5~2_combout\ = (\control_unit|Selector5~3_combout\ & ((\control_unit|Selector4~2_combout\) # ((\control_unit|Selector1~2_combout\ & !\control_unit|Selector1~3_combout\)))) # (!\control_unit|Selector5~3_combout\ & 
-- (((\control_unit|Selector1~2_combout\ & !\control_unit|Selector1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector5~3_combout\,
	datab => \control_unit|Selector4~2_combout\,
	datac => \control_unit|Selector1~2_combout\,
	datad => \control_unit|Selector1~3_combout\,
	combout => \control_unit|Selector5~2_combout\);

-- Location: FF_X41_Y41_N27
\control_unit|CS.JP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.JP~q\);

-- Location: LCCOMB_X42_Y38_N6
\control_unit|pc_src[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|pc_src[0]~2_combout\ = (\control_unit|pc_src[0]~1_combout\ & (\control_unit|Equal6~1_combout\ & \control_unit|CS.JP~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[0]~1_combout\,
	datac => \control_unit|Equal6~1_combout\,
	datad => \control_unit|CS.JP~q\,
	combout => \control_unit|pc_src[0]~2_combout\);

-- Location: LCCOMB_X41_Y41_N30
\datapath_unit|s_alu_src_b_mux_output[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ = (\control_unit|Selector9~2_combout\) # ((!\control_unit|Selector9~3_combout\ & \control_unit|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector9~3_combout\,
	datab => \control_unit|Selector8~0_combout\,
	datad => \control_unit|Selector9~2_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\);

-- Location: LCCOMB_X41_Y42_N8
\datapath_unit|s_alu_src_b_mux_output[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ = (\datapath_unit|ir|upper_reg|s_data_out\(14) & ((\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\) # ((\datapath_unit|regfile|data_out_b[0]~17_combout\ & !\datapath_unit|Equal25~0_combout\)))) # 
-- (!\datapath_unit|ir|upper_reg|s_data_out\(14) & (\datapath_unit|regfile|data_out_b[0]~17_combout\ & (!\datapath_unit|Equal25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(14),
	datab => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	datac => \datapath_unit|Equal25~0_combout\,
	datad => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\);

-- Location: IOIBUF_X0_Y32_N15
\SIP_in[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(13),
	o => \SIP_in[13]~input_o\);

-- Location: FF_X0_Y32_N17
\datapath_unit|SIP|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[13]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(13));

-- Location: LCCOMB_X46_Y39_N20
\datapath_unit|s_r_wr_mux_output[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[13]~34_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\,
	datab => \control_unit|Selector15~0_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[13]~34_combout\);

-- Location: LCCOMB_X46_Y39_N6
\datapath_unit|s_r_wr_mux_output[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[13]~35_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(13) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[13]~34_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|SIP|s_data_out\(13),
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[13]~34_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[13]~35_combout\);

-- Location: LCCOMB_X39_Y42_N22
\datapath_unit|s_r_wr_mux_output[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(13) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[13]~35_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[13]~35_combout\ & 
-- ((\datapath_unit|alu_component|Mux3~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[13]~35_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(13),
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[13]~35_combout\,
	datad => \datapath_unit|alu_component|Mux3~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(13));

-- Location: FF_X39_Y43_N25
\datapath_unit|regfile|registers_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(22));

-- Location: FF_X41_Y40_N5
\datapath_unit|ir|upper_reg|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~54_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(5));

-- Location: LCCOMB_X42_Y41_N24
\datapath_unit|s_r_wr_mux_output[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[14]~12_combout\ = (\control_unit|r_wr_d_sel[1]~1_combout\) # ((!\control_unit|Selector16~4_combout\ & \control_unit|Selector15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector16~4_combout\,
	datab => \control_unit|r_wr_d_sel[1]~1_combout\,
	datad => \control_unit|Selector15~0_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[14]~12_combout\);

-- Location: IOIBUF_X49_Y73_N15
\DPRR_in[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(12),
	o => \DPRR_in[12]~input_o\);

-- Location: FF_X49_Y73_N17
\datapath_unit|DPRR|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[12]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(12));

-- Location: LCCOMB_X45_Y41_N24
\control_unit|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal4~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & !\datapath_unit|ir|lower_reg|s_data_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(9),
	combout => \control_unit|Equal4~0_combout\);

-- Location: LCCOMB_X43_Y45_N20
\datapath_unit|s_r_wr_r_mux_output[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(6) & (((!\control_unit|wr_DPCR~0_combout\) # (!\control_unit|CS.DS~q\)) # (!\control_unit|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(6),
	datab => \control_unit|Equal4~0_combout\,
	datac => \control_unit|CS.DS~q\,
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\);

-- Location: IOIBUF_X40_Y73_N1
\DPRR_in[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(0),
	o => \DPRR_in[0]~input_o\);

-- Location: FF_X40_Y73_N3
\datapath_unit|DPRR|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[0]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(0));

-- Location: LCCOMB_X43_Y42_N20
\datapath_unit|s_m_data_mux_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output\(0) = (\datapath_unit|s_m_data_mux_output[0]~15_combout\ & (((\datapath_unit|DPRR|s_data_out\(0))) # (!\datapath_unit|s_m_data_mux_output[1]~0_combout\))) # (!\datapath_unit|s_m_data_mux_output[0]~15_combout\ & 
-- (\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[0]~15_combout\,
	datab => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datac => \datapath_unit|DPRR|s_data_out\(0),
	datad => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	combout => \datapath_unit|s_m_data_mux_output\(0));

-- Location: IOIBUF_X45_Y73_N1
\DPRR_in[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(14),
	o => \DPRR_in[14]~input_o\);

-- Location: FF_X45_Y73_N3
\datapath_unit|DPRR|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[14]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(14));

-- Location: LCCOMB_X39_Y42_N20
\datapath_unit|s_m_data_mux_output[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[2]~29_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(2)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(2),
	datac => \datapath_unit|PC|s_data_out\(2),
	datad => \control_unit|Selector20~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[2]~29_combout\);

-- Location: LCCOMB_X43_Y38_N22
\datapath_unit|s_m_data_mux_output[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[1]~14_combout\ = ((\control_unit|m_addr_sel[2]~2_combout\) # ((!\datapath_unit|ir|lower_reg|s_data_out\(15) & !\control_unit|Equal12~1_combout\))) # (!\control_unit|CS.SM~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \control_unit|CS.SM~q\,
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \control_unit|Equal12~1_combout\,
	combout => \datapath_unit|s_m_data_mux_output[1]~14_combout\);

-- Location: LCCOMB_X43_Y38_N4
\datapath_unit|s_m_data_mux_output[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[1]~13_combout\ = (!\control_unit|m_addr_sel[2]~2_combout\ & (((\control_unit|Equal12~1_combout\) # (!\control_unit|CS.SM~q\)) # (!\datapath_unit|ir|lower_reg|s_data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \control_unit|CS.SM~q\,
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \control_unit|Equal12~1_combout\,
	combout => \datapath_unit|s_m_data_mux_output[1]~13_combout\);

-- Location: LCCOMB_X43_Y42_N26
\datapath_unit|s_m_data_mux_output[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[1]~28_combout\ = (\datapath_unit|s_m_data_mux_output[1]~14_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(1)) # ((!\datapath_unit|s_m_data_mux_output[1]~13_combout\)))) # 
-- (!\datapath_unit|s_m_data_mux_output[1]~14_combout\ & (((\datapath_unit|PC|s_data_out\(1) & \datapath_unit|s_m_data_mux_output[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(1),
	datab => \datapath_unit|s_m_data_mux_output[1]~14_combout\,
	datac => \datapath_unit|PC|s_data_out\(1),
	datad => \datapath_unit|s_m_data_mux_output[1]~13_combout\,
	combout => \datapath_unit|s_m_data_mux_output[1]~28_combout\);

-- Location: LCCOMB_X41_Y45_N26
\datapath_unit|s_m_data_mux_output[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output\(1) = (\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\datapath_unit|s_m_data_mux_output[1]~28_combout\ & (\datapath_unit|DPRR|s_data_out\(1))) # (!\datapath_unit|s_m_data_mux_output[1]~28_combout\ & 
-- ((\datapath_unit|regfile|data_out_b[0]~4_combout\))))) # (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (((\datapath_unit|s_m_data_mux_output[1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(1),
	datab => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~28_combout\,
	combout => \datapath_unit|s_m_data_mux_output\(1));

-- Location: IOIBUF_X47_Y73_N15
\DPRR_in[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(15),
	o => \DPRR_in[15]~input_o\);

-- Location: FF_X47_Y73_N17
\datapath_unit|DPRR|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[15]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(15));

-- Location: LCCOMB_X42_Y39_N2
\control_unit|NS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|NS~1_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(13)) # ((\datapath_unit|ir|lower_reg|s_data_out\(11) & (\datapath_unit|ir|lower_reg|s_data_out\(9))) # (!\datapath_unit|ir|lower_reg|s_data_out\(11) & 
-- ((\datapath_unit|ir|lower_reg|s_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(10),
	combout => \control_unit|NS~1_combout\);

-- Location: LCCOMB_X42_Y39_N4
\control_unit|NS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|NS~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(8)) # ((\datapath_unit|ir|lower_reg|s_data_out\(12) & (\control_unit|NS~0_combout\)) # (!\datapath_unit|ir|lower_reg|s_data_out\(12) & ((\control_unit|NS~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|NS~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \control_unit|NS~1_combout\,
	combout => \control_unit|NS~2_combout\);

-- Location: LCCOMB_X42_Y42_N22
\control_unit|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector2~2_combout\ = (\control_unit|Selector2~1_combout\) # ((\control_unit|NS~2_combout\ & \control_unit|Selector4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector2~1_combout\,
	datab => \control_unit|NS~2_combout\,
	datad => \control_unit|Selector4~2_combout\,
	combout => \control_unit|Selector2~2_combout\);

-- Location: FF_X42_Y42_N23
\control_unit|CS.LR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.LR~q\);

-- Location: LCCOMB_X43_Y38_N20
\control_unit|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector17~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(15) & ((\control_unit|CS.MA~q\) # ((\control_unit|Equal4~2_combout\ & \control_unit|CS.LR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \control_unit|CS.MA~q\,
	datac => \control_unit|Equal4~2_combout\,
	datad => \control_unit|CS.LR~q\,
	combout => \control_unit|Selector17~0_combout\);

-- Location: LCCOMB_X43_Y38_N6
\control_unit|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector17~1_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(14) & ((\control_unit|Selector17~0_combout\) # ((\control_unit|CS.SM~q\ & !\control_unit|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.SM~q\,
	datab => \control_unit|Selector17~0_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \control_unit|Equal12~1_combout\,
	combout => \control_unit|Selector17~1_combout\);

-- Location: LCCOMB_X39_Y40_N24
\datapath_unit|s_m_data_mux_output[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[3]~31_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(3)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(3),
	datab => \datapath_unit|PC|s_data_out\(3),
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \control_unit|Selector20~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[3]~31_combout\);

-- Location: LCCOMB_X39_Y40_N2
\datapath_unit|s_m_data_mux_output[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[3]~32_combout\ = (\datapath_unit|s_m_data_mux_output[3]~31_combout\) # ((\datapath_unit|regfile|data_out_b[0]~6_combout\ & (!\control_unit|Selector20~0_combout\ & \datapath_unit|s_m_data_mux_output[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|s_m_data_mux_output[3]~31_combout\,
	combout => \datapath_unit|s_m_data_mux_output[3]~32_combout\);

-- Location: LCCOMB_X40_Y45_N0
\datapath_unit|PC|s_data_out[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[4]~4_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux12~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	datad => \datapath_unit|alu_component|Mux12~3_combout\,
	combout => \datapath_unit|PC|s_data_out[4]~4_combout\);

-- Location: FF_X40_Y45_N1
\datapath_unit|PC|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[4]~4_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(4),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(4));

-- Location: LCCOMB_X36_Y45_N18
\datapath_unit|regfile|registers[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][4]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(4),
	combout => \datapath_unit|regfile|registers[13][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y40_N28
\datapath_unit|regfile|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~20_combout\ = (\datapath_unit|regfile|Decoder0~8_combout\ & \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|Decoder0~8_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~20_combout\);

-- Location: FF_X36_Y45_N19
\datapath_unit|regfile|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][4]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][4]~q\);

-- Location: LCCOMB_X45_Y40_N10
\datapath_unit|regfile|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~14_combout\ = (\control_unit|Selector13~7_combout\ & (\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & (\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	combout => \datapath_unit|regfile|Decoder0~14_combout\);

-- Location: LCCOMB_X42_Y40_N20
\datapath_unit|regfile|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~23_combout\ = (\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|regfile|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	datad => \datapath_unit|regfile|Decoder0~14_combout\,
	combout => \datapath_unit|regfile|Decoder0~23_combout\);

-- Location: FF_X42_Y45_N23
\datapath_unit|regfile|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][4]~q\);

-- Location: LCCOMB_X43_Y41_N14
\datapath_unit|regfile|registers[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][4]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(4),
	combout => \datapath_unit|regfile|registers[14][4]~feeder_combout\);

-- Location: LCCOMB_X36_Y44_N0
\datapath_unit|regfile|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~10_combout\ = (\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & (\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & (\control_unit|Selector13~7_combout\ & !\datapath_unit|s_r_wr_r_mux_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	datac => \control_unit|Selector13~7_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	combout => \datapath_unit|regfile|Decoder0~10_combout\);

-- Location: LCCOMB_X36_Y44_N12
\datapath_unit|regfile|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~21_combout\ = (\datapath_unit|regfile|Decoder0~10_combout\ & \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|Decoder0~10_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~21_combout\);

-- Location: FF_X43_Y41_N15
\datapath_unit|regfile|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][4]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][4]~q\);

-- Location: LCCOMB_X43_Y39_N18
\datapath_unit|regfile|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~12_combout\ = (\control_unit|Selector13~7_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[0]~0_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	combout => \datapath_unit|regfile|Decoder0~12_combout\);

-- Location: LCCOMB_X43_Y39_N22
\datapath_unit|regfile|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~22_combout\ = (\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|regfile|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	datad => \datapath_unit|regfile|Decoder0~12_combout\,
	combout => \datapath_unit|regfile|Decoder0~22_combout\);

-- Location: FF_X42_Y45_N29
\datapath_unit|regfile|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][4]~q\);

-- Location: LCCOMB_X42_Y42_N12
\datapath_unit|s_r_rd_mux_a_output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(5)) # ((!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\control_unit|wr_DPCR~0_combout\ & \control_unit|r_rd_sel~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \control_unit|wr_DPCR~0_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(5),
	datad => \control_unit|r_rd_sel~2_combout\,
	combout => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\);

-- Location: LCCOMB_X42_Y45_N28
\datapath_unit|regfile|data_out_a[4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~52_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[14][4]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[14][4]~q\,
	datac => \datapath_unit|regfile|registers[12][4]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~52_combout\);

-- Location: LCCOMB_X42_Y45_N22
\datapath_unit|regfile|data_out_a[4]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~53_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[4]~52_combout\ & ((\datapath_unit|regfile|registers[15][4]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[4]~52_combout\ & (\datapath_unit|regfile|registers[13][4]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[4]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[13][4]~q\,
	datac => \datapath_unit|regfile|registers[15][4]~q\,
	datad => \datapath_unit|regfile|data_out_a[4]~52_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~53_combout\);

-- Location: LCCOMB_X45_Y40_N24
\datapath_unit|regfile|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~0_combout\ = (\control_unit|Selector13~7_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & (\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & !\datapath_unit|s_r_wr_r_mux_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	combout => \datapath_unit|regfile|Decoder0~0_combout\);

-- Location: LCCOMB_X42_Y40_N4
\datapath_unit|regfile|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~1_combout\ = (\datapath_unit|regfile|Decoder0~0_combout\ & \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|Decoder0~0_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~1_combout\);

-- Location: FF_X40_Y45_N31
\datapath_unit|regfile|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(4),
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][4]~q\);

-- Location: LCCOMB_X43_Y44_N8
\datapath_unit|regfile|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~5_combout\ = (\datapath_unit|regfile|Decoder0~4_combout\ & \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|Decoder0~4_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~5_combout\);

-- Location: FF_X38_Y44_N1
\datapath_unit|regfile|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][4]~q\);

-- Location: LCCOMB_X42_Y40_N24
\datapath_unit|regfile|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~3_combout\ = (\datapath_unit|regfile|Decoder0~2_combout\ & \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|Decoder0~2_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~3_combout\);

-- Location: FF_X39_Y44_N19
\datapath_unit|regfile|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][4]~q\);

-- Location: LCCOMB_X42_Y42_N28
\datapath_unit|s_r_rd_mux_a_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(4)) # ((\control_unit|r_rd_sel~2_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \control_unit|wr_DPCR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~2_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(4),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\);

-- Location: LCCOMB_X39_Y44_N18
\datapath_unit|regfile|data_out_a[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~45_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[9][4]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][4]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[8][4]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~45_combout\);

-- Location: LCCOMB_X38_Y44_N0
\datapath_unit|regfile|data_out_a[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~46_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[4]~45_combout\ & ((\datapath_unit|regfile|registers[11][4]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[4]~45_combout\ & (\datapath_unit|regfile|registers[10][4]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[10][4]~q\,
	datac => \datapath_unit|regfile|registers[11][4]~q\,
	datad => \datapath_unit|regfile|data_out_a[4]~45_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~46_combout\);

-- Location: LCCOMB_X42_Y42_N24
\datapath_unit|s_r_rd_mux_a_output[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(7) & (((\datapath_unit|ir|lower_reg|s_data_out\(9)) # (!\control_unit|r_rd_sel~2_combout\)) # (!\control_unit|wr_DPCR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(7),
	datab => \control_unit|wr_DPCR~0_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \control_unit|r_rd_sel~2_combout\,
	combout => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\);

-- Location: LCCOMB_X42_Y40_N16
\datapath_unit|regfile|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~15_combout\ = (!\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|regfile|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	datad => \datapath_unit|regfile|Decoder0~14_combout\,
	combout => \datapath_unit|regfile|Decoder0~15_combout\);

-- Location: FF_X39_Y45_N5
\datapath_unit|regfile|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][4]~q\);

-- Location: LCCOMB_X43_Y39_N8
\datapath_unit|regfile|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~13_combout\ = (!\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|regfile|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	datad => \datapath_unit|regfile|Decoder0~12_combout\,
	combout => \datapath_unit|regfile|Decoder0~13_combout\);

-- Location: FF_X39_Y45_N7
\datapath_unit|regfile|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][4]~q\);

-- Location: LCCOMB_X39_Y45_N6
\datapath_unit|regfile|data_out_a[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~47_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[6][4]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|registers[4][4]~q\ & !\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[6][4]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[4][4]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~47_combout\);

-- Location: LCCOMB_X39_Y45_N4
\datapath_unit|regfile|data_out_a[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~48_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[4]~47_combout\ & ((\datapath_unit|regfile|registers[7][4]~q\))) # (!\datapath_unit|regfile|data_out_a[4]~47_combout\ 
-- & (\datapath_unit|regfile|registers[5][4]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[4]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][4]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[7][4]~q\,
	datad => \datapath_unit|regfile|data_out_a[4]~47_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~48_combout\);

-- Location: LCCOMB_X42_Y40_N12
\datapath_unit|regfile|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~16_combout\ = (\datapath_unit|regfile|Decoder0~0_combout\ & !\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|Decoder0~0_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~16_combout\);

-- Location: FF_X41_Y43_N7
\datapath_unit|regfile|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][4]~q\);

-- Location: LCCOMB_X43_Y44_N6
\datapath_unit|regfile|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~19_combout\ = (\datapath_unit|regfile|Decoder0~4_combout\ & !\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|Decoder0~4_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~19_combout\);

-- Location: FF_X42_Y44_N1
\datapath_unit|regfile|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][4]~q\);

-- Location: LCCOMB_X42_Y40_N14
\datapath_unit|regfile|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~18_combout\ = (\datapath_unit|regfile|Decoder0~2_combout\ & !\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|Decoder0~2_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~18_combout\);

-- Location: FF_X42_Y44_N23
\datapath_unit|regfile|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][4]~q\);

-- Location: LCCOMB_X42_Y44_N22
\datapath_unit|regfile|data_out_a[4]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~49_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[1][4]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[0][4]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[1][4]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[0][4]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~49_combout\);

-- Location: LCCOMB_X42_Y44_N0
\datapath_unit|regfile|data_out_a[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~50_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[4]~49_combout\ & ((\datapath_unit|regfile|registers[3][4]~q\))) # (!\datapath_unit|regfile|data_out_a[4]~49_combout\ 
-- & (\datapath_unit|regfile|registers[2][4]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[4]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[2][4]~q\,
	datac => \datapath_unit|regfile|registers[3][4]~q\,
	datad => \datapath_unit|regfile|data_out_a[4]~49_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~50_combout\);

-- Location: LCCOMB_X40_Y45_N28
\datapath_unit|regfile|data_out_a[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~51_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\) # ((\datapath_unit|regfile|data_out_a[4]~48_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[4]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|data_out_a[4]~48_combout\,
	datad => \datapath_unit|regfile|data_out_a[4]~50_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~51_combout\);

-- Location: LCCOMB_X40_Y45_N14
\datapath_unit|regfile|data_out_a[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[4]~54_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[4]~51_combout\ & (\datapath_unit|regfile|data_out_a[4]~53_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[4]~51_combout\ & ((\datapath_unit|regfile|data_out_a[4]~46_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[4]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[4]~53_combout\,
	datac => \datapath_unit|regfile|data_out_a[4]~46_combout\,
	datad => \datapath_unit|regfile|data_out_a[4]~51_combout\,
	combout => \datapath_unit|regfile|data_out_a[4]~54_combout\);

-- Location: LCCOMB_X40_Y45_N20
\datapath_unit|s_m_addr_mux_output[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[4]~20_combout\ = (\control_unit|Selector18~2_combout\ & (((\control_unit|Selector17~1_combout\)))) # (!\control_unit|Selector18~2_combout\ & ((\control_unit|Selector17~1_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[4]~54_combout\))) # (!\control_unit|Selector17~1_combout\ & (\datapath_unit|PC|s_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(4),
	datac => \datapath_unit|regfile|data_out_a[4]~54_combout\,
	datad => \control_unit|Selector17~1_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[4]~20_combout\);

-- Location: LCCOMB_X40_Y45_N18
\datapath_unit|s_m_addr_mux_output[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[4]~21_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[4]~20_combout\ & ((\datapath_unit|regfile|data_out_b[0]~7_combout\))) # (!\datapath_unit|s_m_addr_mux_output[4]~20_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(4))))) # (!\control_unit|Selector18~2_combout\ & (((\datapath_unit|s_m_addr_mux_output[4]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~2_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(4),
	datac => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[4]~20_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[4]~21_combout\);

-- Location: IOIBUF_X42_Y73_N8
\DPRR_in[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(16),
	o => \DPRR_in[16]~input_o\);

-- Location: FF_X42_Y73_N10
\datapath_unit|DPRR|s_data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[16]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(16));

-- Location: LCCOMB_X42_Y46_N6
\datapath_unit|s_m_addr_mux_output[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[4]~22_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|DPRR|s_data_out\(16)))) # (!\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|s_m_addr_mux_output[4]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|s_m_addr_mux_output[4]~21_combout\,
	datad => \datapath_unit|DPRR|s_data_out\(16),
	combout => \datapath_unit|s_m_addr_mux_output[4]~22_combout\);

-- Location: LCCOMB_X36_Y42_N24
\~QUARTUS_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X41_Y45_N4
\datapath_unit|s_r_wr_mux_output[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[1]~6_combout\ = (\datapath_unit|SIP|s_data_out\(1) & (\control_unit|r_wr_d_sel[1]~1_combout\ & (!\control_unit|Selector15~0_combout\ & \control_unit|Selector16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|SIP|s_data_out\(1),
	datab => \control_unit|r_wr_d_sel[1]~1_combout\,
	datac => \control_unit|Selector15~0_combout\,
	datad => \control_unit|Selector16~4_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[1]~6_combout\);

-- Location: LCCOMB_X42_Y39_N8
\control_unit|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector11~2_combout\ = (\control_unit|Selector8~0_combout\) # ((!\datapath_unit|ir|lower_reg|s_data_out\(12) & (\control_unit|Selector11~0_combout\ & \control_unit|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datab => \control_unit|Selector11~0_combout\,
	datac => \control_unit|Selector11~1_combout\,
	datad => \control_unit|Selector8~0_combout\,
	combout => \control_unit|Selector11~2_combout\);

-- Location: LCCOMB_X41_Y39_N6
\datapath_unit|ir|upper_reg|s_data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|ir|upper_reg|s_data_out[1]~feeder_combout\ = \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\,
	combout => \datapath_unit|ir|upper_reg|s_data_out[1]~feeder_combout\);

-- Location: FF_X41_Y39_N7
\datapath_unit|ir|upper_reg|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|ir|upper_reg|s_data_out[1]~feeder_combout\,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(1));

-- Location: LCCOMB_X38_Y41_N8
\datapath_unit|regfile|registers[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[6][1]~feeder_combout\);

-- Location: LCCOMB_X36_Y44_N30
\datapath_unit|regfile|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~11_combout\ = (\datapath_unit|regfile|Decoder0~10_combout\ & !\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|Decoder0~10_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~11_combout\);

-- Location: FF_X38_Y41_N9
\datapath_unit|regfile|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][1]~q\);

-- Location: FF_X43_Y41_N13
\datapath_unit|regfile|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][1]~q\);

-- Location: LCCOMB_X39_Y41_N4
\datapath_unit|regfile|registers[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[10][1]~feeder_combout\);

-- Location: FF_X39_Y41_N5
\datapath_unit|regfile|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][1]~q\);

-- Location: FF_X43_Y41_N3
\datapath_unit|regfile|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][1]~q\);

-- Location: LCCOMB_X43_Y41_N2
\datapath_unit|regfile|data_out_a[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~12_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[10][1]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[2][1]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[10][1]~q\,
	datac => \datapath_unit|regfile|registers[2][1]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~12_combout\);

-- Location: LCCOMB_X43_Y41_N12
\datapath_unit|regfile|data_out_a[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~13_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[1]~12_combout\ & ((\datapath_unit|regfile|registers[14][1]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[1]~12_combout\ & (\datapath_unit|regfile|registers[6][1]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[6][1]~q\,
	datac => \datapath_unit|regfile|registers[14][1]~q\,
	datad => \datapath_unit|regfile|data_out_a[1]~12_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~13_combout\);

-- Location: FF_X41_Y38_N21
\datapath_unit|regfile|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][1]~q\);

-- Location: LCCOMB_X45_Y40_N16
\datapath_unit|regfile|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~6_combout\ = (\control_unit|Selector13~7_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[2]~2_combout\ & (!\datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ & \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~7_combout\,
	datab => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	datac => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	combout => \datapath_unit|regfile|Decoder0~6_combout\);

-- Location: LCCOMB_X45_Y40_N20
\datapath_unit|regfile|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~17_combout\ = (!\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|regfile|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	datad => \datapath_unit|regfile|Decoder0~6_combout\,
	combout => \datapath_unit|regfile|Decoder0~17_combout\);

-- Location: FF_X41_Y38_N11
\datapath_unit|regfile|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][1]~q\);

-- Location: LCCOMB_X41_Y38_N10
\datapath_unit|regfile|data_out_a[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~14_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[5][1]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[1][1]~q\ & !\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][1]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][1]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~14_combout\);

-- Location: LCCOMB_X41_Y38_N20
\datapath_unit|regfile|data_out_a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~15_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[1]~14_combout\ & ((\datapath_unit|regfile|registers[13][1]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[1]~14_combout\ & (\datapath_unit|regfile|registers[9][1]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][1]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[13][1]~q\,
	datad => \datapath_unit|regfile|data_out_a[1]~14_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~15_combout\);

-- Location: LCCOMB_X39_Y45_N30
\datapath_unit|regfile|registers[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[4][1]~feeder_combout\);

-- Location: FF_X39_Y45_N31
\datapath_unit|regfile|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][1]~q\);

-- Location: FF_X42_Y45_N5
\datapath_unit|regfile|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][1]~q\);

-- Location: FF_X42_Y44_N25
\datapath_unit|regfile|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][1]~q\);

-- Location: LCCOMB_X42_Y44_N24
\datapath_unit|regfile|data_out_a[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~16_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(6) & (((\datapath_unit|ir|lower_reg|s_data_out\(7))))) # (!\datapath_unit|ir|lower_reg|s_data_out\(6) & ((\datapath_unit|ir|lower_reg|s_data_out\(7) & 
-- (\datapath_unit|regfile|registers[8][1]~q\)) # (!\datapath_unit|ir|lower_reg|s_data_out\(7) & ((\datapath_unit|regfile|registers[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[8][1]~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(6),
	datac => \datapath_unit|regfile|registers[0][1]~q\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(7),
	combout => \datapath_unit|regfile|data_out_a[1]~16_combout\);

-- Location: LCCOMB_X42_Y44_N10
\datapath_unit|regfile|data_out_a[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~17_combout\ = (\datapath_unit|regfile|data_out_a[1]~16_combout\ & (((\datapath_unit|ir|lower_reg|s_data_out\(9)) # (!\control_unit|wr_DPCR~0_combout\)) # (!\control_unit|r_rd_sel~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[1]~16_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~17_combout\);

-- Location: LCCOMB_X42_Y45_N4
\datapath_unit|regfile|data_out_a[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~18_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[1]~17_combout\ & ((\datapath_unit|regfile|registers[12][1]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[1]~17_combout\ & (\datapath_unit|regfile|registers[4][1]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[4][1]~q\,
	datac => \datapath_unit|regfile|registers[12][1]~q\,
	datad => \datapath_unit|regfile|data_out_a[1]~17_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~18_combout\);

-- Location: LCCOMB_X41_Y45_N30
\datapath_unit|regfile|data_out_a[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~19_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\) # ((\datapath_unit|regfile|data_out_a[1]~15_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|data_out_a[1]~15_combout\,
	datad => \datapath_unit|regfile|data_out_a[1]~18_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~19_combout\);

-- Location: FF_X42_Y45_N27
\datapath_unit|regfile|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][1]~q\);

-- Location: LCCOMB_X39_Y45_N0
\datapath_unit|regfile|registers[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[7][1]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	combout => \datapath_unit|regfile|registers[7][1]~feeder_combout\);

-- Location: FF_X39_Y45_N1
\datapath_unit|regfile|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[7][1]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][1]~q\);

-- Location: FF_X43_Y44_N1
\datapath_unit|regfile|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[1]~9_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][1]~q\);

-- Location: LCCOMB_X43_Y44_N0
\datapath_unit|regfile|data_out_a[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~20_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[7][1]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[7][1]~q\,
	datac => \datapath_unit|regfile|registers[3][1]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~20_combout\);

-- Location: LCCOMB_X42_Y45_N26
\datapath_unit|regfile|data_out_a[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~21_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[1]~20_combout\ & ((\datapath_unit|regfile|registers[15][1]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[1]~20_combout\ & (\datapath_unit|regfile|registers[11][1]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[11][1]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[15][1]~q\,
	datad => \datapath_unit|regfile|data_out_a[1]~20_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~21_combout\);

-- Location: LCCOMB_X41_Y45_N16
\datapath_unit|regfile|data_out_a[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[1]~22_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[1]~19_combout\ & ((\datapath_unit|regfile|data_out_a[1]~21_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[1]~19_combout\ & (\datapath_unit|regfile|data_out_a[1]~13_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|data_out_a[1]~13_combout\,
	datac => \datapath_unit|regfile|data_out_a[1]~19_combout\,
	datad => \datapath_unit|regfile|data_out_a[1]~21_combout\,
	combout => \datapath_unit|regfile|data_out_a[1]~22_combout\);

-- Location: LCCOMB_X41_Y45_N8
\datapath_unit|s_alu_src_a_mux_output[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[1]~19_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[1]~22_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(1),
	datac => \control_unit|Selector7~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[1]~22_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[1]~19_combout\);

-- Location: LCCOMB_X41_Y45_N18
\datapath_unit|s_alu_src_a_mux_output[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(1) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[1]~19_combout\ & ((\datapath_unit|regfile|data_out_b[0]~4_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[1]~19_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(1))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(1),
	datac => \datapath_unit|s_alu_src_a_mux_output[1]~19_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(1));

-- Location: LCCOMB_X41_Y45_N22
\datapath_unit|s_alu_src_b_mux_output[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(1)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~4_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(1),
	datad => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\);

-- Location: LCCOMB_X42_Y39_N22
\control_unit|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Mux5~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(9) & (\datapath_unit|ir|lower_reg|s_data_out\(8) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & !\datapath_unit|ir|lower_reg|s_data_out\(11)))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (!\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Mux5~0_combout\);

-- Location: LCCOMB_X42_Y39_N16
\control_unit|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector12~0_combout\ = (\control_unit|Selector8~0_combout\) # ((!\datapath_unit|ir|lower_reg|s_data_out\(12) & (\control_unit|Selector11~0_combout\ & \control_unit|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datab => \control_unit|Selector11~0_combout\,
	datac => \control_unit|Mux5~0_combout\,
	datad => \control_unit|Selector8~0_combout\,
	combout => \control_unit|Selector12~0_combout\);

-- Location: LCCOMB_X41_Y45_N6
\datapath_unit|alu_component|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux15~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\))) # (!\control_unit|alu_op[2]~5_combout\ & (\control_unit|Selector12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|Selector12~0_combout\,
	datac => \datapath_unit|alu_component|LessThan0~30_combout\,
	datad => \control_unit|alu_op[2]~5_combout\,
	combout => \datapath_unit|alu_component|Mux15~0_combout\);

-- Location: LCCOMB_X41_Y45_N14
\datapath_unit|alu_component|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux15~2_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(1) & (((\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\) # (\datapath_unit|alu_component|Mux15~0_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output\(1) & 
-- (\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & (\control_unit|alu_op[2]~5_combout\ $ (\datapath_unit|alu_component|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(1),
	datac => \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\,
	datad => \datapath_unit|alu_component|Mux15~0_combout\,
	combout => \datapath_unit|alu_component|Mux15~2_combout\);

-- Location: LCCOMB_X43_Y41_N8
\datapath_unit|regfile|registers[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[2][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[2][0]~feeder_combout\);

-- Location: FF_X43_Y41_N9
\datapath_unit|regfile|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[2][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][0]~q\);

-- Location: FF_X42_Y41_N27
\datapath_unit|regfile|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][0]~q\);

-- Location: FF_X43_Y40_N17
\datapath_unit|regfile|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][0]~q\);

-- Location: LCCOMB_X42_Y38_N28
\datapath_unit|regfile|registers[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[1][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[1][0]~feeder_combout\);

-- Location: FF_X42_Y38_N29
\datapath_unit|regfile|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[1][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][0]~q\);

-- Location: LCCOMB_X43_Y40_N16
\datapath_unit|regfile|data_out_a[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~5_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(5) & (\datapath_unit|ir|lower_reg|s_data_out\(4))) # (!\datapath_unit|ir|lower_reg|s_data_out\(5) & ((\datapath_unit|ir|lower_reg|s_data_out\(4) & 
-- ((\datapath_unit|regfile|registers[1][0]~q\))) # (!\datapath_unit|ir|lower_reg|s_data_out\(4) & (\datapath_unit|regfile|registers[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(5),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(4),
	datac => \datapath_unit|regfile|registers[0][0]~q\,
	datad => \datapath_unit|regfile|registers[1][0]~q\,
	combout => \datapath_unit|regfile|data_out_a[0]~5_combout\);

-- Location: LCCOMB_X43_Y40_N30
\datapath_unit|regfile|data_out_a[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~6_combout\ = (\datapath_unit|regfile|data_out_a[0]~5_combout\) # ((!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\control_unit|wr_DPCR~0_combout\ & \control_unit|r_rd_sel~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \control_unit|wr_DPCR~0_combout\,
	datac => \control_unit|r_rd_sel~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[0]~5_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~6_combout\);

-- Location: LCCOMB_X42_Y41_N26
\datapath_unit|regfile|data_out_a[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~7_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[0]~6_combout\ & ((\datapath_unit|regfile|registers[3][0]~q\))) # (!\datapath_unit|regfile|data_out_a[0]~6_combout\ & 
-- (\datapath_unit|regfile|registers[2][0]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[2][0]~q\,
	datac => \datapath_unit|regfile|registers[3][0]~q\,
	datad => \datapath_unit|regfile|data_out_a[0]~6_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~7_combout\);

-- Location: LCCOMB_X38_Y41_N24
\datapath_unit|regfile|registers[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[5][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y40_N8
\datapath_unit|regfile|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~9_combout\ = (\datapath_unit|regfile|Decoder0~8_combout\ & !\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|Decoder0~8_combout\,
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|Decoder0~9_combout\);

-- Location: FF_X38_Y41_N25
\datapath_unit|regfile|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][0]~q\);

-- Location: FF_X39_Y45_N9
\datapath_unit|regfile|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][0]~q\);

-- Location: LCCOMB_X39_Y45_N8
\datapath_unit|regfile|data_out_a[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~4_combout\ = (\datapath_unit|regfile|data_out_a[0]~3_combout\ & (((\datapath_unit|regfile|registers[7][0]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|regfile|data_out_a[0]~3_combout\ 
-- & (\datapath_unit|regfile|registers[5][0]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[0]~3_combout\,
	datab => \datapath_unit|regfile|registers[5][0]~q\,
	datac => \datapath_unit|regfile|registers[7][0]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~4_combout\);

-- Location: LCCOMB_X41_Y41_N4
\datapath_unit|regfile|data_out_a[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~8_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[0]~4_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|data_out_a[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[0]~7_combout\,
	datac => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datad => \datapath_unit|regfile|data_out_a[0]~4_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~8_combout\);

-- Location: LCCOMB_X42_Y38_N10
\datapath_unit|regfile|registers[10][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][0]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	combout => \datapath_unit|regfile|registers[10][0]~feeder_combout\);

-- Location: FF_X42_Y38_N11
\datapath_unit|regfile|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][0]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][0]~q\);

-- Location: FF_X42_Y40_N1
\datapath_unit|regfile|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][0]~q\);

-- Location: FF_X42_Y41_N9
\datapath_unit|regfile|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][0]~q\);

-- Location: LCCOMB_X45_Y40_N6
\datapath_unit|regfile|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|Decoder0~7_combout\ = (\datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ & \datapath_unit|regfile|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	datad => \datapath_unit|regfile|Decoder0~6_combout\,
	combout => \datapath_unit|regfile|Decoder0~7_combout\);

-- Location: FF_X38_Y40_N21
\datapath_unit|regfile|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][0]~q\);

-- Location: LCCOMB_X38_Y40_N20
\datapath_unit|regfile|data_out_a[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~0_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[11][0]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|regfile|registers[9][0]~q\))))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[11][0]~q\,
	datac => \datapath_unit|regfile|registers[9][0]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~0_combout\);

-- Location: LCCOMB_X42_Y40_N0
\datapath_unit|regfile|data_out_a[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~1_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[0]~0_combout\ & (\datapath_unit|regfile|registers[10][0]~q\)) # (!\datapath_unit|regfile|data_out_a[0]~0_combout\ & ((\datapath_unit|regfile|registers[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[10][0]~q\,
	datac => \datapath_unit|regfile|registers[8][0]~q\,
	datad => \datapath_unit|regfile|data_out_a[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~1_combout\);

-- Location: LCCOMB_X41_Y41_N18
\datapath_unit|regfile|data_out_a[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[0]~11_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[0]~8_combout\ & (\datapath_unit|regfile|data_out_a[0]~10_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[0]~8_combout\ & ((\datapath_unit|regfile|data_out_a[0]~1_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[0]~10_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|data_out_a[0]~8_combout\,
	datad => \datapath_unit|regfile|data_out_a[0]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[0]~11_combout\);

-- Location: LCCOMB_X41_Y41_N8
\datapath_unit|s_alu_src_a_mux_output[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[0]~4_combout\ = (\control_unit|Selector7~2_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\) # (\datapath_unit|regfile|data_out_a[0]~11_combout\)))) # (!\control_unit|Selector7~2_combout\ & 
-- (\datapath_unit|PC|s_data_out\(0) & (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|PC|s_data_out\(0),
	datab => \control_unit|Selector7~2_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datad => \datapath_unit|regfile|data_out_a[0]~11_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[0]~4_combout\);

-- Location: LCCOMB_X41_Y41_N10
\datapath_unit|s_alu_src_a_mux_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(0) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[0]~4_combout\ & ((\datapath_unit|regfile|data_out_b[0]~3_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[0]~4_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(0))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(0),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[0]~4_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(0));

-- Location: LCCOMB_X40_Y43_N0
\datapath_unit|alu_component|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~0_combout\ = (\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(0) & VCC)) # (!\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(0) $ 
-- (VCC)))
-- \datapath_unit|alu_component|Add1~1\ = CARRY((!\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ & \datapath_unit|s_alu_src_a_mux_output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(0),
	datad => VCC,
	combout => \datapath_unit|alu_component|Add1~0_combout\,
	cout => \datapath_unit|alu_component|Add1~1\);

-- Location: LCCOMB_X39_Y43_N0
\datapath_unit|alu_component|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~0_combout\ = \datapath_unit|alu_component|Add1~0_combout\ $ (VCC)
-- \datapath_unit|alu_component|Add2~1\ = CARRY(\datapath_unit|alu_component|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~0_combout\,
	datad => VCC,
	combout => \datapath_unit|alu_component|Add2~0_combout\,
	cout => \datapath_unit|alu_component|Add2~1\);

-- Location: LCCOMB_X39_Y43_N2
\datapath_unit|alu_component|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~2_combout\ = (\datapath_unit|alu_component|Add1~2_combout\ & (!\datapath_unit|alu_component|Add2~1\)) # (!\datapath_unit|alu_component|Add1~2_combout\ & ((\datapath_unit|alu_component|Add2~1\) # (GND)))
-- \datapath_unit|alu_component|Add2~3\ = CARRY((!\datapath_unit|alu_component|Add2~1\) # (!\datapath_unit|alu_component|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~2_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~1\,
	combout => \datapath_unit|alu_component|Add2~2_combout\,
	cout => \datapath_unit|alu_component|Add2~3\);

-- Location: LCCOMB_X41_Y45_N0
\datapath_unit|alu_component|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux15~1_combout\ = (\datapath_unit|alu_component|Mux15~0_combout\ & ((\datapath_unit|alu_component|Add2~2_combout\))) # (!\datapath_unit|alu_component|Mux15~0_combout\ & (\datapath_unit|alu_component|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add0~2_combout\,
	datac => \datapath_unit|alu_component|Add2~2_combout\,
	datad => \datapath_unit|alu_component|Mux15~0_combout\,
	combout => \datapath_unit|alu_component|Mux15~1_combout\);

-- Location: LCCOMB_X41_Y45_N12
\datapath_unit|alu_component|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux15~3_combout\ = (\control_unit|alu_op[2]~5_combout\ & (((\datapath_unit|alu_component|Mux15~2_combout\)))) # (!\control_unit|alu_op[2]~5_combout\ & ((\control_unit|Selector11~2_combout\ & 
-- (\datapath_unit|alu_component|Mux15~2_combout\)) # (!\control_unit|Selector11~2_combout\ & ((\datapath_unit|alu_component|Mux15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|alu_component|Mux15~2_combout\,
	datad => \datapath_unit|alu_component|Mux15~1_combout\,
	combout => \datapath_unit|alu_component|Mux15~3_combout\);

-- Location: LCCOMB_X41_Y45_N2
\datapath_unit|s_r_wr_mux_output[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[1]~7_combout\ = (\control_unit|Selector16~4_combout\ & (((\control_unit|Selector15~0_combout\)))) # (!\control_unit|Selector16~4_combout\ & ((\control_unit|Selector15~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(1))) # (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|alu_component|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(1),
	datab => \control_unit|Selector16~4_combout\,
	datac => \control_unit|Selector15~0_combout\,
	datad => \datapath_unit|alu_component|Mux15~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[1]~7_combout\);

-- Location: LCCOMB_X41_Y45_N24
\datapath_unit|s_r_wr_mux_output[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[1]~8_combout\ = (\control_unit|Selector16~4_combout\ & ((\datapath_unit|s_r_wr_mux_output[1]~7_combout\ & (\datapath_unit|DPRR|s_data_out\(1))) # (!\datapath_unit|s_r_wr_mux_output[1]~7_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\))))) # (!\control_unit|Selector16~4_combout\ & (((\datapath_unit|s_r_wr_mux_output[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(1),
	datab => \control_unit|Selector16~4_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[1]~7_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[1]~8_combout\);

-- Location: LCCOMB_X41_Y45_N10
\datapath_unit|s_r_wr_mux_output[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[1]~9_combout\ = (\datapath_unit|s_r_wr_mux_output[1]~6_combout\) # ((!\control_unit|r_wr_d_sel[1]~1_combout\ & \datapath_unit|s_r_wr_mux_output[1]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|r_wr_d_sel[1]~1_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[1]~6_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[1]~8_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[1]~9_combout\);

-- Location: IOIBUF_X0_Y42_N1
\SIP_in[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(2),
	o => \SIP_in[2]~input_o\);

-- Location: FF_X0_Y42_N3
\datapath_unit|SIP|s_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[2]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(2));

-- Location: IOIBUF_X49_Y73_N22
\DPRR_in[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(18),
	o => \DPRR_in[18]~input_o\);

-- Location: FF_X49_Y73_N24
\datapath_unit|DPRR|s_data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[18]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(18));

-- Location: LCCOMB_X38_Y42_N28
\datapath_unit|s_m_addr_mux_output[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[6]~26_combout\ = (\control_unit|Selector17~1_combout\ & ((\datapath_unit|regfile|data_out_a[6]~74_combout\) # ((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & 
-- (((\datapath_unit|PC|s_data_out\(6) & !\control_unit|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[6]~74_combout\,
	datab => \datapath_unit|PC|s_data_out\(6),
	datac => \control_unit|Selector17~1_combout\,
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[6]~26_combout\);

-- Location: LCCOMB_X38_Y42_N26
\datapath_unit|s_m_addr_mux_output[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[6]~27_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[6]~26_combout\ & (\datapath_unit|regfile|data_out_b[0]~9_combout\)) # (!\datapath_unit|s_m_addr_mux_output[6]~26_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(6)))))) # (!\control_unit|Selector18~2_combout\ & (((\datapath_unit|s_m_addr_mux_output[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	datab => \control_unit|Selector18~2_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(6),
	datad => \datapath_unit|s_m_addr_mux_output[6]~26_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[6]~27_combout\);

-- Location: LCCOMB_X46_Y42_N20
\datapath_unit|s_m_addr_mux_output[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[6]~28_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(18))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|DPRR|s_data_out\(18),
	datad => \datapath_unit|s_m_addr_mux_output[6]~27_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[6]~28_combout\);

-- Location: LCCOMB_X39_Y39_N24
\datapath_unit|s_alu_src_b_mux_output[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ = (\datapath_unit|ir|upper_reg|s_data_out\(7) & ((\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~10_combout\)))) # 
-- (!\datapath_unit|ir|upper_reg|s_data_out\(7) & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(7),
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\);

-- Location: FF_X38_Y39_N25
\datapath_unit|ir|upper_reg|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~59_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(7));

-- Location: FF_X40_Y38_N11
\datapath_unit|regfile|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][7]~q\);

-- Location: FF_X41_Y38_N5
\datapath_unit|regfile|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][7]~q\);

-- Location: LCCOMB_X41_Y38_N4
\datapath_unit|regfile|data_out_a[7]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~75_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[9][7]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[1][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][7]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][7]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~75_combout\);

-- Location: LCCOMB_X40_Y38_N10
\datapath_unit|regfile|data_out_a[7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~76_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[7]~75_combout\ & ((\datapath_unit|regfile|registers[13][7]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[7]~75_combout\ & (\datapath_unit|regfile|registers[5][7]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[7]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][7]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[13][7]~q\,
	datad => \datapath_unit|regfile|data_out_a[7]~75_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~76_combout\);

-- Location: FF_X42_Y40_N31
\datapath_unit|regfile|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][7]~q\);

-- Location: LCCOMB_X43_Y44_N10
\datapath_unit|regfile|registers[11][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[11][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[11][7]~feeder_combout\);

-- Location: FF_X43_Y44_N11
\datapath_unit|regfile|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[11][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][7]~q\);

-- Location: FF_X43_Y44_N17
\datapath_unit|regfile|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][7]~q\);

-- Location: LCCOMB_X43_Y44_N16
\datapath_unit|regfile|data_out_a[7]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~82_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[11][7]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[3][7]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[11][7]~q\,
	datac => \datapath_unit|regfile|registers[3][7]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~82_combout\);

-- Location: LCCOMB_X42_Y40_N30
\datapath_unit|regfile|data_out_a[7]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~83_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[7]~82_combout\ & ((\datapath_unit|regfile|registers[15][7]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[7]~82_combout\ & (\datapath_unit|regfile|registers[7][7]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[7]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[7][7]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[15][7]~q\,
	datad => \datapath_unit|regfile|data_out_a[7]~82_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~83_combout\);

-- Location: FF_X42_Y40_N9
\datapath_unit|regfile|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][7]~q\);

-- Location: FF_X43_Y40_N1
\datapath_unit|regfile|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][7]~q\);

-- Location: LCCOMB_X43_Y39_N0
\datapath_unit|regfile|registers[4][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[4][7]~feeder_combout\);

-- Location: FF_X43_Y39_N1
\datapath_unit|regfile|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][7]~q\);

-- Location: FF_X43_Y40_N3
\datapath_unit|regfile|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][7]~q\);

-- Location: LCCOMB_X43_Y40_N2
\datapath_unit|regfile|data_out_a[7]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~79_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[4][7]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[4][7]~q\,
	datac => \datapath_unit|regfile|registers[0][7]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~79_combout\);

-- Location: LCCOMB_X43_Y40_N0
\datapath_unit|regfile|data_out_a[7]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~80_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[7]~79_combout\ & ((\datapath_unit|regfile|registers[12][7]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[7]~79_combout\ & (\datapath_unit|regfile|registers[8][7]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[7]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[8][7]~q\,
	datac => \datapath_unit|regfile|registers[12][7]~q\,
	datad => \datapath_unit|regfile|data_out_a[7]~79_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~80_combout\);

-- Location: LCCOMB_X39_Y41_N12
\datapath_unit|regfile|registers[10][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[10][7]~feeder_combout\);

-- Location: FF_X39_Y41_N13
\datapath_unit|regfile|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][7]~q\);

-- Location: FF_X43_Y41_N27
\datapath_unit|regfile|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][7]~q\);

-- Location: LCCOMB_X38_Y41_N14
\datapath_unit|regfile|registers[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][7]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(7),
	combout => \datapath_unit|regfile|registers[6][7]~feeder_combout\);

-- Location: FF_X38_Y41_N15
\datapath_unit|regfile|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][7]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][7]~q\);

-- Location: FF_X43_Y41_N21
\datapath_unit|regfile|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][7]~q\);

-- Location: LCCOMB_X43_Y41_N20
\datapath_unit|regfile|data_out_a[7]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~77_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[6][7]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[6][7]~q\,
	datac => \datapath_unit|regfile|registers[2][7]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~77_combout\);

-- Location: LCCOMB_X43_Y41_N26
\datapath_unit|regfile|data_out_a[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~78_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[7]~77_combout\ & ((\datapath_unit|regfile|registers[14][7]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[7]~77_combout\ & (\datapath_unit|regfile|registers[10][7]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[7]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[10][7]~q\,
	datac => \datapath_unit|regfile|registers[14][7]~q\,
	datad => \datapath_unit|regfile|data_out_a[7]~77_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~78_combout\);

-- Location: LCCOMB_X39_Y39_N18
\datapath_unit|regfile|data_out_a[7]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~81_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[7]~78_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|data_out_a[7]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|data_out_a[7]~80_combout\,
	datad => \datapath_unit|regfile|data_out_a[7]~78_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~81_combout\);

-- Location: LCCOMB_X39_Y39_N6
\datapath_unit|regfile|data_out_a[7]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[7]~84_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[7]~81_combout\ & ((\datapath_unit|regfile|data_out_a[7]~83_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[7]~81_combout\ & (\datapath_unit|regfile|data_out_a[7]~76_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[7]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|data_out_a[7]~76_combout\,
	datac => \datapath_unit|regfile|data_out_a[7]~83_combout\,
	datad => \datapath_unit|regfile|data_out_a[7]~81_combout\,
	combout => \datapath_unit|regfile|data_out_a[7]~84_combout\);

-- Location: LCCOMB_X38_Y39_N30
\datapath_unit|s_alu_src_a_mux_output[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[7]~13_combout\ = (\control_unit|Selector7~2_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\) # (\datapath_unit|regfile|data_out_a[7]~84_combout\)))) # (!\control_unit|Selector7~2_combout\ & 
-- (\datapath_unit|PC|s_data_out\(7) & (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector7~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(7),
	datac => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datad => \datapath_unit|regfile|data_out_a[7]~84_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[7]~13_combout\);

-- Location: LCCOMB_X38_Y39_N4
\datapath_unit|s_alu_src_a_mux_output[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(7) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[7]~13_combout\ & ((\datapath_unit|regfile|data_out_b[0]~10_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[7]~13_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(7))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(7),
	datac => \datapath_unit|s_alu_src_a_mux_output[7]~13_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(7));

-- Location: LCCOMB_X39_Y39_N8
\datapath_unit|alu_component|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux9~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(7)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(7),
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux9~1_combout\);

-- Location: LCCOMB_X40_Y40_N10
\datapath_unit|s_alu_src_b_mux_output[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ = (\datapath_unit|ir|upper_reg|s_data_out\(5) & ((\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~8_combout\)))) # 
-- (!\datapath_unit|ir|upper_reg|s_data_out\(5) & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(5),
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\);

-- Location: LCCOMB_X41_Y42_N16
\datapath_unit|s_alu_src_b_mux_output[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(4)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~7_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(4),
	datad => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\);

-- Location: IOIBUF_X0_Y42_N8
\SIP_in[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(3),
	o => \SIP_in[3]~input_o\);

-- Location: FF_X0_Y42_N10
\datapath_unit|SIP|s_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[3]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(3));

-- Location: FF_X41_Y42_N1
\datapath_unit|ir|upper_reg|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~4_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(8));

-- Location: IOIBUF_X0_Y34_N8
\SIP_in[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(8),
	o => \SIP_in[8]~input_o\);

-- Location: FF_X0_Y34_N10
\datapath_unit|SIP|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[8]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(8));

-- Location: IOIBUF_X47_Y73_N1
\DPRR_in[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(21),
	o => \DPRR_in[21]~input_o\);

-- Location: FF_X47_Y73_N3
\datapath_unit|DPRR|s_data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[21]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(21));

-- Location: LCCOMB_X41_Y39_N22
\datapath_unit|regfile|registers_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[18]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(9),
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X41_Y39_N23
\datapath_unit|regfile|registers_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(18));

-- Location: IOIBUF_X0_Y35_N8
\SIP_in[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(10),
	o => \SIP_in[10]~input_o\);

-- Location: FF_X0_Y35_N10
\datapath_unit|SIP|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[10]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(10));

-- Location: LCCOMB_X38_Y43_N4
\datapath_unit|s_m_addr_mux_output[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[10]~38_combout\ = (\control_unit|Selector17~1_combout\ & ((\datapath_unit|regfile|data_out_a[10]~114_combout\) # ((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & 
-- (((\datapath_unit|PC|s_data_out\(10) & !\control_unit|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[10]~114_combout\,
	datab => \datapath_unit|PC|s_data_out\(10),
	datac => \control_unit|Selector17~1_combout\,
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[10]~38_combout\);

-- Location: FF_X39_Y43_N27
\datapath_unit|regfile|registers_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(19));

-- Location: FF_X43_Y43_N15
\datapath_unit|ir|upper_reg|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~9_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(11));

-- Location: FF_X39_Y43_N21
\datapath_unit|regfile|registers_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(20));

-- Location: FF_X41_Y42_N29
\datapath_unit|ir|upper_reg|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~24_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(12));

-- Location: LCCOMB_X36_Y44_N10
\datapath_unit|regfile|registers[14][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(12),
	combout => \datapath_unit|regfile|registers[14][12]~feeder_combout\);

-- Location: FF_X36_Y44_N11
\datapath_unit|regfile|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][12]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][12]~q\);

-- Location: FF_X42_Y45_N9
\datapath_unit|regfile|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][12]~q\);

-- Location: LCCOMB_X42_Y45_N8
\datapath_unit|regfile|data_out_a[12]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~132_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[14][12]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[12][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[14][12]~q\,
	datac => \datapath_unit|regfile|registers[12][12]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~132_combout\);

-- Location: FF_X42_Y45_N15
\datapath_unit|regfile|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][12]~q\);

-- Location: LCCOMB_X41_Y46_N8
\datapath_unit|regfile|registers[13][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(12),
	combout => \datapath_unit|regfile|registers[13][12]~feeder_combout\);

-- Location: FF_X41_Y46_N9
\datapath_unit|regfile|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][12]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][12]~q\);

-- Location: LCCOMB_X42_Y45_N14
\datapath_unit|regfile|data_out_a[12]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~133_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[12]~132_combout\ & (\datapath_unit|regfile|registers[15][12]~q\)) # 
-- (!\datapath_unit|regfile|data_out_a[12]~132_combout\ & ((\datapath_unit|regfile|registers[13][12]~q\))))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|data_out_a[12]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|data_out_a[12]~132_combout\,
	datac => \datapath_unit|regfile|registers[15][12]~q\,
	datad => \datapath_unit|regfile|registers[13][12]~q\,
	combout => \datapath_unit|regfile|data_out_a[12]~133_combout\);

-- Location: FF_X39_Y44_N29
\datapath_unit|regfile|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][12]~q\);

-- Location: FF_X38_Y44_N23
\datapath_unit|regfile|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][12]~q\);

-- Location: FF_X41_Y46_N15
\datapath_unit|regfile|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][12]~q\);

-- Location: LCCOMB_X41_Y46_N14
\datapath_unit|regfile|data_out_a[12]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~125_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[9][12]~q\))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[8][12]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[9][12]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~125_combout\);

-- Location: LCCOMB_X38_Y44_N22
\datapath_unit|regfile|data_out_a[12]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~126_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[12]~125_combout\ & ((\datapath_unit|regfile|registers[11][12]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[12]~125_combout\ & (\datapath_unit|regfile|registers[10][12]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[12]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[10][12]~q\,
	datac => \datapath_unit|regfile|registers[11][12]~q\,
	datad => \datapath_unit|regfile|data_out_a[12]~125_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~126_combout\);

-- Location: FF_X42_Y44_N9
\datapath_unit|regfile|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][12]~q\);

-- Location: LCCOMB_X42_Y44_N8
\datapath_unit|regfile|data_out_a[12]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~129_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[1][12]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[0][12]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[1][12]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[0][12]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~129_combout\);

-- Location: FF_X42_Y44_N27
\datapath_unit|regfile|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][12]~q\);

-- Location: LCCOMB_X42_Y44_N26
\datapath_unit|regfile|data_out_a[12]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~130_combout\ = (\datapath_unit|regfile|data_out_a[12]~129_combout\ & (((\datapath_unit|regfile|registers[3][12]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|regfile|data_out_a[12]~129_combout\ & (\datapath_unit|regfile|registers[2][12]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[2][12]~q\,
	datab => \datapath_unit|regfile|data_out_a[12]~129_combout\,
	datac => \datapath_unit|regfile|registers[3][12]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~130_combout\);

-- Location: FF_X39_Y45_N13
\datapath_unit|regfile|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][12]~q\);

-- Location: LCCOMB_X39_Y46_N14
\datapath_unit|regfile|registers[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][12]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(12),
	combout => \datapath_unit|regfile|registers[5][12]~feeder_combout\);

-- Location: FF_X39_Y46_N15
\datapath_unit|regfile|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][12]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][12]~q\);

-- Location: LCCOMB_X39_Y45_N12
\datapath_unit|regfile|data_out_a[12]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~128_combout\ = (\datapath_unit|regfile|data_out_a[12]~127_combout\ & (((\datapath_unit|regfile|registers[7][12]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[12]~127_combout\ & (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[5][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[12]~127_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[7][12]~q\,
	datad => \datapath_unit|regfile|registers[5][12]~q\,
	combout => \datapath_unit|regfile|data_out_a[12]~128_combout\);

-- Location: LCCOMB_X40_Y44_N16
\datapath_unit|regfile|data_out_a[12]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~131_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[12]~128_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|data_out_a[12]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[12]~130_combout\,
	datad => \datapath_unit|regfile|data_out_a[12]~128_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~131_combout\);

-- Location: LCCOMB_X40_Y44_N2
\datapath_unit|regfile|data_out_a[12]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[12]~134_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[12]~131_combout\ & (\datapath_unit|regfile|data_out_a[12]~133_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[12]~131_combout\ & ((\datapath_unit|regfile|data_out_a[12]~126_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[12]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[12]~133_combout\,
	datac => \datapath_unit|regfile|data_out_a[12]~126_combout\,
	datad => \datapath_unit|regfile|data_out_a[12]~131_combout\,
	combout => \datapath_unit|regfile|data_out_a[12]~134_combout\);

-- Location: LCCOMB_X40_Y44_N26
\datapath_unit|s_alu_src_a_mux_output[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[12]~8_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[12]~134_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|PC|s_data_out\(12),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \control_unit|Selector7~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[12]~134_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[12]~8_combout\);

-- Location: FF_X40_Y43_N17
\datapath_unit|regfile|registers_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(21));

-- Location: IOIBUF_X52_Y73_N1
\DPRR_in[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(23),
	o => \DPRR_in[23]~input_o\);

-- Location: FF_X52_Y73_N3
\datapath_unit|DPRR|s_data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DPRR_in[23]~input_o\,
	clrn => \control_unit|ALT_INV_CS.DR~q\,
	ena => \DPRR_in[31]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPRR|s_data_out\(23));

-- Location: LCCOMB_X45_Y43_N4
\datapath_unit|PC|s_data_out[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[11]~11_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux5~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	datad => \datapath_unit|alu_component|Mux5~3_combout\,
	combout => \datapath_unit|PC|s_data_out[11]~11_combout\);

-- Location: FF_X45_Y43_N5
\datapath_unit|PC|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[11]~11_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(11),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(11));

-- Location: LCCOMB_X43_Y43_N2
\datapath_unit|s_m_addr_mux_output[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[11]~41_combout\ = (\control_unit|Selector17~1_combout\ & (((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & ((\control_unit|Selector18~2_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(11))) # (!\control_unit|Selector18~2_combout\ & ((\datapath_unit|PC|s_data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(11),
	datac => \datapath_unit|PC|s_data_out\(11),
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[11]~41_combout\);

-- Location: FF_X43_Y41_N11
\datapath_unit|regfile|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][11]~q\);

-- Location: LCCOMB_X38_Y41_N22
\datapath_unit|regfile|registers[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][11]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(11),
	combout => \datapath_unit|regfile|registers[6][11]~feeder_combout\);

-- Location: FF_X38_Y41_N23
\datapath_unit|regfile|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][11]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][11]~q\);

-- Location: FF_X43_Y41_N29
\datapath_unit|regfile|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][11]~q\);

-- Location: LCCOMB_X43_Y41_N28
\datapath_unit|regfile|data_out_a[11]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~117_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[6][11]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[2][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[6][11]~q\,
	datac => \datapath_unit|regfile|registers[2][11]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~117_combout\);

-- Location: LCCOMB_X43_Y41_N10
\datapath_unit|regfile|data_out_a[11]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~118_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[11]~117_combout\ & ((\datapath_unit|regfile|registers[14][11]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[11]~117_combout\ & (\datapath_unit|regfile|registers[10][11]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[11]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][11]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[14][11]~q\,
	datad => \datapath_unit|regfile|data_out_a[11]~117_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~118_combout\);

-- Location: LCCOMB_X43_Y39_N24
\datapath_unit|regfile|registers[4][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][11]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(11),
	combout => \datapath_unit|regfile|registers[4][11]~feeder_combout\);

-- Location: FF_X43_Y39_N25
\datapath_unit|regfile|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][11]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][11]~q\);

-- Location: FF_X43_Y40_N15
\datapath_unit|regfile|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][11]~q\);

-- Location: LCCOMB_X43_Y40_N14
\datapath_unit|regfile|data_out_a[11]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~119_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[4][11]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[4][11]~q\,
	datac => \datapath_unit|regfile|registers[0][11]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~119_combout\);

-- Location: FF_X43_Y40_N5
\datapath_unit|regfile|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][11]~q\);

-- Location: FF_X42_Y40_N25
\datapath_unit|regfile|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][11]~q\);

-- Location: LCCOMB_X43_Y40_N4
\datapath_unit|regfile|data_out_a[11]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~120_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[11]~119_combout\ & (\datapath_unit|regfile|registers[12][11]~q\)) # 
-- (!\datapath_unit|regfile|data_out_a[11]~119_combout\ & ((\datapath_unit|regfile|registers[8][11]~q\))))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|data_out_a[11]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[11]~119_combout\,
	datac => \datapath_unit|regfile|registers[12][11]~q\,
	datad => \datapath_unit|regfile|registers[8][11]~q\,
	combout => \datapath_unit|regfile|data_out_a[11]~120_combout\);

-- Location: LCCOMB_X43_Y43_N0
\datapath_unit|regfile|data_out_a[11]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~121_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|data_out_a[11]~118_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[11]~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|data_out_a[11]~118_combout\,
	datac => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datad => \datapath_unit|regfile|data_out_a[11]~120_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~121_combout\);

-- Location: FF_X42_Y40_N19
\datapath_unit|regfile|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][11]~q\);

-- Location: FF_X43_Y43_N23
\datapath_unit|regfile|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][11]~q\);

-- Location: FF_X43_Y42_N11
\datapath_unit|regfile|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][11]~q\);

-- Location: LCCOMB_X43_Y42_N10
\datapath_unit|regfile|data_out_a[11]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~122_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[11][11]~q\))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[3][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[3][11]~q\,
	datac => \datapath_unit|regfile|registers[11][11]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~122_combout\);

-- Location: LCCOMB_X42_Y40_N18
\datapath_unit|regfile|data_out_a[11]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~123_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[11]~122_combout\ & ((\datapath_unit|regfile|registers[15][11]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[11]~122_combout\ & (\datapath_unit|regfile|registers[7][11]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[11]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[7][11]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[15][11]~q\,
	datad => \datapath_unit|regfile|data_out_a[11]~122_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~123_combout\);

-- Location: FF_X39_Y46_N29
\datapath_unit|regfile|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][11]~q\);

-- Location: FF_X38_Y44_N25
\datapath_unit|regfile|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(11),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][11]~q\);

-- Location: LCCOMB_X38_Y44_N24
\datapath_unit|regfile|data_out_a[11]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~115_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[9][11]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[1][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][11]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][11]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~115_combout\);

-- Location: LCCOMB_X39_Y46_N28
\datapath_unit|regfile|data_out_a[11]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~116_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[11]~115_combout\ & ((\datapath_unit|regfile|registers[13][11]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[11]~115_combout\ & (\datapath_unit|regfile|registers[5][11]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[11]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][11]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[13][11]~q\,
	datad => \datapath_unit|regfile|data_out_a[11]~115_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~116_combout\);

-- Location: LCCOMB_X43_Y43_N8
\datapath_unit|regfile|data_out_a[11]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[11]~124_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[11]~121_combout\ & (\datapath_unit|regfile|data_out_a[11]~123_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[11]~121_combout\ & ((\datapath_unit|regfile|data_out_a[11]~116_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|data_out_a[11]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|data_out_a[11]~121_combout\,
	datac => \datapath_unit|regfile|data_out_a[11]~123_combout\,
	datad => \datapath_unit|regfile|data_out_a[11]~116_combout\,
	combout => \datapath_unit|regfile|data_out_a[11]~124_combout\);

-- Location: LCCOMB_X43_Y43_N24
\datapath_unit|s_m_addr_mux_output[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[11]~42_combout\ = (\control_unit|Selector17~1_combout\ & ((\datapath_unit|s_m_addr_mux_output[11]~41_combout\ & ((\datapath_unit|regfile|data_out_b[0]~14_combout\))) # (!\datapath_unit|s_m_addr_mux_output[11]~41_combout\ 
-- & (\datapath_unit|regfile|data_out_a[11]~124_combout\)))) # (!\control_unit|Selector17~1_combout\ & (\datapath_unit|s_m_addr_mux_output[11]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|s_m_addr_mux_output[11]~41_combout\,
	datac => \datapath_unit|regfile|data_out_a[11]~124_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[11]~42_combout\);

-- Location: LCCOMB_X46_Y43_N26
\datapath_unit|s_m_addr_mux_output[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[11]~43_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(23))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[11]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|DPRR|s_data_out\(23),
	datac => \datapath_unit|s_m_addr_mux_output[11]~42_combout\,
	datad => \control_unit|m_addr_sel[2]~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[11]~43_combout\);

-- Location: LCCOMB_X40_Y44_N12
\datapath_unit|PC|s_data_out[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[12]~12_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux4~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	datad => \datapath_unit|alu_component|Mux4~3_combout\,
	combout => \datapath_unit|PC|s_data_out[12]~12_combout\);

-- Location: FF_X40_Y44_N13
\datapath_unit|PC|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[12]~12_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(12),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(12));

-- Location: LCCOMB_X40_Y44_N28
\datapath_unit|s_m_addr_mux_output[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[12]~44_combout\ = (\control_unit|Selector17~1_combout\ & (((\control_unit|Selector18~2_combout\) # (\datapath_unit|regfile|data_out_a[12]~134_combout\)))) # (!\control_unit|Selector17~1_combout\ & 
-- (\datapath_unit|PC|s_data_out\(12) & (!\control_unit|Selector18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|PC|s_data_out\(12),
	datac => \control_unit|Selector18~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[12]~134_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[12]~44_combout\);

-- Location: LCCOMB_X40_Y44_N14
\datapath_unit|s_m_addr_mux_output[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[12]~45_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[12]~44_combout\ & ((\datapath_unit|regfile|data_out_b[0]~15_combout\))) # (!\datapath_unit|s_m_addr_mux_output[12]~44_combout\ 
-- & (\datapath_unit|ir|upper_reg|s_data_out\(12))))) # (!\control_unit|Selector18~2_combout\ & (((\datapath_unit|s_m_addr_mux_output[12]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(12),
	datab => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	datac => \control_unit|Selector18~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[12]~44_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[12]~45_combout\);

-- Location: LCCOMB_X41_Y44_N14
\datapath_unit|s_m_addr_mux_output[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[12]~46_combout\ = (!\control_unit|m_addr_sel[2]~2_combout\ & \datapath_unit|s_m_addr_mux_output[12]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[12]~45_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[12]~46_combout\);

-- Location: M9K_X51_Y30_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y38_N12
\datapath_unit|memory|ram_a|auto_generated|mux3|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a94~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a78~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a78~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a94~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\);

-- Location: LCCOMB_X46_Y38_N26
\datapath_unit|memory|ram_a|auto_generated|mux3|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a126~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a110~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a110~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a126~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~45_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\);

-- Location: LCCOMB_X46_Y38_N18
\datapath_unit|s_r_wr_mux_output[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[14]~36_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[14]~36_combout\);

-- Location: LCCOMB_X42_Y41_N16
\datapath_unit|s_r_wr_mux_output[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[14]~37_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(14) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[14]~36_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|SIP|s_data_out\(14),
	datab => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[14]~36_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[14]~37_combout\);

-- Location: LCCOMB_X39_Y44_N10
\datapath_unit|s_r_wr_mux_output[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(14) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[14]~37_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~37_combout\ & 
-- ((\datapath_unit|alu_component|Mux2~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~37_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(14),
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[14]~37_combout\,
	datad => \datapath_unit|alu_component|Mux2~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(14));

-- Location: M9K_X15_Y49_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y46_N6
\datapath_unit|memory|ram_a|auto_generated|mux3|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a95~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a79~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a95~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\);

-- Location: LCCOMB_X39_Y41_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a127~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a111~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a127~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a111~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~40_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\);

-- Location: LCCOMB_X39_Y41_N20
\datapath_unit|s_r_wr_mux_output[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[15]~38_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[15]~38_combout\);

-- Location: IOIBUF_X0_Y43_N15
\SIP_in[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP_in(15),
	o => \SIP_in[15]~input_o\);

-- Location: FF_X0_Y43_N17
\datapath_unit|SIP|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SIP_in[15]~input_o\,
	ena => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SIP|s_data_out\(15));

-- Location: LCCOMB_X39_Y41_N22
\datapath_unit|s_r_wr_mux_output[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[15]~39_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & ((\datapath_unit|SIP|s_data_out\(15)))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (\datapath_unit|s_r_wr_mux_output[15]~38_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & (((!\datapath_unit|s_r_wr_mux_output[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datab => \datapath_unit|s_r_wr_mux_output[15]~38_combout\,
	datac => \datapath_unit|SIP|s_data_out\(15),
	datad => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[15]~39_combout\);

-- Location: LCCOMB_X39_Y41_N24
\datapath_unit|alu_component|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux1~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(15) $ (!\datapath_unit|s_alu_src_b_mux_output[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(15),
	datab => \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\,
	datad => \control_unit|Selector11~2_combout\,
	combout => \datapath_unit|alu_component|Mux1~2_combout\);

-- Location: LCCOMB_X39_Y41_N26
\datapath_unit|alu_component|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux1~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(15))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(15),
	datab => \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\,
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux1~1_combout\);

-- Location: FF_X41_Y42_N27
\datapath_unit|ir|upper_reg|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~14_combout\,
	sload => VCC,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(10));

-- Location: LCCOMB_X41_Y42_N26
\datapath_unit|s_alu_src_b_mux_output[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(10)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~13_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(10),
	datad => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\);

-- Location: LCCOMB_X40_Y41_N14
\datapath_unit|alu_component|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~14_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(7) & ((\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & (\datapath_unit|alu_component|Add0~13\ & VCC)) # (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & 
-- (!\datapath_unit|alu_component|Add0~13\)))) # (!\datapath_unit|s_alu_src_a_mux_output\(7) & ((\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & (!\datapath_unit|alu_component|Add0~13\)) # (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & 
-- ((\datapath_unit|alu_component|Add0~13\) # (GND)))))
-- \datapath_unit|alu_component|Add0~15\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(7) & (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & !\datapath_unit|alu_component|Add0~13\)) # (!\datapath_unit|s_alu_src_a_mux_output\(7) & 
-- ((!\datapath_unit|alu_component|Add0~13\) # (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(7),
	datab => \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~13\,
	combout => \datapath_unit|alu_component|Add0~14_combout\,
	cout => \datapath_unit|alu_component|Add0~15\);

-- Location: LCCOMB_X40_Y41_N16
\datapath_unit|alu_component|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~16_combout\ = ((\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ $ (\datapath_unit|s_alu_src_a_mux_output\(8) $ (!\datapath_unit|alu_component|Add0~15\)))) # (GND)
-- \datapath_unit|alu_component|Add0~17\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(8)) # (!\datapath_unit|alu_component|Add0~15\))) # (!\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ & 
-- (\datapath_unit|s_alu_src_a_mux_output\(8) & !\datapath_unit|alu_component|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(8),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~15\,
	combout => \datapath_unit|alu_component|Add0~16_combout\,
	cout => \datapath_unit|alu_component|Add0~17\);

-- Location: LCCOMB_X40_Y41_N18
\datapath_unit|alu_component|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~18_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(9) & ((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & (\datapath_unit|alu_component|Add0~17\ & VCC)) # (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & 
-- (!\datapath_unit|alu_component|Add0~17\)))) # (!\datapath_unit|s_alu_src_a_mux_output\(9) & ((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & (!\datapath_unit|alu_component|Add0~17\)) # (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & 
-- ((\datapath_unit|alu_component|Add0~17\) # (GND)))))
-- \datapath_unit|alu_component|Add0~19\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(9) & (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & !\datapath_unit|alu_component|Add0~17\)) # (!\datapath_unit|s_alu_src_a_mux_output\(9) & 
-- ((!\datapath_unit|alu_component|Add0~17\) # (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(9),
	datab => \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~17\,
	combout => \datapath_unit|alu_component|Add0~18_combout\,
	cout => \datapath_unit|alu_component|Add0~19\);

-- Location: LCCOMB_X40_Y41_N20
\datapath_unit|alu_component|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~20_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(10) $ (\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ $ (!\datapath_unit|alu_component|Add0~19\)))) # (GND)
-- \datapath_unit|alu_component|Add0~21\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(10) & ((\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\) # (!\datapath_unit|alu_component|Add0~19\))) # (!\datapath_unit|s_alu_src_a_mux_output\(10) & 
-- (\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ & !\datapath_unit|alu_component|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(10),
	datab => \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~19\,
	combout => \datapath_unit|alu_component|Add0~20_combout\,
	cout => \datapath_unit|alu_component|Add0~21\);

-- Location: LCCOMB_X40_Y41_N22
\datapath_unit|alu_component|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~22_combout\ = (\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(11) & (\datapath_unit|alu_component|Add0~21\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(11) & 
-- (!\datapath_unit|alu_component|Add0~21\)))) # (!\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(11) & (!\datapath_unit|alu_component|Add0~21\)) # (!\datapath_unit|s_alu_src_a_mux_output\(11) & 
-- ((\datapath_unit|alu_component|Add0~21\) # (GND)))))
-- \datapath_unit|alu_component|Add0~23\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(11) & !\datapath_unit|alu_component|Add0~21\)) # (!\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & 
-- ((!\datapath_unit|alu_component|Add0~21\) # (!\datapath_unit|s_alu_src_a_mux_output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(11),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~21\,
	combout => \datapath_unit|alu_component|Add0~22_combout\,
	cout => \datapath_unit|alu_component|Add0~23\);

-- Location: LCCOMB_X40_Y41_N24
\datapath_unit|alu_component|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~24_combout\ = ((\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ $ (\datapath_unit|s_alu_src_a_mux_output\(12) $ (!\datapath_unit|alu_component|Add0~23\)))) # (GND)
-- \datapath_unit|alu_component|Add0~25\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(12)) # (!\datapath_unit|alu_component|Add0~23\))) # (!\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & 
-- (\datapath_unit|s_alu_src_a_mux_output\(12) & !\datapath_unit|alu_component|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(12),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~23\,
	combout => \datapath_unit|alu_component|Add0~24_combout\,
	cout => \datapath_unit|alu_component|Add0~25\);

-- Location: LCCOMB_X40_Y41_N26
\datapath_unit|alu_component|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~26_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(13) & ((\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & (\datapath_unit|alu_component|Add0~25\ & VCC)) # (!\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ 
-- & (!\datapath_unit|alu_component|Add0~25\)))) # (!\datapath_unit|s_alu_src_a_mux_output\(13) & ((\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & (!\datapath_unit|alu_component|Add0~25\)) # (!\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & 
-- ((\datapath_unit|alu_component|Add0~25\) # (GND)))))
-- \datapath_unit|alu_component|Add0~27\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(13) & (!\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & !\datapath_unit|alu_component|Add0~25\)) # (!\datapath_unit|s_alu_src_a_mux_output\(13) & 
-- ((!\datapath_unit|alu_component|Add0~25\) # (!\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(13),
	datab => \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~25\,
	combout => \datapath_unit|alu_component|Add0~26_combout\,
	cout => \datapath_unit|alu_component|Add0~27\);

-- Location: LCCOMB_X40_Y41_N30
\datapath_unit|alu_component|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~30_combout\ = \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\ $ (\datapath_unit|alu_component|Add0~29\ $ (\datapath_unit|s_alu_src_a_mux_output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(15),
	cin => \datapath_unit|alu_component|Add0~29\,
	combout => \datapath_unit|alu_component|Add0~30_combout\);

-- Location: LCCOMB_X40_Y43_N28
\datapath_unit|alu_component|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~28_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(14) $ (\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ $ (\datapath_unit|alu_component|Add1~27\)))) # (GND)
-- \datapath_unit|alu_component|Add1~29\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(14) & ((!\datapath_unit|alu_component|Add1~27\) # (!\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\))) # (!\datapath_unit|s_alu_src_a_mux_output\(14) & 
-- (!\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ & !\datapath_unit|alu_component|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(14),
	datab => \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~27\,
	combout => \datapath_unit|alu_component|Add1~28_combout\,
	cout => \datapath_unit|alu_component|Add1~29\);

-- Location: LCCOMB_X40_Y43_N30
\datapath_unit|alu_component|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~30_combout\ = \datapath_unit|s_alu_src_a_mux_output\(15) $ (\datapath_unit|alu_component|Add1~29\ $ (!\datapath_unit|s_alu_src_b_mux_output[15]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(15),
	datad => \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\,
	cin => \datapath_unit|alu_component|Add1~29\,
	combout => \datapath_unit|alu_component|Add1~30_combout\);

-- Location: LCCOMB_X41_Y42_N28
\datapath_unit|s_alu_src_b_mux_output[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(12)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~15_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(12),
	datad => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\);

-- Location: LCCOMB_X41_Y42_N0
\datapath_unit|s_alu_src_b_mux_output[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(8)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~11_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(8),
	datad => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\);

-- Location: LCCOMB_X40_Y43_N4
\datapath_unit|alu_component|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~4_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(2) $ (\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ $ (\datapath_unit|alu_component|Add1~3\)))) # (GND)
-- \datapath_unit|alu_component|Add1~5\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(2) & ((!\datapath_unit|alu_component|Add1~3\) # (!\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\))) # (!\datapath_unit|s_alu_src_a_mux_output\(2) & 
-- (!\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ & !\datapath_unit|alu_component|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(2),
	datab => \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~3\,
	combout => \datapath_unit|alu_component|Add1~4_combout\,
	cout => \datapath_unit|alu_component|Add1~5\);

-- Location: LCCOMB_X40_Y43_N6
\datapath_unit|alu_component|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~6_combout\ = (\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(3) & (!\datapath_unit|alu_component|Add1~5\)) # (!\datapath_unit|s_alu_src_a_mux_output\(3) & 
-- ((\datapath_unit|alu_component|Add1~5\) # (GND))))) # (!\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(3) & (\datapath_unit|alu_component|Add1~5\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(3) & 
-- (!\datapath_unit|alu_component|Add1~5\))))
-- \datapath_unit|alu_component|Add1~7\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & ((!\datapath_unit|alu_component|Add1~5\) # (!\datapath_unit|s_alu_src_a_mux_output\(3)))) # (!\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & 
-- (!\datapath_unit|s_alu_src_a_mux_output\(3) & !\datapath_unit|alu_component|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(3),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~5\,
	combout => \datapath_unit|alu_component|Add1~6_combout\,
	cout => \datapath_unit|alu_component|Add1~7\);

-- Location: LCCOMB_X40_Y43_N8
\datapath_unit|alu_component|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~8_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(4) $ (\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ $ (\datapath_unit|alu_component|Add1~7\)))) # (GND)
-- \datapath_unit|alu_component|Add1~9\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(4) & ((!\datapath_unit|alu_component|Add1~7\) # (!\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\))) # (!\datapath_unit|s_alu_src_a_mux_output\(4) & 
-- (!\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ & !\datapath_unit|alu_component|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(4),
	datab => \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~7\,
	combout => \datapath_unit|alu_component|Add1~8_combout\,
	cout => \datapath_unit|alu_component|Add1~9\);

-- Location: LCCOMB_X40_Y43_N10
\datapath_unit|alu_component|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~10_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(5) & ((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & (!\datapath_unit|alu_component|Add1~9\)) # (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & 
-- (\datapath_unit|alu_component|Add1~9\ & VCC)))) # (!\datapath_unit|s_alu_src_a_mux_output\(5) & ((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & ((\datapath_unit|alu_component|Add1~9\) # (GND))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & (!\datapath_unit|alu_component|Add1~9\))))
-- \datapath_unit|alu_component|Add1~11\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(5) & (\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & !\datapath_unit|alu_component|Add1~9\)) # (!\datapath_unit|s_alu_src_a_mux_output\(5) & 
-- ((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\) # (!\datapath_unit|alu_component|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(5),
	datab => \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~9\,
	combout => \datapath_unit|alu_component|Add1~10_combout\,
	cout => \datapath_unit|alu_component|Add1~11\);

-- Location: LCCOMB_X40_Y43_N12
\datapath_unit|alu_component|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~12_combout\ = ((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ $ (\datapath_unit|s_alu_src_a_mux_output\(6) $ (\datapath_unit|alu_component|Add1~11\)))) # (GND)
-- \datapath_unit|alu_component|Add1~13\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(6) & !\datapath_unit|alu_component|Add1~11\)) # (!\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & 
-- ((\datapath_unit|s_alu_src_a_mux_output\(6)) # (!\datapath_unit|alu_component|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(6),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~11\,
	combout => \datapath_unit|alu_component|Add1~12_combout\,
	cout => \datapath_unit|alu_component|Add1~13\);

-- Location: LCCOMB_X40_Y43_N18
\datapath_unit|alu_component|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~18_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(9) & ((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & (!\datapath_unit|alu_component|Add1~17\)) # (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & 
-- (\datapath_unit|alu_component|Add1~17\ & VCC)))) # (!\datapath_unit|s_alu_src_a_mux_output\(9) & ((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & ((\datapath_unit|alu_component|Add1~17\) # (GND))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & (!\datapath_unit|alu_component|Add1~17\))))
-- \datapath_unit|alu_component|Add1~19\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(9) & (\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & !\datapath_unit|alu_component|Add1~17\)) # (!\datapath_unit|s_alu_src_a_mux_output\(9) & 
-- ((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\) # (!\datapath_unit|alu_component|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(9),
	datab => \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~17\,
	combout => \datapath_unit|alu_component|Add1~18_combout\,
	cout => \datapath_unit|alu_component|Add1~19\);

-- Location: LCCOMB_X40_Y43_N20
\datapath_unit|alu_component|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~20_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(10) $ (\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ $ (\datapath_unit|alu_component|Add1~19\)))) # (GND)
-- \datapath_unit|alu_component|Add1~21\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(10) & ((!\datapath_unit|alu_component|Add1~19\) # (!\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\))) # (!\datapath_unit|s_alu_src_a_mux_output\(10) & 
-- (!\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ & !\datapath_unit|alu_component|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(10),
	datab => \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~19\,
	combout => \datapath_unit|alu_component|Add1~20_combout\,
	cout => \datapath_unit|alu_component|Add1~21\);

-- Location: LCCOMB_X40_Y43_N22
\datapath_unit|alu_component|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~22_combout\ = (\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(11) & (!\datapath_unit|alu_component|Add1~21\)) # (!\datapath_unit|s_alu_src_a_mux_output\(11) & 
-- ((\datapath_unit|alu_component|Add1~21\) # (GND))))) # (!\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(11) & (\datapath_unit|alu_component|Add1~21\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(11) & 
-- (!\datapath_unit|alu_component|Add1~21\))))
-- \datapath_unit|alu_component|Add1~23\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & ((!\datapath_unit|alu_component|Add1~21\) # (!\datapath_unit|s_alu_src_a_mux_output\(11)))) # (!\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & 
-- (!\datapath_unit|s_alu_src_a_mux_output\(11) & !\datapath_unit|alu_component|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(11),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~21\,
	combout => \datapath_unit|alu_component|Add1~22_combout\,
	cout => \datapath_unit|alu_component|Add1~23\);

-- Location: LCCOMB_X40_Y43_N24
\datapath_unit|alu_component|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~24_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(12) $ (\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ $ (\datapath_unit|alu_component|Add1~23\)))) # (GND)
-- \datapath_unit|alu_component|Add1~25\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(12) & ((!\datapath_unit|alu_component|Add1~23\) # (!\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\))) # (!\datapath_unit|s_alu_src_a_mux_output\(12) & 
-- (!\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & !\datapath_unit|alu_component|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(12),
	datab => \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~23\,
	combout => \datapath_unit|alu_component|Add1~24_combout\,
	cout => \datapath_unit|alu_component|Add1~25\);

-- Location: LCCOMB_X40_Y43_N26
\datapath_unit|alu_component|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add1~26_combout\ = (\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(13) & (!\datapath_unit|alu_component|Add1~25\)) # (!\datapath_unit|s_alu_src_a_mux_output\(13) & 
-- ((\datapath_unit|alu_component|Add1~25\) # (GND))))) # (!\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(13) & (\datapath_unit|alu_component|Add1~25\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(13) & 
-- (!\datapath_unit|alu_component|Add1~25\))))
-- \datapath_unit|alu_component|Add1~27\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & ((!\datapath_unit|alu_component|Add1~25\) # (!\datapath_unit|s_alu_src_a_mux_output\(13)))) # (!\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & 
-- (!\datapath_unit|s_alu_src_a_mux_output\(13) & !\datapath_unit|alu_component|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(13),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add1~25\,
	combout => \datapath_unit|alu_component|Add1~26_combout\,
	cout => \datapath_unit|alu_component|Add1~27\);

-- Location: LCCOMB_X39_Y43_N4
\datapath_unit|alu_component|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~4_combout\ = (\datapath_unit|alu_component|Add1~4_combout\ & (\datapath_unit|alu_component|Add2~3\ $ (GND))) # (!\datapath_unit|alu_component|Add1~4_combout\ & (!\datapath_unit|alu_component|Add2~3\ & VCC))
-- \datapath_unit|alu_component|Add2~5\ = CARRY((\datapath_unit|alu_component|Add1~4_combout\ & !\datapath_unit|alu_component|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~4_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~3\,
	combout => \datapath_unit|alu_component|Add2~4_combout\,
	cout => \datapath_unit|alu_component|Add2~5\);

-- Location: LCCOMB_X39_Y43_N6
\datapath_unit|alu_component|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~6_combout\ = (\datapath_unit|alu_component|Add1~6_combout\ & (!\datapath_unit|alu_component|Add2~5\)) # (!\datapath_unit|alu_component|Add1~6_combout\ & ((\datapath_unit|alu_component|Add2~5\) # (GND)))
-- \datapath_unit|alu_component|Add2~7\ = CARRY((!\datapath_unit|alu_component|Add2~5\) # (!\datapath_unit|alu_component|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~6_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~5\,
	combout => \datapath_unit|alu_component|Add2~6_combout\,
	cout => \datapath_unit|alu_component|Add2~7\);

-- Location: LCCOMB_X39_Y43_N8
\datapath_unit|alu_component|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~8_combout\ = (\datapath_unit|alu_component|Add1~8_combout\ & (\datapath_unit|alu_component|Add2~7\ $ (GND))) # (!\datapath_unit|alu_component|Add1~8_combout\ & (!\datapath_unit|alu_component|Add2~7\ & VCC))
-- \datapath_unit|alu_component|Add2~9\ = CARRY((\datapath_unit|alu_component|Add1~8_combout\ & !\datapath_unit|alu_component|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~8_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~7\,
	combout => \datapath_unit|alu_component|Add2~8_combout\,
	cout => \datapath_unit|alu_component|Add2~9\);

-- Location: LCCOMB_X39_Y43_N10
\datapath_unit|alu_component|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~10_combout\ = (\datapath_unit|alu_component|Add1~10_combout\ & (!\datapath_unit|alu_component|Add2~9\)) # (!\datapath_unit|alu_component|Add1~10_combout\ & ((\datapath_unit|alu_component|Add2~9\) # (GND)))
-- \datapath_unit|alu_component|Add2~11\ = CARRY((!\datapath_unit|alu_component|Add2~9\) # (!\datapath_unit|alu_component|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~10_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~9\,
	combout => \datapath_unit|alu_component|Add2~10_combout\,
	cout => \datapath_unit|alu_component|Add2~11\);

-- Location: LCCOMB_X39_Y43_N12
\datapath_unit|alu_component|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~12_combout\ = (\datapath_unit|alu_component|Add1~12_combout\ & (\datapath_unit|alu_component|Add2~11\ $ (GND))) # (!\datapath_unit|alu_component|Add1~12_combout\ & (!\datapath_unit|alu_component|Add2~11\ & VCC))
-- \datapath_unit|alu_component|Add2~13\ = CARRY((\datapath_unit|alu_component|Add1~12_combout\ & !\datapath_unit|alu_component|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~12_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~11\,
	combout => \datapath_unit|alu_component|Add2~12_combout\,
	cout => \datapath_unit|alu_component|Add2~13\);

-- Location: LCCOMB_X39_Y43_N14
\datapath_unit|alu_component|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~14_combout\ = (\datapath_unit|alu_component|Add1~14_combout\ & (!\datapath_unit|alu_component|Add2~13\)) # (!\datapath_unit|alu_component|Add1~14_combout\ & ((\datapath_unit|alu_component|Add2~13\) # (GND)))
-- \datapath_unit|alu_component|Add2~15\ = CARRY((!\datapath_unit|alu_component|Add2~13\) # (!\datapath_unit|alu_component|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~14_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~13\,
	combout => \datapath_unit|alu_component|Add2~14_combout\,
	cout => \datapath_unit|alu_component|Add2~15\);

-- Location: LCCOMB_X39_Y43_N16
\datapath_unit|alu_component|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~16_combout\ = (\datapath_unit|alu_component|Add1~16_combout\ & (\datapath_unit|alu_component|Add2~15\ $ (GND))) # (!\datapath_unit|alu_component|Add1~16_combout\ & (!\datapath_unit|alu_component|Add2~15\ & VCC))
-- \datapath_unit|alu_component|Add2~17\ = CARRY((\datapath_unit|alu_component|Add1~16_combout\ & !\datapath_unit|alu_component|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~16_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~15\,
	combout => \datapath_unit|alu_component|Add2~16_combout\,
	cout => \datapath_unit|alu_component|Add2~17\);

-- Location: LCCOMB_X39_Y43_N18
\datapath_unit|alu_component|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~18_combout\ = (\datapath_unit|alu_component|Add1~18_combout\ & (!\datapath_unit|alu_component|Add2~17\)) # (!\datapath_unit|alu_component|Add1~18_combout\ & ((\datapath_unit|alu_component|Add2~17\) # (GND)))
-- \datapath_unit|alu_component|Add2~19\ = CARRY((!\datapath_unit|alu_component|Add2~17\) # (!\datapath_unit|alu_component|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~18_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~17\,
	combout => \datapath_unit|alu_component|Add2~18_combout\,
	cout => \datapath_unit|alu_component|Add2~19\);

-- Location: LCCOMB_X39_Y43_N20
\datapath_unit|alu_component|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~20_combout\ = (\datapath_unit|alu_component|Add1~20_combout\ & (\datapath_unit|alu_component|Add2~19\ $ (GND))) # (!\datapath_unit|alu_component|Add1~20_combout\ & (!\datapath_unit|alu_component|Add2~19\ & VCC))
-- \datapath_unit|alu_component|Add2~21\ = CARRY((\datapath_unit|alu_component|Add1~20_combout\ & !\datapath_unit|alu_component|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~20_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~19\,
	combout => \datapath_unit|alu_component|Add2~20_combout\,
	cout => \datapath_unit|alu_component|Add2~21\);

-- Location: LCCOMB_X39_Y43_N22
\datapath_unit|alu_component|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~22_combout\ = (\datapath_unit|alu_component|Add1~22_combout\ & (!\datapath_unit|alu_component|Add2~21\)) # (!\datapath_unit|alu_component|Add1~22_combout\ & ((\datapath_unit|alu_component|Add2~21\) # (GND)))
-- \datapath_unit|alu_component|Add2~23\ = CARRY((!\datapath_unit|alu_component|Add2~21\) # (!\datapath_unit|alu_component|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~22_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~21\,
	combout => \datapath_unit|alu_component|Add2~22_combout\,
	cout => \datapath_unit|alu_component|Add2~23\);

-- Location: LCCOMB_X39_Y43_N24
\datapath_unit|alu_component|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~24_combout\ = (\datapath_unit|alu_component|Add1~24_combout\ & (\datapath_unit|alu_component|Add2~23\ $ (GND))) # (!\datapath_unit|alu_component|Add1~24_combout\ & (!\datapath_unit|alu_component|Add2~23\ & VCC))
-- \datapath_unit|alu_component|Add2~25\ = CARRY((\datapath_unit|alu_component|Add1~24_combout\ & !\datapath_unit|alu_component|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~24_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~23\,
	combout => \datapath_unit|alu_component|Add2~24_combout\,
	cout => \datapath_unit|alu_component|Add2~25\);

-- Location: LCCOMB_X39_Y43_N26
\datapath_unit|alu_component|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~26_combout\ = (\datapath_unit|alu_component|Add1~26_combout\ & (!\datapath_unit|alu_component|Add2~25\)) # (!\datapath_unit|alu_component|Add1~26_combout\ & ((\datapath_unit|alu_component|Add2~25\) # (GND)))
-- \datapath_unit|alu_component|Add2~27\ = CARRY((!\datapath_unit|alu_component|Add2~25\) # (!\datapath_unit|alu_component|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~26_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~25\,
	combout => \datapath_unit|alu_component|Add2~26_combout\,
	cout => \datapath_unit|alu_component|Add2~27\);

-- Location: LCCOMB_X39_Y43_N28
\datapath_unit|alu_component|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~28_combout\ = (\datapath_unit|alu_component|Add1~28_combout\ & (\datapath_unit|alu_component|Add2~27\ $ (GND))) # (!\datapath_unit|alu_component|Add1~28_combout\ & (!\datapath_unit|alu_component|Add2~27\ & VCC))
-- \datapath_unit|alu_component|Add2~29\ = CARRY((\datapath_unit|alu_component|Add1~28_combout\ & !\datapath_unit|alu_component|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~28_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add2~27\,
	combout => \datapath_unit|alu_component|Add2~28_combout\,
	cout => \datapath_unit|alu_component|Add2~29\);

-- Location: LCCOMB_X39_Y43_N30
\datapath_unit|alu_component|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add2~30_combout\ = \datapath_unit|alu_component|Add2~29\ $ (\datapath_unit|alu_component|Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|alu_component|Add1~30_combout\,
	cin => \datapath_unit|alu_component|Add2~29\,
	combout => \datapath_unit|alu_component|Add2~30_combout\);

-- Location: LCCOMB_X39_Y41_N0
\datapath_unit|alu_component|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux1~0_combout\ = (\control_unit|Selector12~0_combout\ & ((\control_unit|Selector11~2_combout\) # ((\datapath_unit|alu_component|Add2~30_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (!\control_unit|Selector11~2_combout\ & (\datapath_unit|alu_component|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector12~0_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|alu_component|Add0~30_combout\,
	datad => \datapath_unit|alu_component|Add2~30_combout\,
	combout => \datapath_unit|alu_component|Mux1~0_combout\);

-- Location: LCCOMB_X39_Y41_N6
\datapath_unit|alu_component|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux1~3_combout\ = (\control_unit|alu_op[2]~5_combout\ & (((\datapath_unit|alu_component|Mux1~1_combout\)))) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux1~2_combout\ & 
-- (\datapath_unit|alu_component|Mux1~1_combout\)) # (!\datapath_unit|alu_component|Mux1~2_combout\ & ((\datapath_unit|alu_component|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \datapath_unit|alu_component|Mux1~2_combout\,
	datac => \datapath_unit|alu_component|Mux1~1_combout\,
	datad => \datapath_unit|alu_component|Mux1~0_combout\,
	combout => \datapath_unit|alu_component|Mux1~3_combout\);

-- Location: LCCOMB_X39_Y41_N16
\datapath_unit|s_r_wr_mux_output[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(15) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[15]~39_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[15]~39_combout\ & 
-- ((\datapath_unit|alu_component|Mux1~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[15]~39_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(15),
	datac => \datapath_unit|s_r_wr_mux_output[15]~39_combout\,
	datad => \datapath_unit|alu_component|Mux1~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(15));

-- Location: M9K_X37_Y42_N0
\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop_datapath:datapath_unit|reg_file:regfile|altsyncram:registers_rtl_0|altsyncram_rbi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \control_unit|Selector13~7_combout\,
	portbre => VCC,
	portbaddrstall => \control_unit|ALT_INV_CS.IF1S~q\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y42_N6
\datapath_unit|regfile|data_out_b[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~15_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(21))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(21),
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a12\,
	combout => \datapath_unit|regfile|data_out_b[0]~15_combout\);

-- Location: LCCOMB_X40_Y44_N8
\datapath_unit|s_alu_src_a_mux_output[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(12) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[12]~8_combout\ & ((\datapath_unit|regfile|data_out_b[0]~15_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[12]~8_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(12))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[12]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(12),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[12]~8_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(12));

-- Location: LCCOMB_X40_Y44_N30
\datapath_unit|alu_component|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux4~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(12)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|LessThan0~30_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(12),
	combout => \datapath_unit|alu_component|Mux4~0_combout\);

-- Location: LCCOMB_X40_Y44_N24
\datapath_unit|alu_component|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux4~1_combout\ = (\control_unit|Selector12~0_combout\ & (((\control_unit|Selector11~2_combout\) # (\datapath_unit|alu_component|Add2~24_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (\datapath_unit|alu_component|Add0~24_combout\ & (!\control_unit|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector12~0_combout\,
	datab => \datapath_unit|alu_component|Add0~24_combout\,
	datac => \control_unit|Selector11~2_combout\,
	datad => \datapath_unit|alu_component|Add2~24_combout\,
	combout => \datapath_unit|alu_component|Mux4~1_combout\);

-- Location: LCCOMB_X40_Y44_N18
\datapath_unit|alu_component|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux4~2_combout\ = (\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & ((\datapath_unit|alu_component|Mux4~1_combout\) # ((\datapath_unit|s_alu_src_a_mux_output\(12) & \control_unit|Selector11~2_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & (\datapath_unit|alu_component|Mux4~1_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(12)) # (!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(12),
	datac => \control_unit|Selector11~2_combout\,
	datad => \datapath_unit|alu_component|Mux4~1_combout\,
	combout => \datapath_unit|alu_component|Mux4~2_combout\);

-- Location: LCCOMB_X40_Y44_N0
\datapath_unit|alu_component|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux4~3_combout\ = (\datapath_unit|alu_component|Mux4~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux4~0_combout\,
	datad => \datapath_unit|alu_component|Mux4~2_combout\,
	combout => \datapath_unit|alu_component|Mux4~3_combout\);

-- Location: LCCOMB_X40_Y44_N6
\datapath_unit|s_r_wr_mux_output[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(12) = (\datapath_unit|s_r_wr_mux_output[12]~33_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~40_combout\) # ((\datapath_unit|alu_component|Mux4~3_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[12]~33_combout\ & 
-- (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[12]~33_combout\,
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(12),
	datad => \datapath_unit|alu_component|Mux4~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(12));

-- Location: LCCOMB_X43_Y43_N20
\datapath_unit|regfile|data_out_b[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~14_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(20))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(20),
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a11\,
	combout => \datapath_unit|regfile|data_out_b[0]~14_combout\);

-- Location: LCCOMB_X43_Y43_N12
\datapath_unit|s_alu_src_a_mux_output[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[11]~9_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[11]~124_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(11),
	datac => \datapath_unit|regfile|data_out_a[11]~124_combout\,
	datad => \control_unit|Selector7~2_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[11]~9_combout\);

-- Location: LCCOMB_X43_Y43_N30
\datapath_unit|s_alu_src_a_mux_output[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(11) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[11]~9_combout\ & (\datapath_unit|regfile|data_out_b[0]~14_combout\)) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[11]~9_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(11)))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(11),
	datad => \datapath_unit|s_alu_src_a_mux_output[11]~9_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(11));

-- Location: LCCOMB_X43_Y43_N28
\datapath_unit|alu_component|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux5~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ $ (!\datapath_unit|s_alu_src_a_mux_output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(11),
	datad => \control_unit|Selector11~2_combout\,
	combout => \datapath_unit|alu_component|Mux5~2_combout\);

-- Location: LCCOMB_X43_Y43_N26
\datapath_unit|alu_component|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux5~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(11)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(11),
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux5~1_combout\);

-- Location: LCCOMB_X43_Y43_N16
\datapath_unit|alu_component|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux5~0_combout\ = (\control_unit|Selector11~2_combout\ & (((\control_unit|Selector12~0_combout\)))) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- ((\datapath_unit|alu_component|Add2~22_combout\))) # (!\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \datapath_unit|alu_component|Add0~22_combout\,
	datac => \control_unit|Selector12~0_combout\,
	datad => \datapath_unit|alu_component|Add2~22_combout\,
	combout => \datapath_unit|alu_component|Mux5~0_combout\);

-- Location: LCCOMB_X43_Y43_N18
\datapath_unit|alu_component|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux5~3_combout\ = (\control_unit|alu_op[2]~5_combout\ & (((\datapath_unit|alu_component|Mux5~1_combout\)))) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux5~2_combout\ & 
-- (\datapath_unit|alu_component|Mux5~1_combout\)) # (!\datapath_unit|alu_component|Mux5~2_combout\ & ((\datapath_unit|alu_component|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \datapath_unit|alu_component|Mux5~2_combout\,
	datac => \datapath_unit|alu_component|Mux5~1_combout\,
	datad => \datapath_unit|alu_component|Mux5~0_combout\,
	combout => \datapath_unit|alu_component|Mux5~3_combout\);

-- Location: LCCOMB_X43_Y43_N4
\datapath_unit|s_r_wr_mux_output[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(11) = (\datapath_unit|s_r_wr_mux_output[11]~31_combout\ & (((\datapath_unit|s_r_wr_mux_output[14]~40_combout\) # (\datapath_unit|alu_component|Mux5~3_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[11]~31_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(11) & (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[11]~31_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(11),
	datac => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datad => \datapath_unit|alu_component|Mux5~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(11));

-- Location: LCCOMB_X38_Y43_N30
\datapath_unit|regfile|data_out_b[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~13_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(19))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(19),
	datac => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a10\,
	combout => \datapath_unit|regfile|data_out_b[0]~13_combout\);

-- Location: LCCOMB_X38_Y43_N14
\datapath_unit|s_m_addr_mux_output[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[10]~39_combout\ = (\datapath_unit|s_m_addr_mux_output[10]~38_combout\ & (((\datapath_unit|regfile|data_out_b[0]~13_combout\) # (!\control_unit|Selector18~2_combout\)))) # 
-- (!\datapath_unit|s_m_addr_mux_output[10]~38_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(10) & ((\control_unit|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(10),
	datab => \datapath_unit|s_m_addr_mux_output[10]~38_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[10]~39_combout\);

-- Location: LCCOMB_X46_Y43_N8
\datapath_unit|s_m_addr_mux_output[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[10]~40_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(22))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[10]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(22),
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[10]~39_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[10]~40_combout\);

-- Location: M9K_X15_Y33_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y39_N2
\datapath_unit|memory|ram_a|auto_generated|mux3|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~10_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a90~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a74~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a90~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a74~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~10_combout\);

-- Location: M9K_X37_Y28_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\ = (\datapath_unit|memory|ram_a|auto_generated|mux3|_~10_combout\ & (((\datapath_unit|memory|ram_a|auto_generated|ram_block1a122~portbdataout\) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~10_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a106~portbdataout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a106~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~10_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a122~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\);

-- Location: LCCOMB_X38_Y39_N8
\datapath_unit|s_r_wr_mux_output[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[10]~28_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datab => \control_unit|Selector15~0_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[10]~28_combout\);

-- Location: LCCOMB_X38_Y39_N26
\datapath_unit|s_r_wr_mux_output[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[10]~29_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(10))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- ((\datapath_unit|s_r_wr_mux_output[10]~28_combout\))))) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & (((!\datapath_unit|s_r_wr_mux_output[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datab => \datapath_unit|SIP|s_data_out\(10),
	datac => \datapath_unit|s_r_wr_mux_output[10]~28_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[10]~29_combout\);

-- Location: LCCOMB_X36_Y43_N10
\datapath_unit|regfile|registers[14][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][10]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(10),
	combout => \datapath_unit|regfile|registers[14][10]~feeder_combout\);

-- Location: FF_X36_Y43_N11
\datapath_unit|regfile|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][10]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][10]~q\);

-- Location: FF_X42_Y45_N3
\datapath_unit|regfile|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][10]~q\);

-- Location: FF_X42_Y45_N17
\datapath_unit|regfile|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][10]~q\);

-- Location: LCCOMB_X42_Y45_N16
\datapath_unit|regfile|data_out_a[10]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~112_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[13][10]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[12][10]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[13][10]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[12][10]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~112_combout\);

-- Location: LCCOMB_X42_Y45_N2
\datapath_unit|regfile|data_out_a[10]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~113_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[10]~112_combout\ & ((\datapath_unit|regfile|registers[15][10]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[10]~112_combout\ & (\datapath_unit|regfile|registers[14][10]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[10]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[14][10]~q\,
	datac => \datapath_unit|regfile|registers[15][10]~q\,
	datad => \datapath_unit|regfile|data_out_a[10]~112_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~113_combout\);

-- Location: FF_X38_Y43_N3
\datapath_unit|regfile|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(10),
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][10]~q\);

-- Location: FF_X36_Y43_N21
\datapath_unit|regfile|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][10]~q\);

-- Location: LCCOMB_X40_Y46_N18
\datapath_unit|regfile|registers[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[5][10]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(10),
	combout => \datapath_unit|regfile|registers[5][10]~feeder_combout\);

-- Location: FF_X40_Y46_N19
\datapath_unit|regfile|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[5][10]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[5][10]~q\);

-- Location: FF_X40_Y46_N25
\datapath_unit|regfile|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][10]~q\);

-- Location: LCCOMB_X40_Y46_N24
\datapath_unit|regfile|data_out_a[10]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~105_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[5][10]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[5][10]~q\,
	datac => \datapath_unit|regfile|registers[4][10]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~105_combout\);

-- Location: LCCOMB_X36_Y43_N20
\datapath_unit|regfile|data_out_a[10]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~106_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[10]~105_combout\ & (\datapath_unit|regfile|registers[7][10]~q\)) # 
-- (!\datapath_unit|regfile|data_out_a[10]~105_combout\ & ((\datapath_unit|regfile|registers[6][10]~q\))))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[10]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[7][10]~q\,
	datac => \datapath_unit|regfile|registers[6][10]~q\,
	datad => \datapath_unit|regfile|data_out_a[10]~105_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~106_combout\);

-- Location: FF_X39_Y43_N1
\datapath_unit|regfile|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][10]~q\);

-- Location: FF_X38_Y44_N31
\datapath_unit|regfile|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][10]~q\);

-- Location: FF_X39_Y44_N27
\datapath_unit|regfile|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][10]~q\);

-- Location: LCCOMB_X39_Y44_N26
\datapath_unit|regfile|data_out_a[10]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~107_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[10][10]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][10]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[8][10]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~107_combout\);

-- Location: LCCOMB_X38_Y44_N30
\datapath_unit|regfile|data_out_a[10]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~108_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[10]~107_combout\ & ((\datapath_unit|regfile|registers[11][10]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[10]~107_combout\ & (\datapath_unit|regfile|registers[9][10]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[10]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[9][10]~q\,
	datac => \datapath_unit|regfile|registers[11][10]~q\,
	datad => \datapath_unit|regfile|data_out_a[10]~107_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~108_combout\);

-- Location: FF_X42_Y44_N31
\datapath_unit|regfile|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][10]~q\);

-- Location: FF_X42_Y44_N21
\datapath_unit|regfile|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(10),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][10]~q\);

-- Location: LCCOMB_X42_Y44_N20
\datapath_unit|regfile|data_out_a[10]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~109_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[2][10]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[2][10]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[0][10]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~109_combout\);

-- Location: LCCOMB_X42_Y44_N30
\datapath_unit|regfile|data_out_a[10]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~110_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[10]~109_combout\ & ((\datapath_unit|regfile|registers[3][10]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[10]~109_combout\ & (\datapath_unit|regfile|registers[1][10]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[10]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[1][10]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[3][10]~q\,
	datad => \datapath_unit|regfile|data_out_a[10]~109_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~110_combout\);

-- Location: LCCOMB_X38_Y43_N20
\datapath_unit|regfile|data_out_a[10]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~111_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\) # ((\datapath_unit|regfile|data_out_a[10]~108_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[10]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[10]~108_combout\,
	datad => \datapath_unit|regfile|data_out_a[10]~110_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~111_combout\);

-- Location: LCCOMB_X38_Y43_N22
\datapath_unit|regfile|data_out_a[10]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[10]~114_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[10]~111_combout\ & (\datapath_unit|regfile|data_out_a[10]~113_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[10]~111_combout\ & ((\datapath_unit|regfile|data_out_a[10]~106_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[10]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|data_out_a[10]~113_combout\,
	datac => \datapath_unit|regfile|data_out_a[10]~106_combout\,
	datad => \datapath_unit|regfile|data_out_a[10]~111_combout\,
	combout => \datapath_unit|regfile|data_out_a[10]~114_combout\);

-- Location: LCCOMB_X38_Y43_N0
\datapath_unit|s_alu_src_a_mux_output[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[10]~10_combout\ = (\control_unit|Selector7~2_combout\ & (((\datapath_unit|regfile|data_out_a[10]~114_combout\) # (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\)))) # (!\control_unit|Selector7~2_combout\ & 
-- (\datapath_unit|PC|s_data_out\(10) & ((!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector7~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(10),
	datac => \datapath_unit|regfile|data_out_a[10]~114_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[10]~10_combout\);

-- Location: LCCOMB_X38_Y43_N26
\datapath_unit|s_alu_src_a_mux_output[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(10) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[10]~10_combout\ & ((\datapath_unit|regfile|data_out_b[0]~13_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[10]~10_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(10))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(10),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[10]~10_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(10));

-- Location: LCCOMB_X38_Y43_N8
\datapath_unit|alu_component|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux6~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(10)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(10),
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux6~0_combout\);

-- Location: LCCOMB_X38_Y43_N6
\datapath_unit|alu_component|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux6~1_combout\ = (\control_unit|Selector11~2_combout\ & (\control_unit|Selector12~0_combout\)) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add2~20_combout\)) 
-- # (!\control_unit|Selector12~0_combout\ & ((\datapath_unit|alu_component|Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \control_unit|Selector12~0_combout\,
	datac => \datapath_unit|alu_component|Add2~20_combout\,
	datad => \datapath_unit|alu_component|Add0~20_combout\,
	combout => \datapath_unit|alu_component|Mux6~1_combout\);

-- Location: LCCOMB_X38_Y43_N24
\datapath_unit|alu_component|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux6~2_combout\ = (\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ & ((\datapath_unit|alu_component|Mux6~1_combout\) # ((\control_unit|Selector11~2_combout\ & \datapath_unit|s_alu_src_a_mux_output\(10))))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ & (\datapath_unit|alu_component|Mux6~1_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(10)) # (!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(10),
	datad => \datapath_unit|alu_component|Mux6~1_combout\,
	combout => \datapath_unit|alu_component|Mux6~2_combout\);

-- Location: LCCOMB_X38_Y43_N10
\datapath_unit|alu_component|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux6~3_combout\ = (\datapath_unit|alu_component|Mux6~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux6~0_combout\,
	datad => \datapath_unit|alu_component|Mux6~2_combout\,
	combout => \datapath_unit|alu_component|Mux6~3_combout\);

-- Location: LCCOMB_X38_Y43_N2
\datapath_unit|s_r_wr_mux_output[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(10) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[10]~29_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[10]~29_combout\ & 
-- ((\datapath_unit|alu_component|Mux6~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[10]~29_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(10),
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[10]~29_combout\,
	datad => \datapath_unit|alu_component|Mux6~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(10));

-- Location: LCCOMB_X40_Y39_N18
\datapath_unit|regfile|data_out_b[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~12_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(18))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(18),
	datac => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a9\,
	datad => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	combout => \datapath_unit|regfile|data_out_b[0]~12_combout\);

-- Location: LCCOMB_X40_Y39_N16
\datapath_unit|s_alu_src_b_mux_output[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ = (\datapath_unit|ir|upper_reg|s_data_out\(9) & ((\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~12_combout\)))) # 
-- (!\datapath_unit|ir|upper_reg|s_data_out\(9) & (((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(9),
	datab => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datac => \datapath_unit|Equal25~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\);

-- Location: LCCOMB_X40_Y39_N8
\datapath_unit|alu_component|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux7~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(9))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(9),
	datab => \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\,
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux7~1_combout\);

-- Location: LCCOMB_X40_Y39_N6
\datapath_unit|alu_component|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux7~0_combout\ = (\control_unit|Selector12~0_combout\ & ((\control_unit|Selector11~2_combout\) # ((\datapath_unit|alu_component|Add2~18_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (!\control_unit|Selector11~2_combout\ & (\datapath_unit|alu_component|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector12~0_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|alu_component|Add0~18_combout\,
	datad => \datapath_unit|alu_component|Add2~18_combout\,
	combout => \datapath_unit|alu_component|Mux7~0_combout\);

-- Location: LCCOMB_X40_Y39_N20
\datapath_unit|alu_component|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux7~3_combout\ = (\datapath_unit|alu_component|Mux7~2_combout\ & (((\datapath_unit|alu_component|Mux7~1_combout\)))) # (!\datapath_unit|alu_component|Mux7~2_combout\ & ((\control_unit|alu_op[2]~5_combout\ & 
-- (\datapath_unit|alu_component|Mux7~1_combout\)) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Mux7~2_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux7~1_combout\,
	datad => \datapath_unit|alu_component|Mux7~0_combout\,
	combout => \datapath_unit|alu_component|Mux7~3_combout\);

-- Location: LCCOMB_X40_Y39_N30
\datapath_unit|s_r_wr_mux_output[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(9) = (\datapath_unit|s_r_wr_mux_output[9]~27_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~40_combout\) # ((\datapath_unit|alu_component|Mux7~3_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[9]~27_combout\ & 
-- (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[9]~27_combout\,
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(9),
	datad => \datapath_unit|alu_component|Mux7~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(9));

-- Location: FF_X40_Y41_N21
\datapath_unit|regfile|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][9]~q\);

-- Location: FF_X43_Y41_N7
\datapath_unit|regfile|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][9]~q\);

-- Location: FF_X40_Y39_N31
\datapath_unit|regfile|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(9),
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][9]~q\);

-- Location: FF_X43_Y41_N25
\datapath_unit|regfile|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][9]~q\);

-- Location: LCCOMB_X43_Y41_N24
\datapath_unit|regfile|data_out_a[9]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~95_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[10][9]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[2][9]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[10][9]~q\,
	datac => \datapath_unit|regfile|registers[2][9]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~95_combout\);

-- Location: LCCOMB_X43_Y41_N6
\datapath_unit|regfile|data_out_a[9]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~96_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[9]~95_combout\ & ((\datapath_unit|regfile|registers[14][9]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[9]~95_combout\ & (\datapath_unit|regfile|registers[6][9]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[9]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[6][9]~q\,
	datac => \datapath_unit|regfile|registers[14][9]~q\,
	datad => \datapath_unit|regfile|data_out_a[9]~95_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~96_combout\);

-- Location: FF_X41_Y38_N1
\datapath_unit|regfile|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][9]~q\);

-- Location: FF_X41_Y38_N19
\datapath_unit|regfile|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][9]~q\);

-- Location: LCCOMB_X41_Y38_N18
\datapath_unit|regfile|data_out_a[9]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~97_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[5][9]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[1][9]~q\ & !\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][9]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][9]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~97_combout\);

-- Location: LCCOMB_X41_Y38_N0
\datapath_unit|regfile|data_out_a[9]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~98_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[9]~97_combout\ & ((\datapath_unit|regfile|registers[13][9]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[9]~97_combout\ & (\datapath_unit|regfile|registers[9][9]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[9]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][9]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[13][9]~q\,
	datad => \datapath_unit|regfile|data_out_a[9]~97_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~98_combout\);

-- Location: LCCOMB_X43_Y39_N10
\datapath_unit|regfile|registers[4][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][9]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(9),
	combout => \datapath_unit|regfile|registers[4][9]~feeder_combout\);

-- Location: FF_X43_Y39_N11
\datapath_unit|regfile|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][9]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][9]~q\);

-- Location: FF_X43_Y40_N13
\datapath_unit|regfile|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][9]~q\);

-- Location: LCCOMB_X43_Y40_N12
\datapath_unit|regfile|data_out_a[9]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~100_combout\ = (\datapath_unit|regfile|data_out_a[9]~99_combout\ & (((\datapath_unit|regfile|registers[12][9]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|regfile|data_out_a[9]~99_combout\ & (\datapath_unit|regfile|registers[4][9]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[9]~99_combout\,
	datab => \datapath_unit|regfile|registers[4][9]~q\,
	datac => \datapath_unit|regfile|registers[12][9]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~100_combout\);

-- Location: LCCOMB_X40_Y39_N4
\datapath_unit|regfile|data_out_a[9]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~101_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|data_out_a[9]~98_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[9]~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|data_out_a[9]~98_combout\,
	datad => \datapath_unit|regfile|data_out_a[9]~100_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~101_combout\);

-- Location: FF_X42_Y40_N27
\datapath_unit|regfile|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][9]~q\);

-- Location: FF_X42_Y39_N25
\datapath_unit|regfile|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][9]~q\);

-- Location: FF_X42_Y39_N15
\datapath_unit|regfile|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(9),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][9]~q\);

-- Location: LCCOMB_X42_Y39_N14
\datapath_unit|regfile|data_out_a[9]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~102_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[7][9]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[3][9]~q\ & !\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[7][9]~q\,
	datac => \datapath_unit|regfile|registers[3][9]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~102_combout\);

-- Location: LCCOMB_X42_Y40_N26
\datapath_unit|regfile|data_out_a[9]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~103_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[9]~102_combout\ & ((\datapath_unit|regfile|registers[15][9]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[9]~102_combout\ & (\datapath_unit|regfile|registers[11][9]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[9]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[11][9]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[15][9]~q\,
	datad => \datapath_unit|regfile|data_out_a[9]~102_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~103_combout\);

-- Location: LCCOMB_X40_Y39_N14
\datapath_unit|regfile|data_out_a[9]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[9]~104_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[9]~101_combout\ & ((\datapath_unit|regfile|data_out_a[9]~103_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[9]~101_combout\ & (\datapath_unit|regfile|data_out_a[9]~96_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[9]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|data_out_a[9]~96_combout\,
	datac => \datapath_unit|regfile|data_out_a[9]~101_combout\,
	datad => \datapath_unit|regfile|data_out_a[9]~103_combout\,
	combout => \datapath_unit|regfile|data_out_a[9]~104_combout\);

-- Location: LCCOMB_X40_Y39_N0
\datapath_unit|s_m_addr_mux_output[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[9]~36_combout\ = (\datapath_unit|s_m_addr_mux_output[9]~35_combout\ & (((\datapath_unit|regfile|data_out_b[0]~12_combout\)) # (!\control_unit|Selector17~1_combout\))) # (!\datapath_unit|s_m_addr_mux_output[9]~35_combout\ 
-- & (\control_unit|Selector17~1_combout\ & (\datapath_unit|regfile|data_out_a[9]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[9]~35_combout\,
	datab => \control_unit|Selector17~1_combout\,
	datac => \datapath_unit|regfile|data_out_a[9]~104_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[9]~36_combout\);

-- Location: LCCOMB_X46_Y43_N10
\datapath_unit|s_m_addr_mux_output[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[9]~37_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(21))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[9]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|DPRR|s_data_out\(21),
	datad => \datapath_unit|s_m_addr_mux_output[9]~36_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[9]~37_combout\);

-- Location: M9K_X64_Y41_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N12
\datapath_unit|memory|ram_a|auto_generated|mux3|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) 
-- & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a88~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a72~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a72~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a88~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\);

-- Location: LCCOMB_X63_Y40_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a120~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a104~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a104~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a120~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~0_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\);

-- Location: LCCOMB_X63_Y40_N24
\datapath_unit|s_r_wr_mux_output[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[8]~24_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datab => \control_unit|Selector15~0_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[8]~24_combout\);

-- Location: LCCOMB_X42_Y41_N2
\datapath_unit|s_r_wr_mux_output[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[8]~25_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(8))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- ((\datapath_unit|s_r_wr_mux_output[8]~24_combout\))))) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & (((!\datapath_unit|s_r_wr_mux_output[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datab => \datapath_unit|SIP|s_data_out\(8),
	datac => \datapath_unit|s_r_wr_mux_output[8]~24_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[8]~25_combout\);

-- Location: LCCOMB_X38_Y45_N4
\datapath_unit|s_r_wr_mux_output[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(8) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[8]~25_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[8]~25_combout\ & 
-- ((\datapath_unit|alu_component|Mux8~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[8]~25_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(8),
	datac => \datapath_unit|s_r_wr_mux_output[8]~25_combout\,
	datad => \datapath_unit|alu_component|Mux8~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(8));

-- Location: FF_X42_Y45_N31
\datapath_unit|regfile|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][8]~q\);

-- Location: FF_X38_Y45_N5
\datapath_unit|regfile|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(8),
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][8]~q\);

-- Location: FF_X42_Y45_N21
\datapath_unit|regfile|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][8]~q\);

-- Location: LCCOMB_X42_Y45_N20
\datapath_unit|regfile|data_out_a[8]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~92_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[14][8]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[12][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[14][8]~q\,
	datac => \datapath_unit|regfile|registers[12][8]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~92_combout\);

-- Location: LCCOMB_X42_Y45_N30
\datapath_unit|regfile|data_out_a[8]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~93_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[8]~92_combout\ & ((\datapath_unit|regfile|registers[15][8]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[8]~92_combout\ & (\datapath_unit|regfile|registers[13][8]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[8]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[13][8]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[15][8]~q\,
	datad => \datapath_unit|regfile|data_out_a[8]~92_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~93_combout\);

-- Location: FF_X38_Y44_N3
\datapath_unit|regfile|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][8]~q\);

-- Location: FF_X39_Y44_N15
\datapath_unit|regfile|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][8]~q\);

-- Location: LCCOMB_X39_Y44_N14
\datapath_unit|regfile|data_out_a[8]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~85_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[9][8]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][8]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[8][8]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~85_combout\);

-- Location: LCCOMB_X38_Y44_N2
\datapath_unit|regfile|data_out_a[8]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~86_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[8]~85_combout\ & ((\datapath_unit|regfile|registers[11][8]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[8]~85_combout\ & (\datapath_unit|regfile|registers[10][8]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[8]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][8]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[11][8]~q\,
	datad => \datapath_unit|regfile|data_out_a[8]~85_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~86_combout\);

-- Location: FF_X39_Y45_N21
\datapath_unit|regfile|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][8]~q\);

-- Location: FF_X39_Y45_N19
\datapath_unit|regfile|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][8]~q\);

-- Location: LCCOMB_X39_Y45_N18
\datapath_unit|regfile|data_out_a[8]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~87_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[6][8]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|registers[4][8]~q\ & !\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[6][8]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[4][8]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~87_combout\);

-- Location: LCCOMB_X39_Y45_N20
\datapath_unit|regfile|data_out_a[8]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~88_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[8]~87_combout\ & ((\datapath_unit|regfile|registers[7][8]~q\))) # (!\datapath_unit|regfile|data_out_a[8]~87_combout\ 
-- & (\datapath_unit|regfile|registers[5][8]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[8]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][8]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[7][8]~q\,
	datad => \datapath_unit|regfile|data_out_a[8]~87_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~88_combout\);

-- Location: FF_X41_Y43_N5
\datapath_unit|regfile|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][8]~q\);

-- Location: FF_X42_Y44_N19
\datapath_unit|regfile|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][8]~q\);

-- Location: FF_X42_Y44_N17
\datapath_unit|regfile|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(8),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][8]~q\);

-- Location: LCCOMB_X42_Y44_N16
\datapath_unit|regfile|data_out_a[8]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~89_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[1][8]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[0][8]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[1][8]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[0][8]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~89_combout\);

-- Location: LCCOMB_X42_Y44_N18
\datapath_unit|regfile|data_out_a[8]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~90_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[8]~89_combout\ & ((\datapath_unit|regfile|registers[3][8]~q\))) # (!\datapath_unit|regfile|data_out_a[8]~89_combout\ 
-- & (\datapath_unit|regfile|registers[2][8]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[8]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[2][8]~q\,
	datac => \datapath_unit|regfile|registers[3][8]~q\,
	datad => \datapath_unit|regfile|data_out_a[8]~89_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~90_combout\);

-- Location: LCCOMB_X38_Y45_N2
\datapath_unit|regfile|data_out_a[8]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~91_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|data_out_a[8]~88_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[8]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[8]~88_combout\,
	datad => \datapath_unit|regfile|data_out_a[8]~90_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~91_combout\);

-- Location: LCCOMB_X38_Y45_N30
\datapath_unit|regfile|data_out_a[8]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[8]~94_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[8]~91_combout\ & (\datapath_unit|regfile|data_out_a[8]~93_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[8]~91_combout\ & ((\datapath_unit|regfile|data_out_a[8]~86_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[8]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[8]~93_combout\,
	datac => \datapath_unit|regfile|data_out_a[8]~86_combout\,
	datad => \datapath_unit|regfile|data_out_a[8]~91_combout\,
	combout => \datapath_unit|regfile|data_out_a[8]~94_combout\);

-- Location: LCCOMB_X38_Y45_N12
\datapath_unit|s_alu_src_a_mux_output[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[8]~12_combout\ = (\control_unit|Selector7~2_combout\ & (((\datapath_unit|regfile|data_out_a[8]~94_combout\) # (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\)))) # (!\control_unit|Selector7~2_combout\ & 
-- (\datapath_unit|PC|s_data_out\(8) & ((!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector7~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(8),
	datac => \datapath_unit|regfile|data_out_a[8]~94_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[8]~12_combout\);

-- Location: LCCOMB_X38_Y45_N18
\datapath_unit|s_alu_src_a_mux_output[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(8) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[8]~12_combout\ & ((\datapath_unit|regfile|data_out_b[0]~11_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[8]~12_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(8))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(8),
	datac => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[8]~12_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(8));

-- Location: LCCOMB_X38_Y45_N8
\datapath_unit|alu_component|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux8~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(8))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(8),
	datac => \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\,
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux8~0_combout\);

-- Location: LCCOMB_X38_Y45_N6
\datapath_unit|alu_component|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux8~1_combout\ = (\control_unit|Selector11~2_combout\ & (\control_unit|Selector12~0_combout\)) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- ((\datapath_unit|alu_component|Add2~16_combout\))) # (!\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \control_unit|Selector12~0_combout\,
	datac => \datapath_unit|alu_component|Add0~16_combout\,
	datad => \datapath_unit|alu_component|Add2~16_combout\,
	combout => \datapath_unit|alu_component|Mux8~1_combout\);

-- Location: LCCOMB_X38_Y45_N20
\datapath_unit|alu_component|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux8~2_combout\ = (\control_unit|Selector11~2_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(8) & ((\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\) # (\datapath_unit|alu_component|Mux8~1_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(8) & (\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ & \datapath_unit|alu_component|Mux8~1_combout\)))) # (!\control_unit|Selector11~2_combout\ & (((\datapath_unit|alu_component|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(8),
	datac => \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\,
	datad => \datapath_unit|alu_component|Mux8~1_combout\,
	combout => \datapath_unit|alu_component|Mux8~2_combout\);

-- Location: LCCOMB_X38_Y45_N10
\datapath_unit|alu_component|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux8~3_combout\ = (\datapath_unit|alu_component|Mux8~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux8~0_combout\,
	datad => \datapath_unit|alu_component|Mux8~2_combout\,
	combout => \datapath_unit|alu_component|Mux8~3_combout\);

-- Location: LCCOMB_X38_Y45_N0
\datapath_unit|PC|s_data_out[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[8]~8_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux8~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|alu_component|Mux8~3_combout\,
	combout => \datapath_unit|PC|s_data_out[8]~8_combout\);

-- Location: FF_X38_Y45_N1
\datapath_unit|PC|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[8]~8_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(8),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(8));

-- Location: LCCOMB_X38_Y45_N28
\datapath_unit|s_m_addr_mux_output[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[8]~32_combout\ = (\control_unit|Selector17~1_combout\ & ((\datapath_unit|regfile|data_out_a[8]~94_combout\) # ((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & 
-- (((!\control_unit|Selector18~2_combout\ & \datapath_unit|PC|s_data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[8]~94_combout\,
	datab => \control_unit|Selector17~1_combout\,
	datac => \control_unit|Selector18~2_combout\,
	datad => \datapath_unit|PC|s_data_out\(8),
	combout => \datapath_unit|s_m_addr_mux_output[8]~32_combout\);

-- Location: LCCOMB_X38_Y45_N26
\datapath_unit|s_m_addr_mux_output[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[8]~33_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[8]~32_combout\ & (\datapath_unit|regfile|data_out_b[0]~11_combout\)) # (!\datapath_unit|s_m_addr_mux_output[8]~32_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(8)))))) # (!\control_unit|Selector18~2_combout\ & (((\datapath_unit|s_m_addr_mux_output[8]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(8),
	datac => \control_unit|Selector18~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[8]~32_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[8]~33_combout\);

-- Location: LCCOMB_X42_Y46_N0
\datapath_unit|s_m_addr_mux_output[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[8]~34_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(20))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[8]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(20),
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[8]~33_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[8]~34_combout\);

-- Location: M9K_X37_Y48_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y48_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y42_N4
\datapath_unit|memory|ram_a|auto_generated|mux3|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a83~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a67~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a83~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a67~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\);

-- Location: M9K_X37_Y49_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y42_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a115~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a99~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a115~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~75_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a99~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\);

-- Location: LCCOMB_X45_Y42_N24
\datapath_unit|s_r_wr_mux_output[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[3]~14_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \control_unit|Selector15~0_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[3]~14_combout\);

-- Location: LCCOMB_X45_Y42_N2
\datapath_unit|s_r_wr_mux_output[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[3]~15_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(3) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[3]~14_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|SIP|s_data_out\(3),
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[3]~14_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[3]~15_combout\);

-- Location: LCCOMB_X39_Y40_N14
\datapath_unit|alu_component|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux13~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(3)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\,
	datac => \datapath_unit|alu_component|LessThan0~30_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(3),
	combout => \datapath_unit|alu_component|Mux13~1_combout\);

-- Location: LCCOMB_X45_Y44_N0
\datapath_unit|regfile|registers[14][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][2]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(2),
	combout => \datapath_unit|regfile|registers[14][2]~feeder_combout\);

-- Location: FF_X45_Y44_N1
\datapath_unit|regfile|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][2]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][2]~q\);

-- Location: FF_X42_Y45_N7
\datapath_unit|regfile|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][2]~q\);

-- Location: FF_X42_Y46_N1
\datapath_unit|regfile|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][2]~q\);

-- Location: FF_X42_Y45_N13
\datapath_unit|regfile|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][2]~q\);

-- Location: LCCOMB_X42_Y45_N12
\datapath_unit|regfile|data_out_a[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~32_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[13][2]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[12][2]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[13][2]~q\,
	datac => \datapath_unit|regfile|registers[12][2]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~32_combout\);

-- Location: LCCOMB_X42_Y45_N6
\datapath_unit|regfile|data_out_a[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~33_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[2]~32_combout\ & ((\datapath_unit|regfile|registers[15][2]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[2]~32_combout\ & (\datapath_unit|regfile|registers[14][2]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[14][2]~q\,
	datac => \datapath_unit|regfile|registers[15][2]~q\,
	datad => \datapath_unit|regfile|data_out_a[2]~32_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~33_combout\);

-- Location: FF_X39_Y45_N25
\datapath_unit|regfile|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][2]~q\);

-- Location: FF_X39_Y45_N3
\datapath_unit|regfile|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][2]~q\);

-- Location: LCCOMB_X39_Y45_N2
\datapath_unit|regfile|data_out_a[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~23_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[5][2]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][2]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[4][2]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~23_combout\);

-- Location: LCCOMB_X39_Y45_N24
\datapath_unit|regfile|data_out_a[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~24_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[2]~23_combout\ & ((\datapath_unit|regfile|registers[7][2]~q\))) # (!\datapath_unit|regfile|data_out_a[2]~23_combout\ 
-- & (\datapath_unit|regfile|registers[6][2]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[6][2]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[7][2]~q\,
	datad => \datapath_unit|regfile|data_out_a[2]~23_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~24_combout\);

-- Location: FF_X43_Y44_N31
\datapath_unit|regfile|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][2]~q\);

-- Location: LCCOMB_X39_Y44_N2
\datapath_unit|regfile|registers[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][2]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(2),
	combout => \datapath_unit|regfile|registers[10][2]~feeder_combout\);

-- Location: FF_X39_Y44_N3
\datapath_unit|regfile|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][2]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][2]~q\);

-- Location: FF_X39_Y44_N21
\datapath_unit|regfile|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(2),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][2]~q\);

-- Location: LCCOMB_X39_Y44_N20
\datapath_unit|regfile|data_out_a[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~25_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(5) & ((\datapath_unit|regfile|registers[10][2]~q\) # ((\datapath_unit|ir|lower_reg|s_data_out\(4))))) # (!\datapath_unit|ir|lower_reg|s_data_out\(5) & 
-- (((\datapath_unit|regfile|registers[8][2]~q\ & !\datapath_unit|ir|lower_reg|s_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(5),
	datab => \datapath_unit|regfile|registers[10][2]~q\,
	datac => \datapath_unit|regfile|registers[8][2]~q\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(4),
	combout => \datapath_unit|regfile|data_out_a[2]~25_combout\);

-- Location: LCCOMB_X43_Y44_N28
\datapath_unit|regfile|data_out_a[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~26_combout\ = (\datapath_unit|regfile|data_out_a[2]~25_combout\) # ((\control_unit|wr_DPCR~0_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \control_unit|r_rd_sel~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|wr_DPCR~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \control_unit|r_rd_sel~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[2]~25_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~26_combout\);

-- Location: LCCOMB_X43_Y44_N30
\datapath_unit|regfile|data_out_a[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~27_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[2]~26_combout\ & ((\datapath_unit|regfile|registers[11][2]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[2]~26_combout\ & (\datapath_unit|regfile|registers[9][2]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][2]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[11][2]~q\,
	datad => \datapath_unit|regfile|data_out_a[2]~26_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~27_combout\);

-- Location: LCCOMB_X41_Y44_N16
\datapath_unit|regfile|data_out_a[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~31_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\) # (\datapath_unit|regfile|data_out_a[2]~27_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|data_out_a[2]~30_combout\ & (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[2]~30_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datad => \datapath_unit|regfile|data_out_a[2]~27_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~31_combout\);

-- Location: LCCOMB_X41_Y44_N18
\datapath_unit|regfile|data_out_a[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[2]~34_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[2]~31_combout\ & (\datapath_unit|regfile|data_out_a[2]~33_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[2]~31_combout\ & ((\datapath_unit|regfile|data_out_a[2]~24_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|data_out_a[2]~33_combout\,
	datac => \datapath_unit|regfile|data_out_a[2]~24_combout\,
	datad => \datapath_unit|regfile|data_out_a[2]~31_combout\,
	combout => \datapath_unit|regfile|data_out_a[2]~34_combout\);

-- Location: LCCOMB_X41_Y44_N26
\datapath_unit|s_alu_src_a_mux_output[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[2]~18_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[2]~34_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(2),
	datac => \control_unit|Selector7~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[2]~34_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[2]~18_combout\);

-- Location: LCCOMB_X41_Y44_N12
\datapath_unit|s_alu_src_a_mux_output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(2) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[2]~18_combout\ & ((\datapath_unit|regfile|data_out_b[0]~5_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[2]~18_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(2))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(2),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[2]~18_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(2));

-- Location: LCCOMB_X41_Y42_N30
\datapath_unit|ir|upper_reg|s_data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|ir|upper_reg|s_data_out[0]~feeder_combout\ = \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\,
	combout => \datapath_unit|ir|upper_reg|s_data_out[0]~feeder_combout\);

-- Location: FF_X41_Y42_N31
\datapath_unit|ir|upper_reg|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|ir|upper_reg|s_data_out[0]~feeder_combout\,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(0));

-- Location: LCCOMB_X41_Y41_N14
\datapath_unit|s_alu_src_b_mux_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[0]~0_combout\ = (\control_unit|Selector9~2_combout\ & (((\datapath_unit|ir|upper_reg|s_data_out\(0))))) # (!\control_unit|Selector9~2_combout\ & (!\control_unit|Selector9~3_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(0)) # (!\control_unit|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector9~3_combout\,
	datab => \control_unit|Selector8~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(0),
	datad => \control_unit|Selector9~2_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[0]~0_combout\);

-- Location: LCCOMB_X41_Y41_N12
\datapath_unit|s_alu_src_b_mux_output[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ = (\datapath_unit|s_alu_src_b_mux_output[0]~0_combout\) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[0]~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\);

-- Location: LCCOMB_X40_Y41_N0
\datapath_unit|alu_component|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~0_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(0) & (\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ $ (VCC))) # (!\datapath_unit|s_alu_src_a_mux_output\(0) & (\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ 
-- & VCC))
-- \datapath_unit|alu_component|Add0~1\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(0) & \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(0),
	datab => \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\,
	datad => VCC,
	combout => \datapath_unit|alu_component|Add0~0_combout\,
	cout => \datapath_unit|alu_component|Add0~1\);

-- Location: LCCOMB_X40_Y41_N6
\datapath_unit|alu_component|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~6_combout\ = (\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(3) & (\datapath_unit|alu_component|Add0~5\ & VCC)) # (!\datapath_unit|s_alu_src_a_mux_output\(3) & 
-- (!\datapath_unit|alu_component|Add0~5\)))) # (!\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(3) & (!\datapath_unit|alu_component|Add0~5\)) # (!\datapath_unit|s_alu_src_a_mux_output\(3) & 
-- ((\datapath_unit|alu_component|Add0~5\) # (GND)))))
-- \datapath_unit|alu_component|Add0~7\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(3) & !\datapath_unit|alu_component|Add0~5\)) # (!\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & 
-- ((!\datapath_unit|alu_component|Add0~5\) # (!\datapath_unit|s_alu_src_a_mux_output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(3),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~5\,
	combout => \datapath_unit|alu_component|Add0~6_combout\,
	cout => \datapath_unit|alu_component|Add0~7\);

-- Location: LCCOMB_X39_Y40_N16
\datapath_unit|alu_component|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux13~0_combout\ = (\control_unit|Selector11~2_combout\ & (((\control_unit|Selector12~0_combout\)))) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- ((\datapath_unit|alu_component|Add2~6_combout\))) # (!\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \datapath_unit|alu_component|Add0~6_combout\,
	datac => \control_unit|Selector12~0_combout\,
	datad => \datapath_unit|alu_component|Add2~6_combout\,
	combout => \datapath_unit|alu_component|Mux13~0_combout\);

-- Location: LCCOMB_X39_Y40_N26
\datapath_unit|alu_component|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux13~3_combout\ = (\datapath_unit|alu_component|Mux13~2_combout\ & (((\datapath_unit|alu_component|Mux13~1_combout\)))) # (!\datapath_unit|alu_component|Mux13~2_combout\ & ((\control_unit|alu_op[2]~5_combout\ & 
-- (\datapath_unit|alu_component|Mux13~1_combout\)) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Mux13~2_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux13~1_combout\,
	datad => \datapath_unit|alu_component|Mux13~0_combout\,
	combout => \datapath_unit|alu_component|Mux13~3_combout\);

-- Location: LCCOMB_X39_Y40_N8
\datapath_unit|s_r_wr_mux_output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(3) = (\datapath_unit|s_r_wr_mux_output[3]~15_combout\ & (((\datapath_unit|alu_component|Mux13~3_combout\) # (\datapath_unit|s_r_wr_mux_output[14]~40_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[3]~15_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(3) & ((!\datapath_unit|s_r_wr_mux_output[14]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(3),
	datab => \datapath_unit|s_r_wr_mux_output[3]~15_combout\,
	datac => \datapath_unit|alu_component|Mux13~3_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(3));

-- Location: FF_X42_Y40_N23
\datapath_unit|regfile|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][3]~q\);

-- Location: LCCOMB_X43_Y44_N12
\datapath_unit|regfile|registers[11][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[11][3]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers[11][3]~feeder_combout\);

-- Location: FF_X43_Y44_N13
\datapath_unit|regfile|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[11][3]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][3]~q\);

-- Location: FF_X43_Y44_N27
\datapath_unit|regfile|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][3]~q\);

-- Location: LCCOMB_X43_Y44_N26
\datapath_unit|regfile|data_out_a[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~42_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[11][3]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[3][3]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[11][3]~q\,
	datac => \datapath_unit|regfile|registers[3][3]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~42_combout\);

-- Location: LCCOMB_X42_Y40_N22
\datapath_unit|regfile|data_out_a[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~43_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[3]~42_combout\ & ((\datapath_unit|regfile|registers[15][3]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[3]~42_combout\ & (\datapath_unit|regfile|registers[7][3]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[3]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[7][3]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[15][3]~q\,
	datad => \datapath_unit|regfile|data_out_a[3]~42_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~43_combout\);

-- Location: FF_X43_Y40_N9
\datapath_unit|regfile|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][3]~q\);

-- Location: LCCOMB_X43_Y39_N20
\datapath_unit|regfile|registers[4][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][3]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers[4][3]~feeder_combout\);

-- Location: FF_X43_Y39_N21
\datapath_unit|regfile|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][3]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][3]~q\);

-- Location: FF_X43_Y40_N11
\datapath_unit|regfile|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][3]~q\);

-- Location: LCCOMB_X43_Y40_N10
\datapath_unit|regfile|data_out_a[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~39_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[4][3]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[4][3]~q\,
	datac => \datapath_unit|regfile|registers[0][3]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~39_combout\);

-- Location: LCCOMB_X43_Y40_N8
\datapath_unit|regfile|data_out_a[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~40_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[3]~39_combout\ & ((\datapath_unit|regfile|registers[12][3]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[3]~39_combout\ & (\datapath_unit|regfile|registers[8][3]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[8][3]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[12][3]~q\,
	datad => \datapath_unit|regfile|data_out_a[3]~39_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~40_combout\);

-- Location: LCCOMB_X39_Y41_N30
\datapath_unit|regfile|registers[10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[10][3]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers[10][3]~feeder_combout\);

-- Location: FF_X39_Y41_N31
\datapath_unit|regfile|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[10][3]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][3]~q\);

-- Location: FF_X43_Y41_N5
\datapath_unit|regfile|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][3]~q\);

-- Location: LCCOMB_X38_Y41_N12
\datapath_unit|regfile|registers[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][3]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(3),
	combout => \datapath_unit|regfile|registers[6][3]~feeder_combout\);

-- Location: FF_X38_Y41_N13
\datapath_unit|regfile|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][3]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][3]~q\);

-- Location: FF_X43_Y41_N19
\datapath_unit|regfile|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(3),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][3]~q\);

-- Location: LCCOMB_X43_Y41_N18
\datapath_unit|regfile|data_out_a[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~37_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[6][3]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[6][3]~q\,
	datac => \datapath_unit|regfile|registers[2][3]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~37_combout\);

-- Location: LCCOMB_X43_Y41_N4
\datapath_unit|regfile|data_out_a[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~38_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[3]~37_combout\ & ((\datapath_unit|regfile|registers[14][3]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[3]~37_combout\ & (\datapath_unit|regfile|registers[10][3]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[3]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[10][3]~q\,
	datac => \datapath_unit|regfile|registers[14][3]~q\,
	datad => \datapath_unit|regfile|data_out_a[3]~37_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~38_combout\);

-- Location: LCCOMB_X39_Y40_N18
\datapath_unit|regfile|data_out_a[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~41_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[3]~38_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|data_out_a[3]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|data_out_a[3]~40_combout\,
	datad => \datapath_unit|regfile|data_out_a[3]~38_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~41_combout\);

-- Location: LCCOMB_X39_Y40_N22
\datapath_unit|regfile|data_out_a[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[3]~44_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[3]~41_combout\ & ((\datapath_unit|regfile|data_out_a[3]~43_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[3]~41_combout\ & (\datapath_unit|regfile|data_out_a[3]~36_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[3]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[3]~36_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|data_out_a[3]~43_combout\,
	datad => \datapath_unit|regfile|data_out_a[3]~41_combout\,
	combout => \datapath_unit|regfile|data_out_a[3]~44_combout\);

-- Location: LCCOMB_X39_Y40_N4
\datapath_unit|s_alu_src_a_mux_output[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[3]~17_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[3]~44_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(3),
	datac => \datapath_unit|regfile|data_out_a[3]~44_combout\,
	datad => \control_unit|Selector7~2_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[3]~17_combout\);

-- Location: LCCOMB_X39_Y40_N6
\datapath_unit|s_alu_src_a_mux_output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(3) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[3]~17_combout\ & ((\datapath_unit|regfile|data_out_b[0]~6_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[3]~17_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(3))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(3),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[3]~17_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(3));

-- Location: LCCOMB_X40_Y41_N8
\datapath_unit|alu_component|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~8_combout\ = ((\datapath_unit|s_alu_src_a_mux_output\(4) $ (\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ $ (!\datapath_unit|alu_component|Add0~7\)))) # (GND)
-- \datapath_unit|alu_component|Add0~9\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(4) & ((\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\) # (!\datapath_unit|alu_component|Add0~7\))) # (!\datapath_unit|s_alu_src_a_mux_output\(4) & 
-- (\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ & !\datapath_unit|alu_component|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(4),
	datab => \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~7\,
	combout => \datapath_unit|alu_component|Add0~8_combout\,
	cout => \datapath_unit|alu_component|Add0~9\);

-- Location: LCCOMB_X40_Y41_N10
\datapath_unit|alu_component|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~10_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(5) & ((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & (\datapath_unit|alu_component|Add0~9\ & VCC)) # (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & 
-- (!\datapath_unit|alu_component|Add0~9\)))) # (!\datapath_unit|s_alu_src_a_mux_output\(5) & ((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & (!\datapath_unit|alu_component|Add0~9\)) # (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & 
-- ((\datapath_unit|alu_component|Add0~9\) # (GND)))))
-- \datapath_unit|alu_component|Add0~11\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(5) & (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & !\datapath_unit|alu_component|Add0~9\)) # (!\datapath_unit|s_alu_src_a_mux_output\(5) & 
-- ((!\datapath_unit|alu_component|Add0~9\) # (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(5),
	datab => \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~9\,
	combout => \datapath_unit|alu_component|Add0~10_combout\,
	cout => \datapath_unit|alu_component|Add0~11\);

-- Location: LCCOMB_X40_Y41_N12
\datapath_unit|alu_component|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add0~12_combout\ = ((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ $ (\datapath_unit|s_alu_src_a_mux_output\(6) $ (!\datapath_unit|alu_component|Add0~11\)))) # (GND)
-- \datapath_unit|alu_component|Add0~13\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(6)) # (!\datapath_unit|alu_component|Add0~11\))) # (!\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & 
-- (\datapath_unit|s_alu_src_a_mux_output\(6) & !\datapath_unit|alu_component|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(6),
	datad => VCC,
	cin => \datapath_unit|alu_component|Add0~11\,
	combout => \datapath_unit|alu_component|Add0~12_combout\,
	cout => \datapath_unit|alu_component|Add0~13\);

-- Location: LCCOMB_X39_Y39_N2
\datapath_unit|alu_component|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux9~0_combout\ = (\control_unit|Selector12~0_combout\ & ((\control_unit|Selector11~2_combout\) # ((\datapath_unit|alu_component|Add2~14_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (!\control_unit|Selector11~2_combout\ & (\datapath_unit|alu_component|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector12~0_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|alu_component|Add0~14_combout\,
	datad => \datapath_unit|alu_component|Add2~14_combout\,
	combout => \datapath_unit|alu_component|Mux9~0_combout\);

-- Location: LCCOMB_X39_Y39_N28
\datapath_unit|alu_component|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux9~3_combout\ = (\datapath_unit|alu_component|Mux9~2_combout\ & (((\datapath_unit|alu_component|Mux9~1_combout\)))) # (!\datapath_unit|alu_component|Mux9~2_combout\ & ((\control_unit|alu_op[2]~5_combout\ & 
-- (\datapath_unit|alu_component|Mux9~1_combout\)) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux9~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Mux9~2_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux9~1_combout\,
	datad => \datapath_unit|alu_component|Mux9~0_combout\,
	combout => \datapath_unit|alu_component|Mux9~3_combout\);

-- Location: LCCOMB_X39_Y39_N0
\datapath_unit|PC|s_data_out[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[7]~7_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux9~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	datad => \datapath_unit|alu_component|Mux9~3_combout\,
	combout => \datapath_unit|PC|s_data_out[7]~7_combout\);

-- Location: FF_X39_Y39_N1
\datapath_unit|PC|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[7]~7_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(7),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(7));

-- Location: LCCOMB_X39_Y39_N16
\datapath_unit|s_m_addr_mux_output[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[7]~29_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(7)) # ((\control_unit|Selector17~1_combout\)))) # (!\control_unit|Selector18~2_combout\ & 
-- (((\datapath_unit|PC|s_data_out\(7) & !\control_unit|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(7),
	datab => \datapath_unit|PC|s_data_out\(7),
	datac => \control_unit|Selector18~2_combout\,
	datad => \control_unit|Selector17~1_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[7]~29_combout\);

-- Location: LCCOMB_X39_Y39_N14
\datapath_unit|s_m_addr_mux_output[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[7]~30_combout\ = (\datapath_unit|s_m_addr_mux_output[7]~29_combout\ & (((\datapath_unit|regfile|data_out_b[0]~10_combout\) # (!\control_unit|Selector17~1_combout\)))) # (!\datapath_unit|s_m_addr_mux_output[7]~29_combout\ 
-- & (\datapath_unit|regfile|data_out_a[7]~84_combout\ & (\control_unit|Selector17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[7]~84_combout\,
	datab => \datapath_unit|s_m_addr_mux_output[7]~29_combout\,
	datac => \control_unit|Selector17~1_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[7]~30_combout\);

-- Location: LCCOMB_X42_Y39_N24
\datapath_unit|s_m_addr_mux_output[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[7]~31_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(19))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[7]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(19),
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[7]~30_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[7]~31_combout\);

-- Location: M9K_X78_Y38_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y39_N14
\datapath_unit|memory|ram_a|auto_generated|mux3|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\ = (\datapath_unit|memory|ram_a|auto_generated|mux3|_~72_combout\ & (((\datapath_unit|memory|ram_a|auto_generated|ram_block1a50~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~72_combout\ & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a18~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~72_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a50~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a18~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\);

-- Location: LCCOMB_X45_Y42_N20
\datapath_unit|s_r_wr_mux_output[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[2]~10_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datab => \control_unit|Selector15~0_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[2]~10_combout\);

-- Location: LCCOMB_X45_Y42_N6
\datapath_unit|s_r_wr_mux_output[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[2]~13_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(2) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[2]~10_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datab => \datapath_unit|SIP|s_data_out\(2),
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[2]~10_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[2]~13_combout\);

-- Location: LCCOMB_X41_Y44_N6
\datapath_unit|s_r_wr_mux_output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(2) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[2]~13_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[2]~13_combout\ & 
-- ((\datapath_unit|alu_component|Mux14~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[2]~13_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(2),
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[2]~13_combout\,
	datad => \datapath_unit|alu_component|Mux14~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(2));

-- Location: LCCOMB_X40_Y40_N12
\datapath_unit|regfile|data_out_b[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~8_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(14))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(14),
	datab => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a5\,
	combout => \datapath_unit|regfile|data_out_b[0]~8_combout\);

-- Location: LCCOMB_X40_Y40_N0
\datapath_unit|s_m_addr_mux_output[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[5]~23_combout\ = (\control_unit|Selector17~1_combout\ & (((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & ((\control_unit|Selector18~2_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(5)))) # (!\control_unit|Selector18~2_combout\ & (\datapath_unit|PC|s_data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|PC|s_data_out\(5),
	datac => \datapath_unit|ir|upper_reg|s_data_out\(5),
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[5]~23_combout\);

-- Location: LCCOMB_X40_Y40_N6
\datapath_unit|s_m_addr_mux_output[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[5]~24_combout\ = (\control_unit|Selector17~1_combout\ & ((\datapath_unit|s_m_addr_mux_output[5]~23_combout\ & (\datapath_unit|regfile|data_out_b[0]~8_combout\)) # (!\datapath_unit|s_m_addr_mux_output[5]~23_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[5]~64_combout\))))) # (!\control_unit|Selector17~1_combout\ & (((\datapath_unit|s_m_addr_mux_output[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	datac => \datapath_unit|regfile|data_out_a[5]~64_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[5]~23_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[5]~24_combout\);

-- Location: LCCOMB_X46_Y43_N16
\datapath_unit|s_m_addr_mux_output[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[5]~25_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(17))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[5]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(17),
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[5]~24_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[5]~25_combout\);

-- Location: M9K_X15_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10000201950000014",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y42_N12
\datapath_unit|memory|ram_a|auto_generated|mux3|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a35~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a3~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a3~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a35~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\);

-- Location: LCCOMB_X45_Y42_N30
\datapath_unit|memory|ram_a|auto_generated|mux3|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a51~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a19~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a51~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a19~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~77_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\);

-- Location: LCCOMB_X45_Y42_N26
\datapath_unit|memory|ram_a|auto_generated|mux3|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~78_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~76_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\);

-- Location: LCCOMB_X38_Y40_N12
\datapath_unit|regfile|data_out_b[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~6_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(12))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(12),
	datab => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a3\,
	combout => \datapath_unit|regfile|data_out_b[0]~6_combout\);

-- Location: LCCOMB_X39_Y40_N28
\datapath_unit|PC|s_data_out[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[3]~3_combout\ = (\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|alu_component|Mux13~3_combout\)) # (!\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Mux13~3_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	combout => \datapath_unit|PC|s_data_out[3]~3_combout\);

-- Location: FF_X45_Y42_N27
\datapath_unit|ir|upper_reg|s_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~79_combout\,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(3));

-- Location: FF_X39_Y40_N29
\datapath_unit|PC|s_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[3]~3_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(3),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(3));

-- Location: LCCOMB_X39_Y40_N0
\datapath_unit|s_m_addr_mux_output[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[3]~17_combout\ = (\control_unit|Selector17~1_combout\ & (((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & ((\control_unit|Selector18~2_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(3))) # (!\control_unit|Selector18~2_combout\ & ((\datapath_unit|PC|s_data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(3),
	datab => \control_unit|Selector17~1_combout\,
	datac => \control_unit|Selector18~2_combout\,
	datad => \datapath_unit|PC|s_data_out\(3),
	combout => \datapath_unit|s_m_addr_mux_output[3]~17_combout\);

-- Location: LCCOMB_X39_Y40_N30
\datapath_unit|s_m_addr_mux_output[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[3]~18_combout\ = (\datapath_unit|s_m_addr_mux_output[3]~17_combout\ & (((\datapath_unit|regfile|data_out_b[0]~6_combout\) # (!\control_unit|Selector17~1_combout\)))) # (!\datapath_unit|s_m_addr_mux_output[3]~17_combout\ 
-- & (\datapath_unit|regfile|data_out_a[3]~44_combout\ & (\control_unit|Selector17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[3]~44_combout\,
	datab => \datapath_unit|s_m_addr_mux_output[3]~17_combout\,
	datac => \control_unit|Selector17~1_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[3]~18_combout\);

-- Location: LCCOMB_X43_Y44_N14
\datapath_unit|s_m_addr_mux_output[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[3]~19_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(15))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|DPRR|s_data_out\(15),
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[3]~18_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[3]~19_combout\);

-- Location: M9K_X15_Y31_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y52_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00012F013600A32B4",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a33~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a33~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a1~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\);

-- Location: LCCOMB_X41_Y39_N30
\datapath_unit|memory|ram_a|auto_generated|mux3|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~68_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a49~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a17~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a49~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a17~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~67_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~68_combout\);

-- Location: M9K_X15_Y47_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y39_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1)) # 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a81~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a65~portbdataout\ & 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a65~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a81~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\);

-- Location: LCCOMB_X41_Y39_N2
\datapath_unit|memory|ram_a|auto_generated|mux3|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~66_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a113~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a97~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a97~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a113~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~65_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~66_combout\);

-- Location: LCCOMB_X41_Y39_N8
\datapath_unit|memory|ram_a|auto_generated|mux3|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~66_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~68_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~66_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\);

-- Location: LCCOMB_X41_Y44_N10
\datapath_unit|regfile|data_out_b[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~5_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(11))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(11),
	datac => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a2\,
	datad => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	combout => \datapath_unit|regfile|data_out_b[0]~5_combout\);

-- Location: LCCOMB_X39_Y42_N18
\datapath_unit|s_m_data_mux_output[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[2]~30_combout\ = (\datapath_unit|s_m_data_mux_output[2]~29_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~5_combout\ & \datapath_unit|s_m_data_mux_output[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|s_m_data_mux_output[2]~29_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[2]~30_combout\);

-- Location: M9K_X64_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y42_N8
\datapath_unit|memory|ram_a|auto_generated|mux3|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a82~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a66~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a82~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a66~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\);

-- Location: M9K_X64_Y43_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y42_N18
\datapath_unit|memory|ram_a|auto_generated|mux3|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a114~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a98~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~70_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a98~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a114~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\);

-- Location: LCCOMB_X45_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~74_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~71_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~73_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~74_combout\);

-- Location: FF_X45_Y42_N1
\datapath_unit|ir|upper_reg|s_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~74_combout\,
	ena => \control_unit|CS.ID1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|upper_reg|s_data_out\(2));

-- Location: LCCOMB_X41_Y44_N4
\datapath_unit|s_alu_src_b_mux_output[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ = (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(2)) # ((!\datapath_unit|Equal25~0_combout\ & \datapath_unit|regfile|data_out_b[0]~5_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (!\datapath_unit|Equal25~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datab => \datapath_unit|Equal25~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(2),
	datad => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\);

-- Location: LCCOMB_X41_Y44_N22
\datapath_unit|alu_component|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux14~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(2))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(2),
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\,
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux14~0_combout\);

-- Location: LCCOMB_X41_Y44_N24
\datapath_unit|alu_component|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux14~1_combout\ = (\control_unit|Selector11~2_combout\ & (((\control_unit|Selector12~0_combout\)))) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- ((\datapath_unit|alu_component|Add2~4_combout\))) # (!\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add0~4_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \control_unit|Selector12~0_combout\,
	datad => \datapath_unit|alu_component|Add2~4_combout\,
	combout => \datapath_unit|alu_component|Mux14~1_combout\);

-- Location: LCCOMB_X41_Y44_N2
\datapath_unit|alu_component|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux14~2_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(2) & ((\datapath_unit|alu_component|Mux14~1_combout\) # ((\control_unit|Selector11~2_combout\ & \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\)))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(2) & (\datapath_unit|alu_component|Mux14~1_combout\ & ((\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\) # (!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(2),
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\,
	datad => \datapath_unit|alu_component|Mux14~1_combout\,
	combout => \datapath_unit|alu_component|Mux14~2_combout\);

-- Location: LCCOMB_X41_Y44_N20
\datapath_unit|alu_component|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux14~3_combout\ = (\datapath_unit|alu_component|Mux14~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux14~0_combout\,
	datad => \datapath_unit|alu_component|Mux14~2_combout\,
	combout => \datapath_unit|alu_component|Mux14~3_combout\);

-- Location: LCCOMB_X41_Y44_N28
\datapath_unit|PC|s_data_out[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[2]~2_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux14~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|alu_component|Mux14~3_combout\,
	combout => \datapath_unit|PC|s_data_out[2]~2_combout\);

-- Location: FF_X41_Y44_N29
\datapath_unit|PC|s_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[2]~2_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(2),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(2));

-- Location: LCCOMB_X41_Y44_N30
\datapath_unit|s_m_addr_mux_output[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[2]~14_combout\ = (\control_unit|Selector18~2_combout\ & (((\control_unit|Selector17~1_combout\)))) # (!\control_unit|Selector18~2_combout\ & ((\control_unit|Selector17~1_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[2]~34_combout\))) # (!\control_unit|Selector17~1_combout\ & (\datapath_unit|PC|s_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(2),
	datac => \control_unit|Selector17~1_combout\,
	datad => \datapath_unit|regfile|data_out_a[2]~34_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[2]~14_combout\);

-- Location: LCCOMB_X41_Y44_N0
\datapath_unit|s_m_addr_mux_output[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[2]~15_combout\ = (\datapath_unit|s_m_addr_mux_output[2]~14_combout\ & ((\datapath_unit|regfile|data_out_b[0]~5_combout\) # ((!\control_unit|Selector18~2_combout\)))) # (!\datapath_unit|s_m_addr_mux_output[2]~14_combout\ 
-- & (((\datapath_unit|ir|upper_reg|s_data_out\(2) & \control_unit|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	datab => \datapath_unit|s_m_addr_mux_output[2]~14_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(2),
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[2]~15_combout\);

-- Location: LCCOMB_X43_Y44_N4
\datapath_unit|s_m_addr_mux_output[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[2]~16_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(14))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|DPRR|s_data_out\(14),
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[2]~15_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[2]~16_combout\);

-- Location: M9K_X64_Y48_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N4
\datapath_unit|memory|ram_a|auto_generated|mux3|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a80~portbdataout\) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|ram_block1a64~portbdataout\ & 
-- !\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a80~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a64~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\);

-- Location: M9K_X64_Y49_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~31_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a112~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a96~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~30_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a96~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a112~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~31_combout\);

-- Location: M9K_X51_Y49_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000129009C202131C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N12
\datapath_unit|memory|ram_a|auto_generated|mux3|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a32~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a32~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a0~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\);

-- Location: LCCOMB_X50_Y42_N22
\datapath_unit|memory|ram_a|auto_generated|mux3|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~33_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a48~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a16~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a16~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a48~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~32_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~33_combout\);

-- Location: LCCOMB_X41_Y42_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~31_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~31_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~33_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\);

-- Location: LCCOMB_X41_Y45_N20
\datapath_unit|regfile|data_out_b[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~4_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(10))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(10),
	datac => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a1\,
	datad => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	combout => \datapath_unit|regfile|data_out_b[0]~4_combout\);

-- Location: LCCOMB_X41_Y45_N28
\datapath_unit|PC|s_data_out[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[1]~1_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux15~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	datad => \datapath_unit|alu_component|Mux15~3_combout\,
	combout => \datapath_unit|PC|s_data_out[1]~1_combout\);

-- Location: FF_X41_Y45_N29
\datapath_unit|PC|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[1]~1_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(1),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(1));

-- Location: LCCOMB_X43_Y42_N8
\datapath_unit|s_m_addr_mux_output[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[1]~11_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(1)) # ((\control_unit|Selector17~1_combout\)))) # (!\control_unit|Selector18~2_combout\ & 
-- (((\datapath_unit|PC|s_data_out\(1) & !\control_unit|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(1),
	datab => \datapath_unit|PC|s_data_out\(1),
	datac => \control_unit|Selector18~2_combout\,
	datad => \control_unit|Selector17~1_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[1]~11_combout\);

-- Location: LCCOMB_X45_Y45_N2
\datapath_unit|s_m_addr_mux_output[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[1]~12_combout\ = (\datapath_unit|s_m_addr_mux_output[1]~11_combout\ & (((\datapath_unit|regfile|data_out_b[0]~4_combout\) # (!\control_unit|Selector17~1_combout\)))) # (!\datapath_unit|s_m_addr_mux_output[1]~11_combout\ 
-- & (\datapath_unit|regfile|data_out_a[1]~22_combout\ & (\control_unit|Selector17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[1]~22_combout\,
	datab => \datapath_unit|s_m_addr_mux_output[1]~11_combout\,
	datac => \control_unit|Selector17~1_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[1]~12_combout\);

-- Location: LCCOMB_X45_Y45_N20
\datapath_unit|s_m_addr_mux_output[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[1]~13_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(13))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|DPRR|s_data_out\(13),
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[1]~12_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[1]~13_combout\);

-- Location: M9K_X37_Y41_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y39_N16
\datapath_unit|memory|ram_a|auto_generated|mux3|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\ = (\datapath_unit|memory|ram_a|auto_generated|mux3|_~57_combout\ & (((\datapath_unit|memory|ram_a|auto_generated|ram_block1a55~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~57_combout\ & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a23~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~57_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a23~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a55~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\);

-- Location: LCCOMB_X41_Y39_N18
\datapath_unit|s_r_wr_mux_output[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[7]~22_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[7]~22_combout\);

-- Location: LCCOMB_X41_Y39_N16
\datapath_unit|s_r_wr_mux_output[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[7]~23_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(7) & (\datapath_unit|s_r_wr_mux_output[14]~11_combout\))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[7]~22_combout\) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|SIP|s_data_out\(7),
	datab => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[7]~22_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[7]~23_combout\);

-- Location: LCCOMB_X39_Y39_N26
\datapath_unit|s_r_wr_mux_output[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(7) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[7]~23_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[7]~23_combout\ & 
-- ((\datapath_unit|alu_component|Mux9~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[7]~23_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(7),
	datab => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[7]~23_combout\,
	datad => \datapath_unit|alu_component|Mux9~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(7));

-- Location: FF_X38_Y39_N21
\datapath_unit|regfile|registers_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(16));

-- Location: LCCOMB_X38_Y39_N20
\datapath_unit|regfile|data_out_b[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~10_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(16))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(16),
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a7\,
	combout => \datapath_unit|regfile|data_out_b[0]~10_combout\);

-- Location: LCCOMB_X39_Y39_N22
\datapath_unit|s_m_data_mux_output[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[7]~25_combout\ = (\datapath_unit|s_m_data_mux_output[7]~24_combout\) # ((\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (!\control_unit|Selector20~0_combout\ & \datapath_unit|regfile|data_out_b[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[7]~24_combout\,
	datab => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datac => \control_unit|Selector20~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	combout => \datapath_unit|s_m_data_mux_output[7]~25_combout\);

-- Location: M9K_X15_Y43_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y41_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y39_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y39_N24
\datapath_unit|memory|ram_a|auto_generated|mux3|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a87~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a71~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a71~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a87~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\);

-- Location: LCCOMB_X41_Y39_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a119~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a103~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a103~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a119~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~55_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\);

-- Location: LCCOMB_X38_Y39_N18
\datapath_unit|memory|ram_a|auto_generated|mux3|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~59_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~56_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~58_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~59_combout\);

-- Location: FF_X42_Y42_N11
\datapath_unit|ir|lower_reg|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~59_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(7));

-- Location: LCCOMB_X43_Y45_N6
\datapath_unit|s_r_wr_r_mux_output[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(7) & (((!\control_unit|wr_DPCR~0_combout\) # (!\control_unit|Equal4~0_combout\)) # (!\control_unit|CS.DS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.DS~q\,
	datab => \control_unit|Equal4~0_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(7),
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\);

-- Location: FF_X41_Y41_N25
\datapath_unit|regfile|registers_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output[0]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(9));

-- Location: LCCOMB_X41_Y41_N24
\datapath_unit|regfile|data_out_b[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~3_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & ((\datapath_unit|regfile|registers_rtl_0_bypass\(9)))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- (\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(9),
	datad => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	combout => \datapath_unit|regfile|data_out_b[0]~3_combout\);

-- Location: LCCOMB_X43_Y42_N28
\datapath_unit|s_m_addr_mux_output[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[0]~9_combout\ = (\datapath_unit|s_m_addr_mux_output[0]~8_combout\ & ((\datapath_unit|regfile|data_out_b[0]~3_combout\) # ((!\control_unit|Selector17~1_combout\)))) # (!\datapath_unit|s_m_addr_mux_output[0]~8_combout\ & 
-- (((\datapath_unit|regfile|data_out_a[0]~11_combout\ & \control_unit|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_addr_mux_output[0]~8_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[0]~11_combout\,
	datad => \control_unit|Selector17~1_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[0]~9_combout\);

-- Location: LCCOMB_X43_Y42_N30
\datapath_unit|s_m_addr_mux_output[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[0]~10_combout\ = (\control_unit|m_addr_sel[2]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(12))) # (!\control_unit|m_addr_sel[2]~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|DPRR|s_data_out\(12),
	datad => \datapath_unit|s_m_addr_mux_output[0]~9_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[0]~10_combout\);

-- Location: M9K_X15_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04026AA2D4402803C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y37_N14
\datapath_unit|memory|ram_a|auto_generated|mux3|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a37~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a37~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a5~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\);

-- Location: M9K_X15_Y30_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y37_N12
\datapath_unit|memory|ram_a|auto_generated|mux3|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a53~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a21~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a21~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~52_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a53~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\);

-- Location: LCCOMB_X41_Y37_N24
\datapath_unit|s_r_wr_mux_output[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[5]~18_combout\ = (!\control_unit|Selector15~0_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[5]~18_combout\);

-- Location: LCCOMB_X41_Y37_N6
\datapath_unit|s_r_wr_mux_output[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[5]~19_combout\ = (\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & ((\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & (\datapath_unit|SIP|s_data_out\(5))) # (!\datapath_unit|s_r_wr_mux_output[14]~12_combout\ & 
-- ((\datapath_unit|s_r_wr_mux_output[5]~18_combout\))))) # (!\datapath_unit|s_r_wr_mux_output[14]~11_combout\ & (((!\datapath_unit|s_r_wr_mux_output[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|SIP|s_data_out\(5),
	datab => \datapath_unit|s_r_wr_mux_output[14]~11_combout\,
	datac => \datapath_unit|s_r_wr_mux_output[14]~12_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[5]~18_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[5]~19_combout\);

-- Location: LCCOMB_X40_Y40_N14
\datapath_unit|s_r_wr_mux_output[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(5) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[5]~19_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[5]~19_combout\ & 
-- ((\datapath_unit|alu_component|Mux11~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[5]~19_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(5),
	datac => \datapath_unit|s_r_wr_mux_output[5]~19_combout\,
	datad => \datapath_unit|alu_component|Mux11~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(5));

-- Location: FF_X40_Y41_N23
\datapath_unit|regfile|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][5]~q\);

-- Location: FF_X43_Y41_N31
\datapath_unit|regfile|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][5]~q\);

-- Location: FF_X40_Y40_N15
\datapath_unit|regfile|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_mux_output\(5),
	ena => \datapath_unit|regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[10][5]~q\);

-- Location: FF_X43_Y41_N17
\datapath_unit|regfile|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][5]~q\);

-- Location: LCCOMB_X43_Y41_N16
\datapath_unit|regfile|data_out_a[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~55_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[10][5]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[2][5]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[10][5]~q\,
	datac => \datapath_unit|regfile|registers[2][5]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~55_combout\);

-- Location: LCCOMB_X43_Y41_N30
\datapath_unit|regfile|data_out_a[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~56_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[5]~55_combout\ & ((\datapath_unit|regfile|registers[14][5]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[5]~55_combout\ & (\datapath_unit|regfile|registers[6][5]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[6][5]~q\,
	datac => \datapath_unit|regfile|registers[14][5]~q\,
	datad => \datapath_unit|regfile|data_out_a[5]~55_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~56_combout\);

-- Location: FF_X41_Y41_N21
\datapath_unit|regfile|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][5]~q\);

-- Location: FF_X42_Y40_N15
\datapath_unit|regfile|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][5]~q\);

-- Location: LCCOMB_X38_Y40_N8
\datapath_unit|regfile|registers[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[7][5]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(5),
	combout => \datapath_unit|regfile|registers[7][5]~feeder_combout\);

-- Location: FF_X38_Y40_N9
\datapath_unit|regfile|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[7][5]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][5]~q\);

-- Location: FF_X43_Y44_N25
\datapath_unit|regfile|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][5]~q\);

-- Location: LCCOMB_X43_Y44_N24
\datapath_unit|regfile|data_out_a[5]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~62_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[7][5]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[3][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[7][5]~q\,
	datac => \datapath_unit|regfile|registers[3][5]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~62_combout\);

-- Location: LCCOMB_X41_Y40_N14
\datapath_unit|regfile|data_out_a[5]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~63_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[5]~62_combout\ & ((\datapath_unit|regfile|registers[15][5]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[5]~62_combout\ & (\datapath_unit|regfile|registers[11][5]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[5]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[11][5]~q\,
	datac => \datapath_unit|regfile|registers[15][5]~q\,
	datad => \datapath_unit|regfile|data_out_a[5]~62_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~63_combout\);

-- Location: FF_X43_Y40_N25
\datapath_unit|regfile|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][5]~q\);

-- Location: FF_X42_Y40_N21
\datapath_unit|regfile|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][5]~q\);

-- Location: FF_X43_Y40_N19
\datapath_unit|regfile|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][5]~q\);

-- Location: LCCOMB_X43_Y40_N18
\datapath_unit|regfile|data_out_a[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~59_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[8][5]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|registers[0][5]~q\ & !\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datab => \datapath_unit|regfile|registers[8][5]~q\,
	datac => \datapath_unit|regfile|registers[0][5]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~59_combout\);

-- Location: LCCOMB_X43_Y40_N24
\datapath_unit|regfile|data_out_a[5]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~60_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[5]~59_combout\ & ((\datapath_unit|regfile|registers[12][5]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[5]~59_combout\ & (\datapath_unit|regfile|registers[4][5]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[5]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[4][5]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[12][5]~q\,
	datad => \datapath_unit|regfile|data_out_a[5]~59_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~60_combout\);

-- Location: FF_X41_Y38_N17
\datapath_unit|regfile|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][5]~q\);

-- Location: LCCOMB_X41_Y38_N16
\datapath_unit|regfile|data_out_a[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~57_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[5][5]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[1][5]~q\ & !\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][5]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][5]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~57_combout\);

-- Location: FF_X41_Y38_N3
\datapath_unit|regfile|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(5),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][5]~q\);

-- Location: LCCOMB_X41_Y38_N2
\datapath_unit|regfile|data_out_a[5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~58_combout\ = (\datapath_unit|regfile|data_out_a[5]~57_combout\ & (((\datapath_unit|regfile|registers[13][5]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|regfile|data_out_a[5]~57_combout\ & (\datapath_unit|regfile|registers[9][5]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][5]~q\,
	datab => \datapath_unit|regfile|data_out_a[5]~57_combout\,
	datac => \datapath_unit|regfile|registers[13][5]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~58_combout\);

-- Location: LCCOMB_X40_Y40_N24
\datapath_unit|regfile|data_out_a[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~61_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[5]~58_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|data_out_a[5]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|data_out_a[5]~60_combout\,
	datad => \datapath_unit|regfile|data_out_a[5]~58_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~61_combout\);

-- Location: LCCOMB_X40_Y40_N26
\datapath_unit|regfile|data_out_a[5]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[5]~64_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[5]~61_combout\ & ((\datapath_unit|regfile|data_out_a[5]~63_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[5]~61_combout\ & (\datapath_unit|regfile|data_out_a[5]~56_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[5]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|data_out_a[5]~56_combout\,
	datac => \datapath_unit|regfile|data_out_a[5]~63_combout\,
	datad => \datapath_unit|regfile|data_out_a[5]~61_combout\,
	combout => \datapath_unit|regfile|data_out_a[5]~64_combout\);

-- Location: LCCOMB_X40_Y40_N8
\datapath_unit|s_alu_src_a_mux_output[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[5]~15_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[5]~64_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(5),
	datac => \datapath_unit|regfile|data_out_a[5]~64_combout\,
	datad => \control_unit|Selector7~2_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[5]~15_combout\);

-- Location: LCCOMB_X40_Y40_N18
\datapath_unit|s_alu_src_a_mux_output[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(5) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[5]~15_combout\ & ((\datapath_unit|regfile|data_out_b[0]~8_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[5]~15_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(5))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(5),
	datac => \datapath_unit|s_alu_src_a_mux_output[5]~15_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(5));

-- Location: LCCOMB_X40_Y40_N28
\datapath_unit|alu_component|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux11~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(5) $ (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_a_mux_output\(5),
	datac => \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\,
	datad => \control_unit|Selector11~2_combout\,
	combout => \datapath_unit|alu_component|Mux11~2_combout\);

-- Location: LCCOMB_X40_Y40_N22
\datapath_unit|alu_component|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux11~1_combout\ = (\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(5))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_a_mux_output\(5),
	datac => \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\,
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux11~1_combout\);

-- Location: LCCOMB_X40_Y40_N20
\datapath_unit|alu_component|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux11~0_combout\ = (\control_unit|Selector11~2_combout\ & (((\control_unit|Selector12~0_combout\)))) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- ((\datapath_unit|alu_component|Add2~10_combout\))) # (!\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \datapath_unit|alu_component|Add0~10_combout\,
	datac => \control_unit|Selector12~0_combout\,
	datad => \datapath_unit|alu_component|Add2~10_combout\,
	combout => \datapath_unit|alu_component|Mux11~0_combout\);

-- Location: LCCOMB_X40_Y40_N2
\datapath_unit|alu_component|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux11~3_combout\ = (\control_unit|alu_op[2]~5_combout\ & (((\datapath_unit|alu_component|Mux11~1_combout\)))) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux11~2_combout\ & 
-- (\datapath_unit|alu_component|Mux11~1_combout\)) # (!\datapath_unit|alu_component|Mux11~2_combout\ & ((\datapath_unit|alu_component|Mux11~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \datapath_unit|alu_component|Mux11~2_combout\,
	datac => \datapath_unit|alu_component|Mux11~1_combout\,
	datad => \datapath_unit|alu_component|Mux11~0_combout\,
	combout => \datapath_unit|alu_component|Mux11~3_combout\);

-- Location: LCCOMB_X40_Y40_N4
\datapath_unit|PC|s_data_out[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[5]~5_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux11~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|alu_component|Mux11~3_combout\,
	combout => \datapath_unit|PC|s_data_out[5]~5_combout\);

-- Location: FF_X40_Y40_N5
\datapath_unit|PC|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[5]~5_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(5),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(5));

-- Location: LCCOMB_X40_Y40_N16
\datapath_unit|s_m_data_mux_output[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[5]~22_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(5)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(5),
	datac => \datapath_unit|PC|s_data_out\(5),
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[5]~22_combout\);

-- Location: LCCOMB_X40_Y40_N30
\datapath_unit|s_m_data_mux_output[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[5]~23_combout\ = (\datapath_unit|s_m_data_mux_output[5]~22_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~8_combout\ & \datapath_unit|s_m_data_mux_output[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|s_m_data_mux_output[5]~22_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[5]~23_combout\);

-- Location: M9K_X37_Y29_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y37_N20
\datapath_unit|memory|ram_a|auto_generated|mux3|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\ = (\datapath_unit|memory|ram_a|auto_generated|mux3|_~50_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a117~portbdataout\) # 
-- ((!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~50_combout\ & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & 
-- \datapath_unit|memory|ram_a|auto_generated|ram_block1a101~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~50_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a117~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a101~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\);

-- Location: LCCOMB_X41_Y37_N18
\datapath_unit|memory|ram_a|auto_generated|mux3|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~54_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~53_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~51_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~54_combout\);

-- Location: FF_X42_Y42_N13
\datapath_unit|ir|lower_reg|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~54_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(5));

-- Location: LCCOMB_X43_Y45_N2
\datapath_unit|s_r_wr_r_mux_output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(5) & (((!\control_unit|Equal4~0_combout\) # (!\control_unit|CS.DS~q\)) # (!\control_unit|wr_DPCR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|wr_DPCR~0_combout\,
	datab => \control_unit|CS.DS~q\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(5),
	datad => \control_unit|Equal4~0_combout\,
	combout => \datapath_unit|s_r_wr_r_mux_output[1]~1_combout\);

-- Location: LCCOMB_X38_Y42_N16
\datapath_unit|regfile|data_out_b[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~16_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(22))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(22),
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a13\,
	combout => \datapath_unit|regfile|data_out_b[0]~16_combout\);

-- Location: LCCOMB_X39_Y42_N8
\datapath_unit|s_alu_src_b_mux_output[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ = (\datapath_unit|Equal25~0_combout\ & (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(13)))) # (!\datapath_unit|Equal25~0_combout\ & 
-- ((\datapath_unit|regfile|data_out_b[0]~16_combout\) # ((\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\ & \datapath_unit|ir|upper_reg|s_data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|Equal25~0_combout\,
	datab => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(13),
	datad => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\);

-- Location: LCCOMB_X39_Y42_N26
\datapath_unit|alu_component|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux3~2_combout\ = (\control_unit|Selector11~2_combout\ & (\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ $ (!\datapath_unit|s_alu_src_a_mux_output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(13),
	combout => \datapath_unit|alu_component|Mux3~2_combout\);

-- Location: LCCOMB_X39_Y42_N2
\datapath_unit|alu_component|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux3~0_combout\ = (\control_unit|Selector11~2_combout\ & (\control_unit|Selector12~0_combout\)) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- ((\datapath_unit|alu_component|Add2~26_combout\))) # (!\control_unit|Selector12~0_combout\ & (\datapath_unit|alu_component|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \control_unit|Selector12~0_combout\,
	datac => \datapath_unit|alu_component|Add0~26_combout\,
	datad => \datapath_unit|alu_component|Add2~26_combout\,
	combout => \datapath_unit|alu_component|Mux3~0_combout\);

-- Location: LCCOMB_X39_Y42_N0
\datapath_unit|alu_component|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux3~3_combout\ = (\control_unit|alu_op[2]~5_combout\ & (\datapath_unit|alu_component|Mux3~1_combout\)) # (!\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|Mux3~2_combout\ & 
-- (\datapath_unit|alu_component|Mux3~1_combout\)) # (!\datapath_unit|alu_component|Mux3~2_combout\ & ((\datapath_unit|alu_component|Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Mux3~1_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux3~2_combout\,
	datad => \datapath_unit|alu_component|Mux3~0_combout\,
	combout => \datapath_unit|alu_component|Mux3~3_combout\);

-- Location: LCCOMB_X39_Y42_N24
\datapath_unit|PC|s_data_out[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[13]~13_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux3~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|alu_component|Mux3~3_combout\,
	combout => \datapath_unit|PC|s_data_out[13]~13_combout\);

-- Location: FF_X39_Y42_N25
\datapath_unit|PC|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[13]~13_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(13),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(13));

-- Location: LCCOMB_X38_Y41_N0
\datapath_unit|regfile|registers[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][13]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(13),
	combout => \datapath_unit|regfile|registers[6][13]~feeder_combout\);

-- Location: FF_X38_Y41_N1
\datapath_unit|regfile|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][13]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][13]~q\);

-- Location: FF_X43_Y41_N1
\datapath_unit|regfile|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][13]~q\);

-- Location: FF_X39_Y41_N3
\datapath_unit|regfile|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[2][13]~q\);

-- Location: LCCOMB_X39_Y41_N2
\datapath_unit|regfile|data_out_a[13]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~135_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[10][13]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[2][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][13]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[2][13]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~135_combout\);

-- Location: LCCOMB_X43_Y41_N0
\datapath_unit|regfile|data_out_a[13]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~136_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[13]~135_combout\ & ((\datapath_unit|regfile|registers[14][13]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[13]~135_combout\ & (\datapath_unit|regfile|registers[6][13]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[13]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[6][13]~q\,
	datac => \datapath_unit|regfile|registers[14][13]~q\,
	datad => \datapath_unit|regfile|data_out_a[13]~135_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~136_combout\);

-- Location: FF_X42_Y40_N3
\datapath_unit|regfile|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][13]~q\);

-- Location: FF_X38_Y40_N23
\datapath_unit|regfile|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][13]~q\);

-- Location: LCCOMB_X38_Y40_N22
\datapath_unit|regfile|data_out_a[13]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~142_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[7][13]~q\) # (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[3][13]~q\ & ((!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[3][13]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[7][13]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~142_combout\);

-- Location: LCCOMB_X42_Y40_N2
\datapath_unit|regfile|data_out_a[13]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~143_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[13]~142_combout\ & ((\datapath_unit|regfile|registers[15][13]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[13]~142_combout\ & (\datapath_unit|regfile|registers[11][13]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[13]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[11][13]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[15][13]~q\,
	datad => \datapath_unit|regfile|data_out_a[13]~142_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~143_combout\);

-- Location: LCCOMB_X43_Y39_N26
\datapath_unit|regfile|registers[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[4][13]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(13),
	combout => \datapath_unit|regfile|registers[4][13]~feeder_combout\);

-- Location: FF_X43_Y39_N27
\datapath_unit|regfile|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[4][13]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][13]~q\);

-- Location: FF_X43_Y40_N21
\datapath_unit|regfile|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][13]~q\);

-- Location: LCCOMB_X43_Y40_N20
\datapath_unit|regfile|data_out_a[13]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~140_combout\ = (\datapath_unit|regfile|data_out_a[13]~139_combout\ & (((\datapath_unit|regfile|registers[12][13]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|regfile|data_out_a[13]~139_combout\ & (\datapath_unit|regfile|registers[4][13]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[13]~139_combout\,
	datab => \datapath_unit|regfile|registers[4][13]~q\,
	datac => \datapath_unit|regfile|registers[12][13]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~140_combout\);

-- Location: FF_X39_Y46_N13
\datapath_unit|regfile|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][13]~q\);

-- Location: FF_X38_Y44_N11
\datapath_unit|regfile|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(13),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][13]~q\);

-- Location: LCCOMB_X38_Y44_N10
\datapath_unit|regfile|data_out_a[13]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~137_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|registers[5][13]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[1][13]~q\ & !\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][13]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][13]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~137_combout\);

-- Location: LCCOMB_X39_Y46_N12
\datapath_unit|regfile|data_out_a[13]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~138_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[13]~137_combout\ & ((\datapath_unit|regfile|registers[13][13]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[13]~137_combout\ & (\datapath_unit|regfile|registers[9][13]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[13]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][13]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[13][13]~q\,
	datad => \datapath_unit|regfile|data_out_a[13]~137_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~138_combout\);

-- Location: LCCOMB_X43_Y42_N24
\datapath_unit|regfile|data_out_a[13]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~141_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[13]~138_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|data_out_a[13]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|data_out_a[13]~140_combout\,
	datad => \datapath_unit|regfile|data_out_a[13]~138_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~141_combout\);

-- Location: LCCOMB_X43_Y42_N18
\datapath_unit|regfile|data_out_a[13]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[13]~144_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[13]~141_combout\ & ((\datapath_unit|regfile|data_out_a[13]~143_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[13]~141_combout\ & (\datapath_unit|regfile|data_out_a[13]~136_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[13]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|data_out_a[13]~136_combout\,
	datac => \datapath_unit|regfile|data_out_a[13]~143_combout\,
	datad => \datapath_unit|regfile|data_out_a[13]~141_combout\,
	combout => \datapath_unit|regfile|data_out_a[13]~144_combout\);

-- Location: LCCOMB_X43_Y42_N12
\datapath_unit|s_alu_src_a_mux_output[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[13]~7_combout\ = (\control_unit|Selector7~2_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\) # (\datapath_unit|regfile|data_out_a[13]~144_combout\)))) # (!\control_unit|Selector7~2_combout\ & 
-- (\datapath_unit|PC|s_data_out\(13) & (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector7~2_combout\,
	datab => \datapath_unit|PC|s_data_out\(13),
	datac => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datad => \datapath_unit|regfile|data_out_a[13]~144_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[13]~7_combout\);

-- Location: LCCOMB_X43_Y42_N0
\datapath_unit|s_alu_src_a_mux_output[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(13) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[13]~7_combout\ & (\datapath_unit|regfile|data_out_b[0]~16_combout\)) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[13]~7_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(13)))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(13),
	datad => \datapath_unit|s_alu_src_a_mux_output[13]~7_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(13));

-- Location: LCCOMB_X41_Y43_N0
\datapath_unit|alu_component|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~0_combout\ = \datapath_unit|alu_component|Add1~0_combout\ $ (VCC)
-- \datapath_unit|alu_component|Add3~1\ = CARRY(\datapath_unit|alu_component|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~0_combout\,
	datad => VCC,
	combout => \datapath_unit|alu_component|Add3~0_combout\,
	cout => \datapath_unit|alu_component|Add3~1\);

-- Location: LCCOMB_X41_Y43_N4
\datapath_unit|alu_component|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~4_combout\ = (\datapath_unit|alu_component|Add1~4_combout\ & (\datapath_unit|alu_component|Add3~3\ $ (GND))) # (!\datapath_unit|alu_component|Add1~4_combout\ & (!\datapath_unit|alu_component|Add3~3\ & VCC))
-- \datapath_unit|alu_component|Add3~5\ = CARRY((\datapath_unit|alu_component|Add1~4_combout\ & !\datapath_unit|alu_component|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~4_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~3\,
	combout => \datapath_unit|alu_component|Add3~4_combout\,
	cout => \datapath_unit|alu_component|Add3~5\);

-- Location: LCCOMB_X41_Y43_N6
\datapath_unit|alu_component|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~6_combout\ = (\datapath_unit|alu_component|Add1~6_combout\ & (!\datapath_unit|alu_component|Add3~5\)) # (!\datapath_unit|alu_component|Add1~6_combout\ & ((\datapath_unit|alu_component|Add3~5\) # (GND)))
-- \datapath_unit|alu_component|Add3~7\ = CARRY((!\datapath_unit|alu_component|Add3~5\) # (!\datapath_unit|alu_component|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~6_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~5\,
	combout => \datapath_unit|alu_component|Add3~6_combout\,
	cout => \datapath_unit|alu_component|Add3~7\);

-- Location: LCCOMB_X41_Y43_N8
\datapath_unit|alu_component|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~8_combout\ = (\datapath_unit|alu_component|Add1~8_combout\ & (\datapath_unit|alu_component|Add3~7\ $ (GND))) # (!\datapath_unit|alu_component|Add1~8_combout\ & (!\datapath_unit|alu_component|Add3~7\ & VCC))
-- \datapath_unit|alu_component|Add3~9\ = CARRY((\datapath_unit|alu_component|Add1~8_combout\ & !\datapath_unit|alu_component|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~8_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~7\,
	combout => \datapath_unit|alu_component|Add3~8_combout\,
	cout => \datapath_unit|alu_component|Add3~9\);

-- Location: LCCOMB_X41_Y43_N12
\datapath_unit|alu_component|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~12_combout\ = (\datapath_unit|alu_component|Add1~12_combout\ & (\datapath_unit|alu_component|Add3~11\ $ (GND))) # (!\datapath_unit|alu_component|Add1~12_combout\ & (!\datapath_unit|alu_component|Add3~11\ & VCC))
-- \datapath_unit|alu_component|Add3~13\ = CARRY((\datapath_unit|alu_component|Add1~12_combout\ & !\datapath_unit|alu_component|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~12_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~11\,
	combout => \datapath_unit|alu_component|Add3~12_combout\,
	cout => \datapath_unit|alu_component|Add3~13\);

-- Location: LCCOMB_X41_Y43_N14
\datapath_unit|alu_component|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~14_combout\ = (\datapath_unit|alu_component|Add1~14_combout\ & (!\datapath_unit|alu_component|Add3~13\)) # (!\datapath_unit|alu_component|Add1~14_combout\ & ((\datapath_unit|alu_component|Add3~13\) # (GND)))
-- \datapath_unit|alu_component|Add3~15\ = CARRY((!\datapath_unit|alu_component|Add3~13\) # (!\datapath_unit|alu_component|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add1~14_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~13\,
	combout => \datapath_unit|alu_component|Add3~14_combout\,
	cout => \datapath_unit|alu_component|Add3~15\);

-- Location: LCCOMB_X41_Y43_N18
\datapath_unit|alu_component|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~18_combout\ = (\datapath_unit|alu_component|Add1~18_combout\ & (!\datapath_unit|alu_component|Add3~17\)) # (!\datapath_unit|alu_component|Add1~18_combout\ & ((\datapath_unit|alu_component|Add3~17\) # (GND)))
-- \datapath_unit|alu_component|Add3~19\ = CARRY((!\datapath_unit|alu_component|Add3~17\) # (!\datapath_unit|alu_component|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~18_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~17\,
	combout => \datapath_unit|alu_component|Add3~18_combout\,
	cout => \datapath_unit|alu_component|Add3~19\);

-- Location: LCCOMB_X41_Y43_N22
\datapath_unit|alu_component|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~22_combout\ = (\datapath_unit|alu_component|Add1~22_combout\ & (!\datapath_unit|alu_component|Add3~21\)) # (!\datapath_unit|alu_component|Add1~22_combout\ & ((\datapath_unit|alu_component|Add3~21\) # (GND)))
-- \datapath_unit|alu_component|Add3~23\ = CARRY((!\datapath_unit|alu_component|Add3~21\) # (!\datapath_unit|alu_component|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~22_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~21\,
	combout => \datapath_unit|alu_component|Add3~22_combout\,
	cout => \datapath_unit|alu_component|Add3~23\);

-- Location: LCCOMB_X41_Y43_N24
\datapath_unit|alu_component|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~24_combout\ = (\datapath_unit|alu_component|Add1~24_combout\ & (\datapath_unit|alu_component|Add3~23\ $ (GND))) # (!\datapath_unit|alu_component|Add1~24_combout\ & (!\datapath_unit|alu_component|Add3~23\ & VCC))
-- \datapath_unit|alu_component|Add3~25\ = CARRY((\datapath_unit|alu_component|Add1~24_combout\ & !\datapath_unit|alu_component|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~24_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~23\,
	combout => \datapath_unit|alu_component|Add3~24_combout\,
	cout => \datapath_unit|alu_component|Add3~25\);

-- Location: LCCOMB_X41_Y43_N28
\datapath_unit|alu_component|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~28_combout\ = (\datapath_unit|alu_component|Add1~28_combout\ & (\datapath_unit|alu_component|Add3~27\ $ (GND))) # (!\datapath_unit|alu_component|Add1~28_combout\ & (!\datapath_unit|alu_component|Add3~27\ & VCC))
-- \datapath_unit|alu_component|Add3~29\ = CARRY((\datapath_unit|alu_component|Add1~28_combout\ & !\datapath_unit|alu_component|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Add1~28_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|Add3~27\,
	combout => \datapath_unit|alu_component|Add3~28_combout\,
	cout => \datapath_unit|alu_component|Add3~29\);

-- Location: LCCOMB_X41_Y43_N30
\datapath_unit|alu_component|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Add3~30_combout\ = \datapath_unit|alu_component|Add3~29\ $ (\datapath_unit|alu_component|Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|alu_component|Add1~30_combout\,
	cin => \datapath_unit|alu_component|Add3~29\,
	combout => \datapath_unit|alu_component|Add3~30_combout\);

-- Location: LCCOMB_X42_Y43_N22
\datapath_unit|alu_component|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Equal0~0_combout\ = (!\datapath_unit|alu_component|Add3~2_combout\ & (!\datapath_unit|alu_component|Add3~0_combout\ & (!\datapath_unit|alu_component|Add3~4_combout\ & !\datapath_unit|alu_component|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add3~2_combout\,
	datab => \datapath_unit|alu_component|Add3~0_combout\,
	datac => \datapath_unit|alu_component|Add3~4_combout\,
	datad => \datapath_unit|alu_component|Add3~6_combout\,
	combout => \datapath_unit|alu_component|Equal0~0_combout\);

-- Location: LCCOMB_X42_Y43_N28
\datapath_unit|alu_component|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Equal0~1_combout\ = (!\datapath_unit|alu_component|Add3~10_combout\ & (!\datapath_unit|alu_component|Add3~8_combout\ & (!\datapath_unit|alu_component|Add3~14_combout\ & !\datapath_unit|alu_component|Add3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add3~10_combout\,
	datab => \datapath_unit|alu_component|Add3~8_combout\,
	datac => \datapath_unit|alu_component|Add3~14_combout\,
	datad => \datapath_unit|alu_component|Add3~12_combout\,
	combout => \datapath_unit|alu_component|Equal0~1_combout\);

-- Location: LCCOMB_X42_Y43_N26
\datapath_unit|alu_component|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Equal0~2_combout\ = (!\datapath_unit|alu_component|Add3~16_combout\ & (!\datapath_unit|alu_component|Add3~18_combout\ & (\datapath_unit|alu_component|Equal0~0_combout\ & \datapath_unit|alu_component|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add3~16_combout\,
	datab => \datapath_unit|alu_component|Add3~18_combout\,
	datac => \datapath_unit|alu_component|Equal0~0_combout\,
	datad => \datapath_unit|alu_component|Equal0~1_combout\,
	combout => \datapath_unit|alu_component|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y43_N20
\datapath_unit|alu_component|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Equal0~3_combout\ = (!\datapath_unit|alu_component|Add3~20_combout\ & (!\datapath_unit|alu_component|Add3~22_combout\ & (\datapath_unit|alu_component|Equal0~2_combout\ & !\datapath_unit|alu_component|Add3~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add3~20_combout\,
	datab => \datapath_unit|alu_component|Add3~22_combout\,
	datac => \datapath_unit|alu_component|Equal0~2_combout\,
	datad => \datapath_unit|alu_component|Add3~24_combout\,
	combout => \datapath_unit|alu_component|Equal0~3_combout\);

-- Location: LCCOMB_X42_Y43_N2
\datapath_unit|alu_component|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Equal0~4_combout\ = (!\datapath_unit|alu_component|Add3~26_combout\ & (!\datapath_unit|alu_component|Add3~28_combout\ & (!\datapath_unit|alu_component|Add3~30_combout\ & \datapath_unit|alu_component|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add3~26_combout\,
	datab => \datapath_unit|alu_component|Add3~28_combout\,
	datac => \datapath_unit|alu_component|Add3~30_combout\,
	datad => \datapath_unit|alu_component|Equal0~3_combout\,
	combout => \datapath_unit|alu_component|Equal0~4_combout\);

-- Location: LCCOMB_X42_Y43_N30
\datapath_unit|s_pc_wr_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_pc_wr_en~2_combout\ = (\datapath_unit|s_pc_wr_en~1_combout\) # (((\control_unit|Selector8~0_combout\ & \datapath_unit|alu_component|Equal0~4_combout\)) # (!\control_unit|CS.IF1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_pc_wr_en~1_combout\,
	datab => \control_unit|CS.IF1~q\,
	datac => \control_unit|Selector8~0_combout\,
	datad => \datapath_unit|alu_component|Equal0~4_combout\,
	combout => \datapath_unit|s_pc_wr_en~2_combout\);

-- Location: FF_X38_Y42_N9
\datapath_unit|PC|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[6]~6_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(6),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(6));

-- Location: FF_X39_Y45_N29
\datapath_unit|regfile|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][6]~q\);

-- Location: LCCOMB_X38_Y41_N4
\datapath_unit|regfile|registers[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[6][6]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers[6][6]~feeder_combout\);

-- Location: FF_X38_Y41_N5
\datapath_unit|regfile|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[6][6]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][6]~q\);

-- Location: LCCOMB_X39_Y45_N28
\datapath_unit|regfile|data_out_a[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~66_combout\ = (\datapath_unit|regfile|data_out_a[6]~65_combout\ & (((\datapath_unit|regfile|registers[7][6]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[6]~65_combout\ & (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[6]~65_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[7][6]~q\,
	datad => \datapath_unit|regfile|registers[6][6]~q\,
	combout => \datapath_unit|regfile|data_out_a[6]~66_combout\);

-- Location: LCCOMB_X36_Y42_N12
\datapath_unit|regfile|registers[14][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][6]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers[14][6]~feeder_combout\);

-- Location: FF_X36_Y42_N13
\datapath_unit|regfile|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][6]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][6]~q\);

-- Location: FF_X42_Y45_N19
\datapath_unit|regfile|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][6]~q\);

-- Location: LCCOMB_X39_Y46_N6
\datapath_unit|regfile|registers[13][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][6]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers[13][6]~feeder_combout\);

-- Location: FF_X39_Y46_N7
\datapath_unit|regfile|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][6]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][6]~q\);

-- Location: FF_X42_Y45_N25
\datapath_unit|regfile|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][6]~q\);

-- Location: LCCOMB_X42_Y45_N24
\datapath_unit|regfile|data_out_a[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~72_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[13][6]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[12][6]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[13][6]~q\,
	datac => \datapath_unit|regfile|registers[12][6]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~72_combout\);

-- Location: LCCOMB_X42_Y45_N18
\datapath_unit|regfile|data_out_a[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~73_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[6]~72_combout\ & ((\datapath_unit|regfile|registers[15][6]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[6]~72_combout\ & (\datapath_unit|regfile|registers[14][6]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[6]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[14][6]~q\,
	datac => \datapath_unit|regfile|registers[15][6]~q\,
	datad => \datapath_unit|regfile|data_out_a[6]~72_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~73_combout\);

-- Location: FF_X38_Y44_N29
\datapath_unit|regfile|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][6]~q\);

-- Location: FF_X42_Y44_N15
\datapath_unit|regfile|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[0][6]~q\);

-- Location: LCCOMB_X42_Y44_N14
\datapath_unit|regfile|data_out_a[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~69_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[2][6]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[2][6]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[0][6]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~69_combout\);

-- Location: LCCOMB_X38_Y44_N28
\datapath_unit|regfile|data_out_a[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~70_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[6]~69_combout\ & (\datapath_unit|regfile|registers[3][6]~q\)) # (!\datapath_unit|regfile|data_out_a[6]~69_combout\ & 
-- ((\datapath_unit|regfile|registers[1][6]~q\))))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[6]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[3][6]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[1][6]~q\,
	datad => \datapath_unit|regfile|data_out_a[6]~69_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~70_combout\);

-- Location: FF_X39_Y43_N31
\datapath_unit|regfile|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][6]~q\);

-- Location: FF_X38_Y44_N7
\datapath_unit|regfile|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][6]~q\);

-- Location: FF_X39_Y44_N23
\datapath_unit|regfile|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(6),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][6]~q\);

-- Location: LCCOMB_X39_Y44_N22
\datapath_unit|regfile|data_out_a[6]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~67_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[10][6]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][6]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[8][6]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~67_combout\);

-- Location: LCCOMB_X38_Y44_N6
\datapath_unit|regfile|data_out_a[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~68_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[6]~67_combout\ & ((\datapath_unit|regfile|registers[11][6]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[6]~67_combout\ & (\datapath_unit|regfile|registers[9][6]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[6]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[9][6]~q\,
	datac => \datapath_unit|regfile|registers[11][6]~q\,
	datad => \datapath_unit|regfile|data_out_a[6]~67_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~68_combout\);

-- Location: LCCOMB_X38_Y42_N20
\datapath_unit|regfile|data_out_a[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~71_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[6]~68_combout\))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|data_out_a[6]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|data_out_a[6]~70_combout\,
	datad => \datapath_unit|regfile|data_out_a[6]~68_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~71_combout\);

-- Location: LCCOMB_X38_Y42_N6
\datapath_unit|regfile|data_out_a[6]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[6]~74_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[6]~71_combout\ & ((\datapath_unit|regfile|data_out_a[6]~73_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[6]~71_combout\ & (\datapath_unit|regfile|data_out_a[6]~66_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[6]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|data_out_a[6]~66_combout\,
	datac => \datapath_unit|regfile|data_out_a[6]~73_combout\,
	datad => \datapath_unit|regfile|data_out_a[6]~71_combout\,
	combout => \datapath_unit|regfile|data_out_a[6]~74_combout\);

-- Location: LCCOMB_X38_Y42_N2
\datapath_unit|s_alu_src_a_mux_output[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[6]~14_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[6]~74_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(6),
	datac => \control_unit|Selector7~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[6]~74_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[6]~14_combout\);

-- Location: LCCOMB_X38_Y42_N0
\datapath_unit|s_alu_src_a_mux_output[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(6) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[6]~14_combout\ & ((\datapath_unit|regfile|data_out_b[0]~9_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[6]~14_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(6))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(6),
	datac => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[6]~14_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(6));

-- Location: LCCOMB_X38_Y42_N24
\datapath_unit|alu_component|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux10~1_combout\ = (\control_unit|Selector11~2_combout\ & (\control_unit|Selector12~0_combout\)) # (!\control_unit|Selector11~2_combout\ & ((\control_unit|Selector12~0_combout\ & 
-- (\datapath_unit|alu_component|Add2~12_combout\)) # (!\control_unit|Selector12~0_combout\ & ((\datapath_unit|alu_component|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \control_unit|Selector12~0_combout\,
	datac => \datapath_unit|alu_component|Add2~12_combout\,
	datad => \datapath_unit|alu_component|Add0~12_combout\,
	combout => \datapath_unit|alu_component|Mux10~1_combout\);

-- Location: LCCOMB_X38_Y42_N18
\datapath_unit|alu_component|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux10~2_combout\ = (\control_unit|Selector11~2_combout\ & ((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(6)) # (\datapath_unit|alu_component|Mux10~1_combout\))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(6) & \datapath_unit|alu_component|Mux10~1_combout\)))) # (!\control_unit|Selector11~2_combout\ & (((\datapath_unit|alu_component|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector11~2_combout\,
	datab => \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(6),
	datad => \datapath_unit|alu_component|Mux10~1_combout\,
	combout => \datapath_unit|alu_component|Mux10~2_combout\);

-- Location: LCCOMB_X38_Y42_N12
\datapath_unit|alu_component|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux10~3_combout\ = (\datapath_unit|alu_component|Mux10~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux10~0_combout\,
	datad => \datapath_unit|alu_component|Mux10~2_combout\,
	combout => \datapath_unit|alu_component|Mux10~3_combout\);

-- Location: LCCOMB_X38_Y42_N10
\datapath_unit|s_r_wr_mux_output[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(6) = (\datapath_unit|s_r_wr_mux_output[6]~21_combout\ & (((\datapath_unit|s_r_wr_mux_output[14]~40_combout\) # (\datapath_unit|alu_component|Mux10~3_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[6]~21_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(6) & (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[6]~21_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(6),
	datac => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datad => \datapath_unit|alu_component|Mux10~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(6));

-- Location: LCCOMB_X36_Y42_N10
\datapath_unit|regfile|registers_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(6),
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X36_Y42_N11
\datapath_unit|regfile|registers_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(15));

-- Location: LCCOMB_X38_Y42_N30
\datapath_unit|regfile|data_out_b[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~9_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(15))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(15),
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a6\,
	combout => \datapath_unit|regfile|data_out_b[0]~9_combout\);

-- Location: LCCOMB_X39_Y42_N14
\datapath_unit|s_m_data_mux_output[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[6]~27_combout\ = (\datapath_unit|s_m_data_mux_output[6]~26_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|s_m_data_mux_output[1]~0_combout\ & \datapath_unit|regfile|data_out_b[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|s_m_data_mux_output[6]~26_combout\,
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	combout => \datapath_unit|s_m_data_mux_output[6]~27_combout\);

-- Location: M9K_X78_Y41_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N20
\datapath_unit|memory|ram_a|auto_generated|mux3|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a86~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a70~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a70~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a86~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\);

-- Location: M9K_X78_Y50_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N2
\datapath_unit|memory|ram_a|auto_generated|mux3|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a118~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a102~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~60_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a118~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a102~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\);

-- Location: LCCOMB_X42_Y42_N2
\datapath_unit|memory|ram_a|auto_generated|mux3|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~64_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~63_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~61_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~64_combout\);

-- Location: FF_X42_Y42_N15
\datapath_unit|ir|lower_reg|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~64_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(6));

-- Location: LCCOMB_X42_Y42_N14
\datapath_unit|s_r_rd_mux_a_output[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(6)) # ((!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\control_unit|r_rd_sel~2_combout\ & \control_unit|wr_DPCR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \control_unit|r_rd_sel~2_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(6),
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\);

-- Location: FF_X42_Y40_N7
\datapath_unit|regfile|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][15]~q\);

-- Location: FF_X43_Y44_N3
\datapath_unit|regfile|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][15]~q\);

-- Location: FF_X43_Y44_N23
\datapath_unit|regfile|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][15]~q\);

-- Location: LCCOMB_X43_Y44_N22
\datapath_unit|regfile|data_out_a[15]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~162_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[11][15]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[3][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|registers[11][15]~q\,
	datac => \datapath_unit|regfile|registers[3][15]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~162_combout\);

-- Location: LCCOMB_X42_Y40_N6
\datapath_unit|regfile|data_out_a[15]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~163_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[15]~162_combout\ & ((\datapath_unit|regfile|registers[15][15]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[15]~162_combout\ & (\datapath_unit|regfile|registers[7][15]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[15]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[7][15]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[15][15]~q\,
	datad => \datapath_unit|regfile|data_out_a[15]~162_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~163_combout\);

-- Location: LCCOMB_X39_Y46_N18
\datapath_unit|regfile|registers[13][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][15]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(15),
	combout => \datapath_unit|regfile|registers[13][15]~feeder_combout\);

-- Location: FF_X39_Y46_N19
\datapath_unit|regfile|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][15]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][15]~q\);

-- Location: FF_X38_Y44_N13
\datapath_unit|regfile|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][15]~q\);

-- Location: LCCOMB_X38_Y44_N12
\datapath_unit|regfile|data_out_a[15]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~155_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|registers[9][15]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[1][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[9][15]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[1][15]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~155_combout\);

-- Location: LCCOMB_X40_Y46_N8
\datapath_unit|regfile|data_out_a[15]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~156_combout\ = (\datapath_unit|regfile|data_out_a[15]~155_combout\ & (((\datapath_unit|regfile|registers[13][15]~q\) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\)))) # 
-- (!\datapath_unit|regfile|data_out_a[15]~155_combout\ & (\datapath_unit|regfile|registers[5][15]~q\ & ((\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][15]~q\,
	datab => \datapath_unit|regfile|registers[13][15]~q\,
	datac => \datapath_unit|regfile|data_out_a[15]~155_combout\,
	datad => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~156_combout\);

-- Location: FF_X40_Y38_N1
\datapath_unit|regfile|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][15]~q\);

-- Location: FF_X42_Y40_N17
\datapath_unit|regfile|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][15]~q\);

-- Location: LCCOMB_X40_Y38_N0
\datapath_unit|regfile|data_out_a[15]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~160_combout\ = (\datapath_unit|regfile|data_out_a[15]~159_combout\ & (((\datapath_unit|regfile|registers[12][15]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[15]~159_combout\ & (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|registers[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[15]~159_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[12][15]~q\,
	datad => \datapath_unit|regfile|registers[8][15]~q\,
	combout => \datapath_unit|regfile|data_out_a[15]~160_combout\);

-- Location: FF_X43_Y41_N23
\datapath_unit|regfile|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][15]~q\);

-- Location: FF_X38_Y41_N21
\datapath_unit|regfile|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(15),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[6][15]~q\);

-- Location: LCCOMB_X38_Y41_N20
\datapath_unit|regfile|data_out_a[15]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~157_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|registers[6][15]~q\) # (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|regfile|registers[2][15]~q\ & ((!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[2][15]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datac => \datapath_unit|regfile|registers[6][15]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~157_combout\);

-- Location: LCCOMB_X43_Y41_N22
\datapath_unit|regfile|data_out_a[15]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~158_combout\ = (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[15]~157_combout\ & ((\datapath_unit|regfile|registers[14][15]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[15]~157_combout\ & (\datapath_unit|regfile|registers[10][15]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (((\datapath_unit|regfile|data_out_a[15]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][15]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|registers[14][15]~q\,
	datad => \datapath_unit|regfile|data_out_a[15]~157_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~158_combout\);

-- Location: LCCOMB_X40_Y46_N10
\datapath_unit|regfile|data_out_a[15]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~161_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\) # ((\datapath_unit|regfile|data_out_a[15]~158_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|data_out_a[15]~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|data_out_a[15]~160_combout\,
	datad => \datapath_unit|regfile|data_out_a[15]~158_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~161_combout\);

-- Location: LCCOMB_X40_Y46_N4
\datapath_unit|regfile|data_out_a[15]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[15]~164_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[15]~161_combout\ & (\datapath_unit|regfile|data_out_a[15]~163_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[15]~161_combout\ & ((\datapath_unit|regfile|data_out_a[15]~156_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[15]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|data_out_a[15]~163_combout\,
	datac => \datapath_unit|regfile|data_out_a[15]~156_combout\,
	datad => \datapath_unit|regfile|data_out_a[15]~161_combout\,
	combout => \datapath_unit|regfile|data_out_a[15]~164_combout\);

-- Location: LCCOMB_X40_Y46_N28
\datapath_unit|s_alu_src_a_mux_output[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[15]~5_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[15]~164_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|PC|s_data_out\(15),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[15]~164_combout\,
	datad => \control_unit|Selector7~2_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[15]~5_combout\);

-- Location: LCCOMB_X40_Y46_N14
\datapath_unit|s_alu_src_a_mux_output[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(15) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[15]~5_combout\ & ((\datapath_unit|regfile|data_out_b[0]~18_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[15]~5_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(15))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[15]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(15),
	datab => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[15]~5_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(15));

-- Location: LCCOMB_X43_Y43_N6
\datapath_unit|s_alu_src_b_mux_output[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ = (\datapath_unit|Equal25~0_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(11) & (\datapath_unit|s_alu_src_b_mux_output[1]~2_combout\))) # (!\datapath_unit|Equal25~0_combout\ & 
-- ((\datapath_unit|regfile|data_out_b[0]~14_combout\) # ((\datapath_unit|ir|upper_reg|s_data_out\(11) & \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|Equal25~0_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(11),
	datac => \datapath_unit|s_alu_src_b_mux_output[1]~2_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	combout => \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\);

-- Location: LCCOMB_X40_Y39_N24
\datapath_unit|PC|s_data_out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[9]~9_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux7~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	datad => \datapath_unit|alu_component|Mux7~3_combout\,
	combout => \datapath_unit|PC|s_data_out[9]~9_combout\);

-- Location: FF_X40_Y39_N25
\datapath_unit|PC|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[9]~9_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(9),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(9));

-- Location: LCCOMB_X40_Y39_N22
\datapath_unit|s_alu_src_a_mux_output[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[9]~11_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[9]~104_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(9),
	datac => \datapath_unit|regfile|data_out_a[9]~104_combout\,
	datad => \control_unit|Selector7~2_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[9]~11_combout\);

-- Location: LCCOMB_X40_Y39_N12
\datapath_unit|s_alu_src_a_mux_output[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(9) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[9]~11_combout\ & ((\datapath_unit|regfile|data_out_b[0]~12_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[9]~11_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(9))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(9),
	datab => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output[9]~11_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(9));

-- Location: LCCOMB_X40_Y42_N0
\datapath_unit|alu_component|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~1_cout\ = CARRY((!\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ & \datapath_unit|s_alu_src_a_mux_output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(0),
	datad => VCC,
	cout => \datapath_unit|alu_component|LessThan0~1_cout\);

-- Location: LCCOMB_X40_Y42_N2
\datapath_unit|alu_component|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~3_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & ((!\datapath_unit|alu_component|LessThan0~1_cout\) # (!\datapath_unit|s_alu_src_a_mux_output\(1)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[1]~17_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(1) & !\datapath_unit|alu_component|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[1]~17_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(1),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~1_cout\,
	cout => \datapath_unit|alu_component|LessThan0~3_cout\);

-- Location: LCCOMB_X40_Y42_N4
\datapath_unit|alu_component|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~5_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(2) & !\datapath_unit|alu_component|LessThan0~3_cout\)) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[2]~16_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(2)) # (!\datapath_unit|alu_component|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[2]~16_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(2),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~3_cout\,
	cout => \datapath_unit|alu_component|LessThan0~5_cout\);

-- Location: LCCOMB_X40_Y42_N6
\datapath_unit|alu_component|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~7_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & ((!\datapath_unit|alu_component|LessThan0~5_cout\) # (!\datapath_unit|s_alu_src_a_mux_output\(3)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[3]~15_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(3) & !\datapath_unit|alu_component|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[3]~15_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(3),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~5_cout\,
	cout => \datapath_unit|alu_component|LessThan0~7_cout\);

-- Location: LCCOMB_X40_Y42_N8
\datapath_unit|alu_component|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~9_cout\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(4) & ((!\datapath_unit|alu_component|LessThan0~7_cout\) # (!\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(4) & (!\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ & !\datapath_unit|alu_component|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(4),
	datab => \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~7_cout\,
	cout => \datapath_unit|alu_component|LessThan0~9_cout\);

-- Location: LCCOMB_X40_Y42_N10
\datapath_unit|alu_component|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~11_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & ((!\datapath_unit|alu_component|LessThan0~9_cout\) # (!\datapath_unit|s_alu_src_a_mux_output\(5)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[5]~13_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(5) & !\datapath_unit|alu_component|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[5]~13_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(5),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~9_cout\,
	cout => \datapath_unit|alu_component|LessThan0~11_cout\);

-- Location: LCCOMB_X40_Y42_N12
\datapath_unit|alu_component|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~13_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(6) & !\datapath_unit|alu_component|LessThan0~11_cout\)) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[6]~12_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(6)) # (!\datapath_unit|alu_component|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[6]~12_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(6),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~11_cout\,
	cout => \datapath_unit|alu_component|LessThan0~13_cout\);

-- Location: LCCOMB_X40_Y42_N14
\datapath_unit|alu_component|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~15_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & ((!\datapath_unit|alu_component|LessThan0~13_cout\) # (!\datapath_unit|s_alu_src_a_mux_output\(7)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[7]~11_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(7) & !\datapath_unit|alu_component|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[7]~11_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(7),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~13_cout\,
	cout => \datapath_unit|alu_component|LessThan0~15_cout\);

-- Location: LCCOMB_X40_Y42_N16
\datapath_unit|alu_component|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~17_cout\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(8) & ((!\datapath_unit|alu_component|LessThan0~15_cout\) # (!\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(8) & (!\datapath_unit|s_alu_src_b_mux_output[8]~10_combout\ & !\datapath_unit|alu_component|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(8),
	datab => \datapath_unit|s_alu_src_b_mux_output[8]~10_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~15_cout\,
	cout => \datapath_unit|alu_component|LessThan0~17_cout\);

-- Location: LCCOMB_X40_Y42_N18
\datapath_unit|alu_component|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~19_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & ((!\datapath_unit|alu_component|LessThan0~17_cout\) # (!\datapath_unit|s_alu_src_a_mux_output\(9)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[9]~9_combout\ & (!\datapath_unit|s_alu_src_a_mux_output\(9) & !\datapath_unit|alu_component|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[9]~9_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(9),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~17_cout\,
	cout => \datapath_unit|alu_component|LessThan0~19_cout\);

-- Location: LCCOMB_X40_Y42_N20
\datapath_unit|alu_component|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~21_cout\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(10) & ((!\datapath_unit|alu_component|LessThan0~19_cout\) # (!\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(10) & (!\datapath_unit|s_alu_src_b_mux_output[10]~8_combout\ & !\datapath_unit|alu_component|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(10),
	datab => \datapath_unit|s_alu_src_b_mux_output[10]~8_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~19_cout\,
	cout => \datapath_unit|alu_component|LessThan0~21_cout\);

-- Location: LCCOMB_X40_Y42_N22
\datapath_unit|alu_component|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~23_cout\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(11) & (\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\ & !\datapath_unit|alu_component|LessThan0~21_cout\)) # (!\datapath_unit|s_alu_src_a_mux_output\(11) 
-- & ((\datapath_unit|s_alu_src_b_mux_output[11]~7_combout\) # (!\datapath_unit|alu_component|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(11),
	datab => \datapath_unit|s_alu_src_b_mux_output[11]~7_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~21_cout\,
	cout => \datapath_unit|alu_component|LessThan0~23_cout\);

-- Location: LCCOMB_X40_Y42_N24
\datapath_unit|alu_component|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~25_cout\ = CARRY((\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(12) & !\datapath_unit|alu_component|LessThan0~23_cout\)) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[12]~6_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(12)) # (!\datapath_unit|alu_component|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[12]~6_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(12),
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~23_cout\,
	cout => \datapath_unit|alu_component|LessThan0~25_cout\);

-- Location: LCCOMB_X40_Y42_N26
\datapath_unit|alu_component|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~27_cout\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(13) & (\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\ & !\datapath_unit|alu_component|LessThan0~25_cout\)) # (!\datapath_unit|s_alu_src_a_mux_output\(13) 
-- & ((\datapath_unit|s_alu_src_b_mux_output[13]~5_combout\) # (!\datapath_unit|alu_component|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(13),
	datab => \datapath_unit|s_alu_src_b_mux_output[13]~5_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~25_cout\,
	cout => \datapath_unit|alu_component|LessThan0~27_cout\);

-- Location: LCCOMB_X40_Y42_N28
\datapath_unit|alu_component|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~29_cout\ = CARRY((\datapath_unit|s_alu_src_a_mux_output\(14) & ((!\datapath_unit|alu_component|LessThan0~27_cout\) # (!\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(14) & (!\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ & !\datapath_unit|alu_component|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(14),
	datab => \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\,
	datad => VCC,
	cin => \datapath_unit|alu_component|LessThan0~27_cout\,
	cout => \datapath_unit|alu_component|LessThan0~29_cout\);

-- Location: LCCOMB_X40_Y42_N30
\datapath_unit|alu_component|LessThan0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|LessThan0~30_combout\ = (\datapath_unit|s_alu_src_b_mux_output[15]~3_combout\ & (\datapath_unit|alu_component|LessThan0~29_cout\ & \datapath_unit|s_alu_src_a_mux_output\(15))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[15]~3_combout\ & ((\datapath_unit|alu_component|LessThan0~29_cout\) # (\datapath_unit|s_alu_src_a_mux_output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|s_alu_src_b_mux_output[15]~3_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output\(15),
	cin => \datapath_unit|alu_component|LessThan0~29_cout\,
	combout => \datapath_unit|alu_component|LessThan0~30_combout\);

-- Location: LCCOMB_X40_Y45_N24
\datapath_unit|alu_component|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux12~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(4))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(4),
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|LessThan0~30_combout\,
	datad => \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\,
	combout => \datapath_unit|alu_component|Mux12~0_combout\);

-- Location: LCCOMB_X40_Y45_N6
\datapath_unit|alu_component|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux12~1_combout\ = (\control_unit|Selector12~0_combout\ & ((\control_unit|Selector11~2_combout\) # ((\datapath_unit|alu_component|Add2~8_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (!\control_unit|Selector11~2_combout\ & (\datapath_unit|alu_component|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector12~0_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|alu_component|Add0~8_combout\,
	datad => \datapath_unit|alu_component|Add2~8_combout\,
	combout => \datapath_unit|alu_component|Mux12~1_combout\);

-- Location: LCCOMB_X40_Y45_N12
\datapath_unit|alu_component|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux12~2_combout\ = (\datapath_unit|s_alu_src_a_mux_output\(4) & ((\datapath_unit|alu_component|Mux12~1_combout\) # ((\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\ & \control_unit|Selector11~2_combout\)))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output\(4) & (\datapath_unit|alu_component|Mux12~1_combout\ & ((\datapath_unit|s_alu_src_b_mux_output[4]~14_combout\) # (!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output\(4),
	datab => \datapath_unit|s_alu_src_b_mux_output[4]~14_combout\,
	datac => \control_unit|Selector11~2_combout\,
	datad => \datapath_unit|alu_component|Mux12~1_combout\,
	combout => \datapath_unit|alu_component|Mux12~2_combout\);

-- Location: LCCOMB_X40_Y45_N10
\datapath_unit|alu_component|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux12~3_combout\ = (\datapath_unit|alu_component|Mux12~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|alu_component|Mux12~0_combout\,
	datac => \control_unit|alu_op[2]~5_combout\,
	datad => \datapath_unit|alu_component|Mux12~2_combout\,
	combout => \datapath_unit|alu_component|Mux12~3_combout\);

-- Location: LCCOMB_X40_Y45_N30
\datapath_unit|s_r_wr_mux_output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output\(4) = (\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & (((\datapath_unit|s_r_wr_mux_output[4]~17_combout\)))) # (!\datapath_unit|s_r_wr_mux_output[14]~40_combout\ & ((\datapath_unit|s_r_wr_mux_output[4]~17_combout\ & 
-- ((\datapath_unit|alu_component|Mux12~3_combout\))) # (!\datapath_unit|s_r_wr_mux_output[4]~17_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[14]~40_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(4),
	datac => \datapath_unit|s_r_wr_mux_output[4]~17_combout\,
	datad => \datapath_unit|alu_component|Mux12~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output\(4));

-- Location: FF_X39_Y43_N23
\datapath_unit|regfile|registers_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(13));

-- Location: LCCOMB_X40_Y45_N2
\datapath_unit|regfile|data_out_b[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~7_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(13))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(13),
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a4\,
	combout => \datapath_unit|regfile|data_out_b[0]~7_combout\);

-- Location: LCCOMB_X40_Y45_N16
\datapath_unit|s_m_data_mux_output[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[4]~16_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(4)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(4),
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|PC|s_data_out\(4),
	combout => \datapath_unit|s_m_data_mux_output[4]~16_combout\);

-- Location: LCCOMB_X40_Y45_N26
\datapath_unit|s_m_data_mux_output[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[4]~17_combout\ = (\datapath_unit|s_m_data_mux_output[4]~16_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~7_combout\ & \datapath_unit|s_m_data_mux_output[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|s_m_data_mux_output[4]~16_combout\,
	combout => \datapath_unit|s_m_data_mux_output[4]~17_combout\);

-- Location: M9K_X51_Y45_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA0002E000CC0A1A26",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N8
\datapath_unit|memory|ram_a|auto_generated|mux3|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a36~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a36~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a4~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\);

-- Location: M9K_X51_Y46_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a52~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a20~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a52~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~37_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a20~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\);

-- Location: M9K_X51_Y43_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N16
\datapath_unit|memory|ram_a|auto_generated|mux3|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a84~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a68~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a84~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\);

-- Location: M9K_X78_Y46_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N6
\datapath_unit|memory|ram_a|auto_generated|mux3|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a116~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a100~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~35_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a100~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a116~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\);

-- Location: LCCOMB_X41_Y42_N4
\datapath_unit|memory|ram_a|auto_generated|mux3|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~39_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~38_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~36_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~39_combout\);

-- Location: FF_X41_Y42_N5
\datapath_unit|ir|lower_reg|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~39_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(4));

-- Location: LCCOMB_X43_Y45_N12
\datapath_unit|s_r_wr_r_mux_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(4) & (((!\control_unit|Equal4~0_combout\) # (!\control_unit|wr_DPCR~0_combout\)) # (!\control_unit|CS.DS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.DS~q\,
	datab => \control_unit|wr_DPCR~0_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(4),
	datad => \control_unit|Equal4~0_combout\,
	combout => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\);

-- Location: LCCOMB_X40_Y46_N20
\datapath_unit|regfile|data_out_b[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~18_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(24))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(24),
	datac => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a15\,
	datad => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	combout => \datapath_unit|regfile|data_out_b[0]~18_combout\);

-- Location: LCCOMB_X42_Y43_N18
\datapath_unit|PC|s_data_out[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[15]~15_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux1~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	datad => \datapath_unit|alu_component|Mux1~3_combout\,
	combout => \datapath_unit|PC|s_data_out[15]~15_combout\);

-- Location: FF_X42_Y43_N19
\datapath_unit|PC|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[15]~15_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(15),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(15));

-- Location: LCCOMB_X41_Y46_N26
\datapath_unit|s_m_data_mux_output[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[15]~18_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(15)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(15),
	datad => \datapath_unit|PC|s_data_out\(15),
	combout => \datapath_unit|s_m_data_mux_output[15]~18_combout\);

-- Location: LCCOMB_X41_Y46_N12
\datapath_unit|s_m_data_mux_output[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[15]~19_combout\ = (\datapath_unit|s_m_data_mux_output[15]~18_combout\) # ((\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (!\control_unit|Selector20~0_combout\ & \datapath_unit|regfile|data_out_b[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|s_m_data_mux_output[15]~18_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	combout => \datapath_unit|s_m_data_mux_output[15]~19_combout\);

-- Location: M9K_X15_Y45_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0553482200602A060",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y45_N20
\datapath_unit|memory|ram_a|auto_generated|mux3|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a47~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a15~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a47~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a15~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\);

-- Location: M9K_X15_Y51_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X39_Y41_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a63~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a31~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a31~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~42_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a63~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\);

-- Location: LCCOMB_X42_Y42_N30
\datapath_unit|memory|ram_a|auto_generated|mux3|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~44_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~43_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~41_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~44_combout\);

-- Location: FF_X42_Y42_N31
\datapath_unit|ir|lower_reg|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~44_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(15));

-- Location: LCCOMB_X42_Y38_N24
\control_unit|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal9~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(14) & !\datapath_unit|ir|lower_reg|s_data_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(15),
	combout => \control_unit|Equal9~0_combout\);

-- Location: LCCOMB_X46_Y41_N6
\control_unit|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector15~0_combout\ = (\control_unit|Selector13~8_combout\) # ((\control_unit|CS.LR~q\ & (\control_unit|Equal4~2_combout\ & \control_unit|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.LR~q\,
	datab => \control_unit|Equal4~2_combout\,
	datac => \control_unit|Equal9~0_combout\,
	datad => \control_unit|Selector13~8_combout\,
	combout => \control_unit|Selector15~0_combout\);

-- Location: LCCOMB_X42_Y41_N6
\datapath_unit|alu_component|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux16~1_combout\ = (\control_unit|Selector12~0_combout\ & ((\control_unit|Selector11~2_combout\) # ((\datapath_unit|alu_component|Add2~0_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (!\control_unit|Selector11~2_combout\ & (\datapath_unit|alu_component|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector12~0_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|alu_component|Add0~0_combout\,
	datad => \datapath_unit|alu_component|Add2~0_combout\,
	combout => \datapath_unit|alu_component|Mux16~1_combout\);

-- Location: LCCOMB_X42_Y41_N4
\datapath_unit|alu_component|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux16~2_combout\ = (\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ & ((\datapath_unit|alu_component|Mux16~1_combout\) # ((\control_unit|Selector11~2_combout\ & \datapath_unit|s_alu_src_a_mux_output\(0))))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\ & (\datapath_unit|alu_component|Mux16~1_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(0)) # (!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\,
	datab => \control_unit|Selector11~2_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(0),
	datad => \datapath_unit|alu_component|Mux16~1_combout\,
	combout => \datapath_unit|alu_component|Mux16~2_combout\);

-- Location: LCCOMB_X42_Y41_N0
\datapath_unit|alu_component|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux16~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(0)))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- (\datapath_unit|s_alu_src_b_mux_output[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[0]~1_combout\,
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|s_alu_src_a_mux_output\(0),
	datad => \datapath_unit|alu_component|LessThan0~30_combout\,
	combout => \datapath_unit|alu_component|Mux16~0_combout\);

-- Location: LCCOMB_X42_Y41_N10
\datapath_unit|alu_component|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux16~3_combout\ = (\datapath_unit|alu_component|Mux16~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|alu_op[2]~5_combout\,
	datac => \datapath_unit|alu_component|Mux16~2_combout\,
	datad => \datapath_unit|alu_component|Mux16~0_combout\,
	combout => \datapath_unit|alu_component|Mux16~3_combout\);

-- Location: LCCOMB_X42_Y41_N20
\datapath_unit|s_r_wr_mux_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[0]~2_combout\ = (\control_unit|Selector15~0_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(0)) # ((\control_unit|Selector16~4_combout\)))) # (!\control_unit|Selector15~0_combout\ & 
-- (((!\control_unit|Selector16~4_combout\ & \datapath_unit|alu_component|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector15~0_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(0),
	datac => \control_unit|Selector16~4_combout\,
	datad => \datapath_unit|alu_component|Mux16~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[0]~2_combout\);

-- Location: LCCOMB_X42_Y41_N18
\datapath_unit|s_r_wr_mux_output[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[0]~3_combout\ = (\control_unit|Selector16~4_combout\ & ((\datapath_unit|s_r_wr_mux_output[0]~2_combout\ & (\datapath_unit|DPRR|s_data_out\(0))) # (!\datapath_unit|s_r_wr_mux_output[0]~2_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\))))) # (!\control_unit|Selector16~4_combout\ & (((\datapath_unit|s_r_wr_mux_output[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector16~4_combout\,
	datab => \datapath_unit|DPRR|s_data_out\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[0]~2_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[0]~3_combout\);

-- Location: LCCOMB_X42_Y41_N28
\datapath_unit|s_r_wr_mux_output[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_r_wr_mux_output[0]~5_combout\ = (\control_unit|r_wr_d_sel[1]~1_combout\ & (\datapath_unit|s_r_wr_mux_output[0]~4_combout\ & (!\control_unit|Selector15~0_combout\))) # (!\control_unit|r_wr_d_sel[1]~1_combout\ & 
-- (((\datapath_unit|s_r_wr_mux_output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_wr_mux_output[0]~4_combout\,
	datab => \control_unit|r_wr_d_sel[1]~1_combout\,
	datac => \control_unit|Selector15~0_combout\,
	datad => \datapath_unit|s_r_wr_mux_output[0]~3_combout\,
	combout => \datapath_unit|s_r_wr_mux_output[0]~5_combout\);

-- Location: LCCOMB_X38_Y45_N14
\datapath_unit|regfile|data_out_b[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~11_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(17))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(17),
	datac => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a8\,
	combout => \datapath_unit|regfile|data_out_b[0]~11_combout\);

-- Location: LCCOMB_X38_Y45_N22
\datapath_unit|s_m_data_mux_output[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[8]~2_combout\ = (\datapath_unit|s_m_data_mux_output[8]~1_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~11_combout\ & \datapath_unit|s_m_data_mux_output[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[8]~1_combout\,
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[8]~2_combout\);

-- Location: M9K_X78_Y36_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01180000204014100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a40~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a8~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a8~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a40~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\);

-- Location: LCCOMB_X63_Y40_N14
\datapath_unit|memory|ram_a|auto_generated|mux3|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a56~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a24~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a56~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a24~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~2_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\);

-- Location: LCCOMB_X41_Y40_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~4_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~3_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~1_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~4_combout\);

-- Location: FF_X41_Y40_N17
\datapath_unit|ir|lower_reg|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~4_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(8));

-- Location: LCCOMB_X42_Y38_N4
\control_unit|wr_SOP~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|wr_SOP~2_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & \datapath_unit|ir|lower_reg|s_data_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|wr_SOP~2_combout\);

-- Location: LCCOMB_X42_Y38_N20
\control_unit|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector7~4_combout\ = (\control_unit|Selector7~3_combout\ & (\control_unit|wr_SOP~2_combout\ & ((\datapath_unit|ir|lower_reg|s_data_out\(9)) # (!\control_unit|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector7~3_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \control_unit|wr_SOP~2_combout\,
	datad => \control_unit|Equal9~0_combout\,
	combout => \control_unit|Selector7~4_combout\);

-- Location: LCCOMB_X42_Y39_N20
\control_unit|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector7~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(11) & ((\datapath_unit|ir|lower_reg|s_data_out\(9) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & \datapath_unit|ir|lower_reg|s_data_out\(8))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\datapath_unit|ir|lower_reg|s_data_out\(10) & !\datapath_unit|ir|lower_reg|s_data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Selector7~0_combout\);

-- Location: LCCOMB_X42_Y39_N18
\control_unit|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector7~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(13) & (!\datapath_unit|ir|lower_reg|s_data_out\(12) & \control_unit|Selector7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datad => \control_unit|Selector7~0_combout\,
	combout => \control_unit|Selector7~1_combout\);

-- Location: LCCOMB_X41_Y41_N2
\control_unit|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector7~2_combout\ = (\control_unit|Selector8~0_combout\) # ((\control_unit|CS.EX~q\ & ((\control_unit|Selector7~4_combout\) # (\control_unit|Selector7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.EX~q\,
	datab => \control_unit|Selector7~4_combout\,
	datac => \control_unit|Selector7~1_combout\,
	datad => \control_unit|Selector8~0_combout\,
	combout => \control_unit|Selector7~2_combout\);

-- Location: LCCOMB_X36_Y44_N6
\datapath_unit|regfile|registers[14][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[14][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[14][14]~feeder_combout\);

-- Location: FF_X36_Y44_N7
\datapath_unit|regfile|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[14][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[14][14]~q\);

-- Location: FF_X42_Y45_N11
\datapath_unit|regfile|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[15][14]~q\);

-- Location: LCCOMB_X39_Y46_N20
\datapath_unit|regfile|registers[13][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[13][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[13][14]~feeder_combout\);

-- Location: FF_X39_Y46_N21
\datapath_unit|regfile|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[13][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[13][14]~q\);

-- Location: FF_X42_Y45_N1
\datapath_unit|regfile|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[12][14]~q\);

-- Location: LCCOMB_X42_Y45_N0
\datapath_unit|regfile|data_out_a[14]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~152_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[13][14]~q\) # ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # 
-- (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|registers[12][14]~q\ & !\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[13][14]~q\,
	datac => \datapath_unit|regfile|registers[12][14]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~152_combout\);

-- Location: LCCOMB_X42_Y45_N10
\datapath_unit|regfile|data_out_a[14]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~153_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[14]~152_combout\ & ((\datapath_unit|regfile|registers[15][14]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[14]~152_combout\ & (\datapath_unit|regfile|registers[14][14]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[14]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datab => \datapath_unit|regfile|registers[14][14]~q\,
	datac => \datapath_unit|regfile|registers[15][14]~q\,
	datad => \datapath_unit|regfile|data_out_a[14]~152_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~153_combout\);

-- Location: FF_X38_Y40_N17
\datapath_unit|regfile|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[7][14]~q\);

-- Location: FF_X39_Y45_N15
\datapath_unit|regfile|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[4][14]~q\);

-- Location: LCCOMB_X39_Y45_N14
\datapath_unit|regfile|data_out_a[14]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~145_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (\datapath_unit|regfile|registers[5][14]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[5][14]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[4][14]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~145_combout\);

-- Location: LCCOMB_X38_Y40_N16
\datapath_unit|regfile|data_out_a[14]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~146_combout\ = (\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|data_out_a[14]~145_combout\ & ((\datapath_unit|regfile|registers[7][14]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[14]~145_combout\ & (\datapath_unit|regfile|registers[6][14]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (((\datapath_unit|regfile|data_out_a[14]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[6][14]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	datac => \datapath_unit|regfile|registers[7][14]~q\,
	datad => \datapath_unit|regfile|data_out_a[14]~145_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~146_combout\);

-- Location: LCCOMB_X38_Y40_N18
\datapath_unit|regfile|registers[9][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[9][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[9][14]~feeder_combout\);

-- Location: FF_X38_Y40_N19
\datapath_unit|regfile|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[9][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[9][14]~q\);

-- Location: FF_X38_Y44_N5
\datapath_unit|regfile|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[11][14]~q\);

-- Location: FF_X39_Y44_N5
\datapath_unit|regfile|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[8][14]~q\);

-- Location: LCCOMB_X39_Y44_N4
\datapath_unit|regfile|data_out_a[14]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~147_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & (\datapath_unit|regfile|registers[10][14]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[1]~1_combout\ & ((\datapath_unit|regfile|registers[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers[10][14]~q\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[8][14]~q\,
	datad => \datapath_unit|s_r_rd_mux_a_output[1]~1_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~147_combout\);

-- Location: LCCOMB_X38_Y44_N4
\datapath_unit|regfile|data_out_a[14]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~148_combout\ = (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|data_out_a[14]~147_combout\ & ((\datapath_unit|regfile|registers[11][14]~q\))) # 
-- (!\datapath_unit|regfile|data_out_a[14]~147_combout\ & (\datapath_unit|regfile|registers[9][14]~q\)))) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & (((\datapath_unit|regfile|data_out_a[14]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datab => \datapath_unit|regfile|registers[9][14]~q\,
	datac => \datapath_unit|regfile|registers[11][14]~q\,
	datad => \datapath_unit|regfile|data_out_a[14]~147_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~148_combout\);

-- Location: FF_X42_Y44_N7
\datapath_unit|regfile|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|s_r_wr_mux_output\(14),
	sload => VCC,
	ena => \datapath_unit|regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[3][14]~q\);

-- Location: LCCOMB_X38_Y44_N26
\datapath_unit|regfile|registers[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers[1][14]~feeder_combout\ = \datapath_unit|s_r_wr_mux_output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|s_r_wr_mux_output\(14),
	combout => \datapath_unit|regfile|registers[1][14]~feeder_combout\);

-- Location: FF_X38_Y44_N27
\datapath_unit|regfile|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers[1][14]~feeder_combout\,
	ena => \datapath_unit|regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers[1][14]~q\);

-- Location: LCCOMB_X42_Y44_N6
\datapath_unit|regfile|data_out_a[14]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~150_combout\ = (\datapath_unit|regfile|data_out_a[14]~149_combout\ & (((\datapath_unit|regfile|registers[3][14]~q\)) # (!\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\))) # 
-- (!\datapath_unit|regfile|data_out_a[14]~149_combout\ & (\datapath_unit|s_r_rd_mux_a_output[0]~0_combout\ & ((\datapath_unit|regfile|registers[1][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[14]~149_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[0]~0_combout\,
	datac => \datapath_unit|regfile|registers[3][14]~q\,
	datad => \datapath_unit|regfile|registers[1][14]~q\,
	combout => \datapath_unit|regfile|data_out_a[14]~150_combout\);

-- Location: LCCOMB_X41_Y40_N18
\datapath_unit|regfile|data_out_a[14]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~151_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & 
-- ((\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & (\datapath_unit|regfile|data_out_a[14]~148_combout\)) # (!\datapath_unit|s_r_rd_mux_a_output[3]~2_combout\ & ((\datapath_unit|regfile|data_out_a[14]~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|s_r_rd_mux_a_output[3]~2_combout\,
	datac => \datapath_unit|regfile|data_out_a[14]~148_combout\,
	datad => \datapath_unit|regfile|data_out_a[14]~150_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~151_combout\);

-- Location: LCCOMB_X41_Y40_N28
\datapath_unit|regfile|data_out_a[14]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_a[14]~154_combout\ = (\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & ((\datapath_unit|regfile|data_out_a[14]~151_combout\ & (\datapath_unit|regfile|data_out_a[14]~153_combout\)) # 
-- (!\datapath_unit|regfile|data_out_a[14]~151_combout\ & ((\datapath_unit|regfile|data_out_a[14]~146_combout\))))) # (!\datapath_unit|s_r_rd_mux_a_output[2]~3_combout\ & (((\datapath_unit|regfile|data_out_a[14]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_r_rd_mux_a_output[2]~3_combout\,
	datab => \datapath_unit|regfile|data_out_a[14]~153_combout\,
	datac => \datapath_unit|regfile|data_out_a[14]~146_combout\,
	datad => \datapath_unit|regfile|data_out_a[14]~151_combout\,
	combout => \datapath_unit|regfile|data_out_a[14]~154_combout\);

-- Location: LCCOMB_X41_Y40_N12
\datapath_unit|s_alu_src_a_mux_output[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output[14]~6_combout\ = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\control_unit|Selector7~2_combout\)))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\control_unit|Selector7~2_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[14]~154_combout\))) # (!\control_unit|Selector7~2_combout\ & (\datapath_unit|PC|s_data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|PC|s_data_out\(14),
	datac => \control_unit|Selector7~2_combout\,
	datad => \datapath_unit|regfile|data_out_a[14]~154_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output[14]~6_combout\);

-- Location: LCCOMB_X41_Y40_N26
\datapath_unit|s_alu_src_a_mux_output[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_alu_src_a_mux_output\(14) = (\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & ((\datapath_unit|s_alu_src_a_mux_output[14]~6_combout\ & ((\datapath_unit|regfile|data_out_b[0]~17_combout\))) # 
-- (!\datapath_unit|s_alu_src_a_mux_output[14]~6_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(14))))) # (!\datapath_unit|s_alu_src_a_mux_output[15]~3_combout\ & (((\datapath_unit|s_alu_src_a_mux_output[14]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_a_mux_output[15]~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(14),
	datac => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	datad => \datapath_unit|s_alu_src_a_mux_output[14]~6_combout\,
	combout => \datapath_unit|s_alu_src_a_mux_output\(14));

-- Location: LCCOMB_X39_Y44_N30
\datapath_unit|alu_component|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux2~0_combout\ = (\control_unit|alu_op[2]~5_combout\ & ((\datapath_unit|alu_component|LessThan0~30_combout\ & (\datapath_unit|s_alu_src_a_mux_output\(14))) # (!\datapath_unit|alu_component|LessThan0~30_combout\ & 
-- ((\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|LessThan0~30_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(14),
	datac => \control_unit|alu_op[2]~5_combout\,
	datad => \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\,
	combout => \datapath_unit|alu_component|Mux2~0_combout\);

-- Location: LCCOMB_X39_Y44_N12
\datapath_unit|alu_component|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux2~1_combout\ = (\control_unit|Selector12~0_combout\ & (((\datapath_unit|alu_component|Add2~28_combout\) # (\control_unit|Selector11~2_combout\)))) # (!\control_unit|Selector12~0_combout\ & 
-- (\datapath_unit|alu_component|Add0~28_combout\ & ((!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|alu_component|Add0~28_combout\,
	datab => \control_unit|Selector12~0_combout\,
	datac => \datapath_unit|alu_component|Add2~28_combout\,
	datad => \control_unit|Selector11~2_combout\,
	combout => \datapath_unit|alu_component|Mux2~1_combout\);

-- Location: LCCOMB_X39_Y44_N6
\datapath_unit|alu_component|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux2~2_combout\ = (\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ & ((\datapath_unit|alu_component|Mux2~1_combout\) # ((\datapath_unit|s_alu_src_a_mux_output\(14) & \control_unit|Selector11~2_combout\)))) # 
-- (!\datapath_unit|s_alu_src_b_mux_output[14]~4_combout\ & (\datapath_unit|alu_component|Mux2~1_combout\ & ((\datapath_unit|s_alu_src_a_mux_output\(14)) # (!\control_unit|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_alu_src_b_mux_output[14]~4_combout\,
	datab => \datapath_unit|s_alu_src_a_mux_output\(14),
	datac => \control_unit|Selector11~2_combout\,
	datad => \datapath_unit|alu_component|Mux2~1_combout\,
	combout => \datapath_unit|alu_component|Mux2~2_combout\);

-- Location: LCCOMB_X39_Y44_N28
\datapath_unit|alu_component|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|alu_component|Mux2~3_combout\ = (\datapath_unit|alu_component|Mux2~0_combout\) # ((!\control_unit|alu_op[2]~5_combout\ & \datapath_unit|alu_component|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|alu_op[2]~5_combout\,
	datab => \datapath_unit|alu_component|Mux2~0_combout\,
	datad => \datapath_unit|alu_component|Mux2~2_combout\,
	combout => \datapath_unit|alu_component|Mux2~3_combout\);

-- Location: LCCOMB_X42_Y43_N16
\datapath_unit|PC|s_data_out[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[14]~14_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux2~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|pc_src[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	datad => \datapath_unit|alu_component|Mux2~3_combout\,
	combout => \datapath_unit|PC|s_data_out[14]~14_combout\);

-- Location: FF_X42_Y43_N17
\datapath_unit|PC|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[14]~14_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(14),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(14));

-- Location: LCCOMB_X41_Y42_N14
\datapath_unit|s_m_addr_mux_output[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[14]~3_combout\ = (\control_unit|Selector17~1_combout\ & (((\datapath_unit|regfile|data_out_a[14]~154_combout\) # (\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & 
-- (\datapath_unit|PC|s_data_out\(14) & ((!\control_unit|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|PC|s_data_out\(14),
	datac => \datapath_unit|regfile|data_out_a[14]~154_combout\,
	datad => \control_unit|Selector18~2_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[14]~3_combout\);

-- Location: LCCOMB_X41_Y42_N24
\datapath_unit|s_m_addr_mux_output[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[14]~4_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[14]~3_combout\ & ((\datapath_unit|regfile|data_out_b[0]~17_combout\))) # (!\datapath_unit|s_m_addr_mux_output[14]~3_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(14))))) # (!\control_unit|Selector18~2_combout\ & (((\datapath_unit|s_m_addr_mux_output[14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(14),
	datab => \control_unit|Selector18~2_combout\,
	datac => \datapath_unit|s_m_addr_mux_output[14]~3_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[14]~4_combout\);

-- Location: LCCOMB_X42_Y46_N24
\datapath_unit|s_m_addr_mux_output[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[14]~47_combout\ = (!\control_unit|m_addr_sel[2]~2_combout\ & \datapath_unit|s_m_addr_mux_output[14]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[14]~4_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[14]~47_combout\);

-- Location: FF_X42_Y46_N25
\datapath_unit|memory|ram_a|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_m_addr_mux_output[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X40_Y44_N4
\datapath_unit|s_m_data_mux_output[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[12]~9_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(12)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(12),
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|PC|s_data_out\(12),
	combout => \datapath_unit|s_m_data_mux_output[12]~9_combout\);

-- Location: LCCOMB_X40_Y44_N22
\datapath_unit|s_m_data_mux_output[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[12]~10_combout\ = (\datapath_unit|s_m_data_mux_output[12]~9_combout\) # ((\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (!\control_unit|Selector20~0_combout\ & \datapath_unit|regfile|data_out_b[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|s_m_data_mux_output[12]~9_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	combout => \datapath_unit|s_m_data_mux_output[12]~10_combout\);

-- Location: M9K_X51_Y29_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y37_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a92~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a76~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a76~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a92~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\);

-- Location: LCCOMB_X50_Y37_N26
\datapath_unit|memory|ram_a|auto_generated|mux3|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a124~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a108~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a108~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a124~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~20_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\);

-- Location: M9K_X64_Y27_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD41F8001880FF60401",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y37_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a44~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a12~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a44~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\);

-- Location: LCCOMB_X41_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a60~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a28~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a28~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a60~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~22_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\);

-- Location: LCCOMB_X42_Y42_N26
\datapath_unit|memory|ram_a|auto_generated|mux3|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~24_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~21_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~23_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~24_combout\);

-- Location: FF_X42_Y42_N27
\datapath_unit|ir|lower_reg|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~24_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(12));

-- Location: LCCOMB_X42_Y38_N14
\control_unit|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal12~1_combout\ = (\control_unit|Equal12~0_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\datapath_unit|ir|lower_reg|s_data_out\(12) & !\datapath_unit|ir|lower_reg|s_data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal12~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \control_unit|Equal12~1_combout\);

-- Location: LCCOMB_X43_Y38_N16
\datapath_unit|s_m_data_mux_output[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[1]~0_combout\ = (\control_unit|m_addr_sel[2]~2_combout\) # ((\datapath_unit|ir|lower_reg|s_data_out\(15) & (\control_unit|CS.SM~q\ & !\control_unit|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \control_unit|CS.SM~q\,
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \control_unit|Equal12~1_combout\,
	combout => \datapath_unit|s_m_data_mux_output[1]~0_combout\);

-- Location: LCCOMB_X41_Y39_N14
\datapath_unit|s_m_data_mux_output[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[9]~11_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(9)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(9),
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|PC|s_data_out\(9),
	combout => \datapath_unit|s_m_data_mux_output[9]~11_combout\);

-- Location: LCCOMB_X40_Y39_N2
\datapath_unit|s_m_data_mux_output[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[9]~12_combout\ = (\datapath_unit|s_m_data_mux_output[9]~11_combout\) # ((\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (!\control_unit|Selector20~0_combout\ & \datapath_unit|regfile|data_out_b[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \datapath_unit|s_m_data_mux_output[9]~11_combout\,
	datac => \control_unit|Selector20~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	combout => \datapath_unit|s_m_data_mux_output[9]~12_combout\);

-- Location: M9K_X51_Y41_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0079100000E002100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a41~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a9~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a9~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a41~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\);

-- Location: M9K_X78_Y35_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y42_N18
\datapath_unit|memory|ram_a|auto_generated|mux3|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a57~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a25~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~27_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a57~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a25~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\);

-- Location: LCCOMB_X42_Y42_N10
\datapath_unit|memory|ram_a|auto_generated|mux3|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~29_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~26_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~28_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~29_combout\);

-- Location: FF_X42_Y42_N29
\datapath_unit|ir|lower_reg|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~29_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(9));

-- Location: LCCOMB_X43_Y45_N16
\control_unit|Selector13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~8_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & (\control_unit|CS.DS~q\ & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \control_unit|wr_DPCR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \control_unit|CS.DS~q\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \control_unit|Selector13~8_combout\);

-- Location: LCCOMB_X45_Y41_N4
\control_unit|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Mux6~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(8)) # ((\datapath_unit|ir|lower_reg|s_data_out\(12) & ((!\datapath_unit|ir|lower_reg|s_data_out\(9)) # (!\datapath_unit|ir|lower_reg|s_data_out\(10)))) # 
-- (!\datapath_unit|ir|lower_reg|s_data_out\(12) & ((\datapath_unit|ir|lower_reg|s_data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(9),
	combout => \control_unit|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y40_N24
\control_unit|reset_ER~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|reset_ER~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(12) & (!\datapath_unit|ir|lower_reg|s_data_out\(9) & \datapath_unit|ir|lower_reg|s_data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \control_unit|reset_ER~0_combout\);

-- Location: LCCOMB_X45_Y41_N22
\control_unit|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(13) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & ((\control_unit|reset_ER~0_combout\)))) # (!\datapath_unit|ir|lower_reg|s_data_out\(13) & 
-- (((!\datapath_unit|ir|lower_reg|s_data_out\(10) & \control_unit|reset_ER~0_combout\)) # (!\control_unit|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \control_unit|Mux6~0_combout\,
	datad => \control_unit|reset_ER~0_combout\,
	combout => \control_unit|Selector13~2_combout\);

-- Location: LCCOMB_X42_Y42_N4
\control_unit|r_wr_d_sel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|r_wr_d_sel[1]~0_combout\ = (\control_unit|CS.LR~q\ & (\datapath_unit|ir|lower_reg|s_data_out\(13) & (\datapath_unit|ir|lower_reg|s_data_out\(12) & \datapath_unit|ir|lower_reg|s_data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.LR~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(13),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(9),
	combout => \control_unit|r_wr_d_sel[1]~0_combout\);

-- Location: LCCOMB_X45_Y41_N20
\control_unit|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~5_combout\ = (\control_unit|Selector13~4_combout\ & ((\control_unit|Equal4~1_combout\) # ((\datapath_unit|ir|lower_reg|s_data_out\(10) & \control_unit|r_wr_d_sel[1]~0_combout\)))) # (!\control_unit|Selector13~4_combout\ & 
-- (\datapath_unit|ir|lower_reg|s_data_out\(10) & (\control_unit|r_wr_d_sel[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector13~4_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \control_unit|r_wr_d_sel[1]~0_combout\,
	datad => \control_unit|Equal4~1_combout\,
	combout => \control_unit|Selector13~5_combout\);

-- Location: LCCOMB_X45_Y41_N14
\control_unit|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~6_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(11) & (\control_unit|CS.EX~q\ & (\control_unit|Selector13~2_combout\))) # (!\datapath_unit|ir|lower_reg|s_data_out\(11) & (((\control_unit|Selector13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.EX~q\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \control_unit|Selector13~2_combout\,
	datad => \control_unit|Selector13~5_combout\,
	combout => \control_unit|Selector13~6_combout\);

-- Location: LCCOMB_X45_Y41_N8
\control_unit|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector13~7_combout\ = (\control_unit|Selector13~8_combout\) # (\control_unit|Selector13~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|Selector13~8_combout\,
	datac => \control_unit|Selector13~6_combout\,
	combout => \control_unit|Selector13~7_combout\);

-- Location: LCCOMB_X43_Y45_N8
\datapath_unit|regfile|registers_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[0]~feeder_combout\ = \control_unit|Selector13~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \control_unit|Selector13~7_combout\,
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X43_Y45_N9
\datapath_unit|regfile|registers_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(0));

-- Location: LCCOMB_X43_Y45_N14
\datapath_unit|regfile|registers_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[2]~feeder_combout\ = \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~34_combout\,
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X43_Y45_N15
\datapath_unit|regfile|registers_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[2]~feeder_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(2));

-- Location: FF_X43_Y45_N5
\datapath_unit|regfile|registers_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~69_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(4));

-- Location: FF_X43_Y45_N13
\datapath_unit|regfile|registers_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_r_wr_r_mux_output[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(1));

-- Location: LCCOMB_X43_Y45_N4
\datapath_unit|regfile|data_out_b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~0_combout\ = (\datapath_unit|regfile|registers_rtl_0_bypass\(3) & (\datapath_unit|regfile|registers_rtl_0_bypass\(4) & (\datapath_unit|regfile|registers_rtl_0_bypass\(2) $ 
-- (!\datapath_unit|regfile|registers_rtl_0_bypass\(1))))) # (!\datapath_unit|regfile|registers_rtl_0_bypass\(3) & (!\datapath_unit|regfile|registers_rtl_0_bypass\(4) & (\datapath_unit|regfile|registers_rtl_0_bypass\(2) $ 
-- (!\datapath_unit|regfile|registers_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(3),
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(2),
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(4),
	datad => \datapath_unit|regfile|registers_rtl_0_bypass\(1),
	combout => \datapath_unit|regfile|data_out_b[0]~0_combout\);

-- Location: LCCOMB_X43_Y45_N18
\datapath_unit|regfile|registers_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[5]~feeder_combout\ = \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_r_mux_output[2]~2_combout\,
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X43_Y45_N19
\datapath_unit|regfile|registers_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(5));

-- Location: FF_X43_Y45_N25
\datapath_unit|regfile|registers_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~74_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(6));

-- Location: LCCOMB_X43_Y45_N28
\datapath_unit|regfile|registers_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|registers_rtl_0_bypass[7]~feeder_combout\ = \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath_unit|s_r_wr_r_mux_output[3]~3_combout\,
	combout => \datapath_unit|regfile|registers_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X43_Y45_N29
\datapath_unit|regfile|registers_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|registers_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|regfile|registers_rtl_0_bypass\(7));

-- Location: LCCOMB_X43_Y45_N24
\datapath_unit|regfile|data_out_b[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~1_combout\ = (\datapath_unit|regfile|registers_rtl_0_bypass\(8) & (\datapath_unit|regfile|registers_rtl_0_bypass\(7) & (\datapath_unit|regfile|registers_rtl_0_bypass\(5) $ 
-- (!\datapath_unit|regfile|registers_rtl_0_bypass\(6))))) # (!\datapath_unit|regfile|registers_rtl_0_bypass\(8) & (!\datapath_unit|regfile|registers_rtl_0_bypass\(7) & (\datapath_unit|regfile|registers_rtl_0_bypass\(5) $ 
-- (!\datapath_unit|regfile|registers_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(8),
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(5),
	datac => \datapath_unit|regfile|registers_rtl_0_bypass\(6),
	datad => \datapath_unit|regfile|registers_rtl_0_bypass\(7),
	combout => \datapath_unit|regfile|data_out_b[0]~1_combout\);

-- Location: LCCOMB_X43_Y45_N10
\datapath_unit|regfile|data_out_b[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~2_combout\ = (\datapath_unit|regfile|registers_rtl_0_bypass\(0) & (\datapath_unit|regfile|data_out_b[0]~0_combout\ & \datapath_unit|regfile|data_out_b[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|registers_rtl_0_bypass\(0),
	datac => \datapath_unit|regfile|data_out_b[0]~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~1_combout\,
	combout => \datapath_unit|regfile|data_out_b[0]~2_combout\);

-- Location: LCCOMB_X41_Y42_N20
\datapath_unit|regfile|data_out_b[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|regfile|data_out_b[0]~17_combout\ = (\datapath_unit|regfile|data_out_b[0]~2_combout\ & (\datapath_unit|regfile|registers_rtl_0_bypass\(23))) # (!\datapath_unit|regfile|data_out_b[0]~2_combout\ & 
-- ((\datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|registers_rtl_0_bypass\(23),
	datac => \datapath_unit|regfile|data_out_b[0]~2_combout\,
	datad => \datapath_unit|regfile|registers_rtl_0|auto_generated|ram_block1a14\,
	combout => \datapath_unit|regfile|data_out_b[0]~17_combout\);

-- Location: LCCOMB_X41_Y42_N2
\datapath_unit|s_m_data_mux_output[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[14]~20_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(14)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \control_unit|Selector20~0_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(14),
	datad => \datapath_unit|PC|s_data_out\(14),
	combout => \datapath_unit|s_m_data_mux_output[14]~20_combout\);

-- Location: LCCOMB_X41_Y42_N22
\datapath_unit|s_m_data_mux_output[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[14]~21_combout\ = (\datapath_unit|s_m_data_mux_output[14]~20_combout\) # ((\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~17_combout\ & !\control_unit|Selector20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	datac => \control_unit|Selector20~0_combout\,
	datad => \datapath_unit|s_m_data_mux_output[14]~20_combout\,
	combout => \datapath_unit|s_m_data_mux_output[14]~21_combout\);

-- Location: M9K_X51_Y31_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE50511A80AAE06092A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y37_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a46~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a14~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a46~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a14~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\);

-- Location: LCCOMB_X46_Y38_N16
\datapath_unit|memory|ram_a|auto_generated|mux3|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a62~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a30~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a30~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a62~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~47_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\);

-- Location: LCCOMB_X42_Y42_N20
\datapath_unit|memory|ram_a|auto_generated|mux3|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~49_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~48_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~46_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~49_combout\);

-- Location: FF_X42_Y42_N21
\datapath_unit|ir|lower_reg|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~49_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(14));

-- Location: LCCOMB_X43_Y38_N18
\control_unit|state_transition_logic~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|state_transition_logic~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(14) & \datapath_unit|ir|lower_reg|s_data_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(15),
	combout => \control_unit|state_transition_logic~1_combout\);

-- Location: LCCOMB_X43_Y38_N28
\control_unit|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector3~0_combout\ = (\control_unit|Equal4~2_combout\ & ((\control_unit|Selector4~2_combout\) # ((\control_unit|state_transition_logic~1_combout\ & \control_unit|Selector1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector4~2_combout\,
	datab => \control_unit|state_transition_logic~1_combout\,
	datac => \control_unit|Equal4~2_combout\,
	datad => \control_unit|Selector1~5_combout\,
	combout => \control_unit|Selector3~0_combout\);

-- Location: FF_X43_Y38_N29
\control_unit|CS.MA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.MA~q\);

-- Location: LCCOMB_X43_Y38_N24
\control_unit|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector18~1_combout\ = (\control_unit|Selector18~0_combout\) # ((\control_unit|CS.MA~q\) # ((\control_unit|Equal4~2_combout\ & \control_unit|CS.LR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~0_combout\,
	datab => \control_unit|CS.MA~q\,
	datac => \control_unit|Equal4~2_combout\,
	datad => \control_unit|CS.LR~q\,
	combout => \control_unit|Selector18~1_combout\);

-- Location: LCCOMB_X43_Y38_N26
\control_unit|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector18~2_combout\ = (\control_unit|CS.SM~q\ & ((\control_unit|Equal12~1_combout\) # ((\control_unit|Selector18~1_combout\ & \datapath_unit|ir|lower_reg|s_data_out\(15))))) # (!\control_unit|CS.SM~q\ & (\control_unit|Selector18~1_combout\ 
-- & (\datapath_unit|ir|lower_reg|s_data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.SM~q\,
	datab => \control_unit|Selector18~1_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datad => \control_unit|Equal12~1_combout\,
	combout => \control_unit|Selector18~2_combout\);

-- Location: LCCOMB_X43_Y42_N2
\datapath_unit|s_m_addr_mux_output[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[13]~5_combout\ = (\control_unit|Selector17~1_combout\ & (((\control_unit|Selector18~2_combout\)))) # (!\control_unit|Selector17~1_combout\ & ((\control_unit|Selector18~2_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(13))) # (!\control_unit|Selector18~2_combout\ & ((\datapath_unit|PC|s_data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(13),
	datac => \control_unit|Selector18~2_combout\,
	datad => \datapath_unit|PC|s_data_out\(13),
	combout => \datapath_unit|s_m_addr_mux_output[13]~5_combout\);

-- Location: LCCOMB_X43_Y42_N4
\datapath_unit|s_m_addr_mux_output[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[13]~6_combout\ = (\control_unit|Selector17~1_combout\ & ((\datapath_unit|s_m_addr_mux_output[13]~5_combout\ & (\datapath_unit|regfile|data_out_b[0]~16_combout\)) # (!\datapath_unit|s_m_addr_mux_output[13]~5_combout\ & 
-- ((\datapath_unit|regfile|data_out_a[13]~144_combout\))))) # (!\control_unit|Selector17~1_combout\ & (\datapath_unit|s_m_addr_mux_output[13]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector17~1_combout\,
	datab => \datapath_unit|s_m_addr_mux_output[13]~5_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	datad => \datapath_unit|regfile|data_out_a[13]~144_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[13]~6_combout\);

-- Location: LCCOMB_X42_Y46_N10
\datapath_unit|s_m_addr_mux_output[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[13]~7_combout\ = (!\control_unit|m_addr_sel[2]~2_combout\ & \datapath_unit|s_m_addr_mux_output[13]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \control_unit|m_addr_sel[2]~2_combout\,
	datad => \datapath_unit|s_m_addr_mux_output[13]~6_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[13]~7_combout\);

-- Location: FF_X42_Y46_N11
\datapath_unit|memory|ram_a|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_m_addr_mux_output[13]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X39_Y42_N4
\datapath_unit|s_m_data_mux_output[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[13]~7_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & (\datapath_unit|PC|s_data_out\(13))) # (!\control_unit|Selector20~0_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|PC|s_data_out\(13),
	datac => \datapath_unit|ir|upper_reg|s_data_out\(13),
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[13]~7_combout\);

-- Location: LCCOMB_X39_Y42_N10
\datapath_unit|s_m_data_mux_output[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[13]~8_combout\ = (\datapath_unit|s_m_data_mux_output[13]~7_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|s_m_data_mux_output[1]~0_combout\ & \datapath_unit|regfile|data_out_b[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|s_m_data_mux_output[13]~7_combout\,
	datac => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	combout => \datapath_unit|s_m_data_mux_output[13]~8_combout\);

-- Location: M9K_X78_Y31_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y38_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F80018A27E20001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1065w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1092w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y39_N16
\datapath_unit|memory|ram_a|auto_generated|mux3|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0)) # 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a45~portbdataout\)))) # (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a13~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a13~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a45~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\);

-- Location: LCCOMB_X46_Y39_N2
\datapath_unit|memory|ram_a|auto_generated|mux3|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a61~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a29~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a61~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a29~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~17_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\);

-- Location: M9K_X15_Y36_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1122w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y39_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a93~portbdataout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a77~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a77~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a93~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\);

-- Location: M9K_X51_Y28_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1132w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y39_N30
\datapath_unit|memory|ram_a|auto_generated|mux3|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\ & 
-- (\datapath_unit|memory|ram_a|auto_generated|ram_block1a125~portbdataout\)) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a109~portbdataout\))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~15_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a125~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a109~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\);

-- Location: LCCOMB_X42_Y42_N0
\datapath_unit|memory|ram_a|auto_generated|mux3|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~19_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~18_combout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|mux3|_~16_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~19_combout\);

-- Location: FF_X42_Y42_N1
\datapath_unit|ir|lower_reg|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~19_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(13));

-- Location: LCCOMB_X42_Y42_N16
\control_unit|wr_DPCR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|wr_DPCR~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(12) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (\datapath_unit|ir|lower_reg|s_data_out\(11) & \datapath_unit|ir|lower_reg|s_data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(12),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(13),
	combout => \control_unit|wr_DPCR~0_combout\);

-- Location: LCCOMB_X46_Y41_N26
\control_unit|NS.IF2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|NS.IF2~0_combout\ = (\control_unit|CS.ID1~q\ & (\datapath_unit|ir|lower_reg|s_data_out\(15) $ (\datapath_unit|ir|lower_reg|s_data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datad => \control_unit|CS.ID1~q\,
	combout => \control_unit|NS.IF2~0_combout\);

-- Location: FF_X46_Y41_N27
\control_unit|CS.IF2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|NS.IF2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.IF2~q\);

-- Location: FF_X46_Y41_N21
\control_unit|CS.ID2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \control_unit|CS.IF2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.ID2~q\);

-- Location: LCCOMB_X46_Y41_N18
\control_unit|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Mux8~0_combout\ = (\control_unit|Equal9~0_combout\ & (\control_unit|Equal4~0_combout\ & (\control_unit|Equal4~1_combout\ & !\datapath_unit|ir|lower_reg|s_data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal9~0_combout\,
	datab => \control_unit|Equal4~0_combout\,
	datac => \control_unit|Equal4~1_combout\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Mux8~0_combout\);

-- Location: LCCOMB_X46_Y41_N12
\control_unit|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector1~5_combout\ = (\control_unit|CS.ID2~q\ & (!\control_unit|Mux8~0_combout\ & ((\datapath_unit|ir|lower_reg|s_data_out\(9)) # (!\control_unit|wr_DPCR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \control_unit|wr_DPCR~0_combout\,
	datac => \control_unit|CS.ID2~q\,
	datad => \control_unit|Mux8~0_combout\,
	combout => \control_unit|Selector1~5_combout\);

-- Location: LCCOMB_X42_Y38_N8
\control_unit|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal5~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(9) & (!\datapath_unit|ir|lower_reg|s_data_out\(11) & \control_unit|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datad => \control_unit|Equal4~1_combout\,
	combout => \control_unit|Equal5~0_combout\);

-- Location: LCCOMB_X43_Y38_N12
\control_unit|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector4~4_combout\ = (\control_unit|Selector1~5_combout\ & ((\control_unit|Equal12~1_combout\) # ((\control_unit|Equal5~0_combout\)))) # (!\control_unit|Selector1~5_combout\ & (((\control_unit|Selector4~2_combout\ & 
-- \control_unit|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal12~1_combout\,
	datab => \control_unit|Selector1~5_combout\,
	datac => \control_unit|Selector4~2_combout\,
	datad => \control_unit|Equal5~0_combout\,
	combout => \control_unit|Selector4~4_combout\);

-- Location: FF_X43_Y38_N13
\control_unit|CS.SM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.SM~q\);

-- Location: LCCOMB_X45_Y41_N6
\control_unit|NS.NOOP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|NS.NOOP~0_combout\ = (\control_unit|Selector4~2_combout\ & (\control_unit|reset_ER~0_combout\ & (\datapath_unit|ir|lower_reg|s_data_out\(10) & !\datapath_unit|ir|lower_reg|s_data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector4~2_combout\,
	datab => \control_unit|reset_ER~0_combout\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|NS.NOOP~0_combout\);

-- Location: FF_X45_Y41_N7
\control_unit|CS.NOOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|NS.NOOP~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.NOOP~q\);

-- Location: LCCOMB_X45_Y41_N12
\control_unit|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector6~0_combout\ = (!\control_unit|CS.JP~q\ & (!\control_unit|CS.SM~q\ & (!\control_unit|CS.EX~q\ & !\control_unit|CS.NOOP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.JP~q\,
	datab => \control_unit|CS.SM~q\,
	datac => \control_unit|CS.EX~q\,
	datad => \control_unit|CS.NOOP~q\,
	combout => \control_unit|Selector6~0_combout\);

-- Location: LCCOMB_X43_Y45_N0
\control_unit|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Selector6~1_combout\ = (\datapath_unit|DPRR|s_data_out\(1) & ((\control_unit|CS.LR~q\) # (!\control_unit|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|CS.LR~q\,
	datac => \datapath_unit|DPRR|s_data_out\(1),
	datad => \control_unit|Selector6~0_combout\,
	combout => \control_unit|Selector6~1_combout\);

-- Location: FF_X43_Y45_N1
\control_unit|CS.DS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control_unit|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control_unit|CS.DS~q\);

-- Location: LCCOMB_X43_Y45_N22
\control_unit|m_addr_sel[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|m_addr_sel[2]~2_combout\ = (\control_unit|CS.DS~q\ & ((\datapath_unit|ir|lower_reg|s_data_out\(8)) # ((\datapath_unit|ir|lower_reg|s_data_out\(9)) # (!\control_unit|wr_DPCR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \control_unit|CS.DS~q\,
	datac => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datad => \control_unit|wr_DPCR~0_combout\,
	combout => \control_unit|m_addr_sel[2]~2_combout\);

-- Location: LCCOMB_X41_Y46_N22
\datapath_unit|s_m_addr_mux_output[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[15]~0_combout\ = (\control_unit|Selector18~2_combout\ & (((\control_unit|Selector17~1_combout\)))) # (!\control_unit|Selector18~2_combout\ & ((\control_unit|Selector17~1_combout\ & 
-- (\datapath_unit|regfile|data_out_a[15]~164_combout\)) # (!\control_unit|Selector17~1_combout\ & ((\datapath_unit|PC|s_data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~2_combout\,
	datab => \datapath_unit|regfile|data_out_a[15]~164_combout\,
	datac => \control_unit|Selector17~1_combout\,
	datad => \datapath_unit|PC|s_data_out\(15),
	combout => \datapath_unit|s_m_addr_mux_output[15]~0_combout\);

-- Location: LCCOMB_X41_Y46_N0
\datapath_unit|s_m_addr_mux_output[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[15]~1_combout\ = (\control_unit|Selector18~2_combout\ & ((\datapath_unit|s_m_addr_mux_output[15]~0_combout\ & ((\datapath_unit|regfile|data_out_b[0]~18_combout\))) # (!\datapath_unit|s_m_addr_mux_output[15]~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(15))))) # (!\control_unit|Selector18~2_combout\ & (((\datapath_unit|s_m_addr_mux_output[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector18~2_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(15),
	datac => \datapath_unit|s_m_addr_mux_output[15]~0_combout\,
	datad => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[15]~1_combout\);

-- Location: LCCOMB_X42_Y46_N20
\datapath_unit|s_m_addr_mux_output[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_addr_mux_output[15]~2_combout\ = (!\control_unit|m_addr_sel[2]~2_combout\ & \datapath_unit|s_m_addr_mux_output[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \control_unit|m_addr_sel[2]~2_combout\,
	datac => \datapath_unit|s_m_addr_mux_output[15]~1_combout\,
	combout => \datapath_unit|s_m_addr_mux_output[15]~2_combout\);

-- Location: FF_X42_Y46_N21
\datapath_unit|memory|ram_a|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_m_addr_mux_output[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X43_Y43_N14
\datapath_unit|s_m_data_mux_output[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[11]~3_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & (\datapath_unit|PC|s_data_out\(11))) # (!\control_unit|Selector20~0_combout\ & 
-- ((\datapath_unit|ir|upper_reg|s_data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \datapath_unit|PC|s_data_out\(11),
	datac => \datapath_unit|ir|upper_reg|s_data_out\(11),
	datad => \control_unit|Selector20~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[11]~3_combout\);

-- Location: LCCOMB_X43_Y43_N10
\datapath_unit|s_m_data_mux_output[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[11]~4_combout\ = (\datapath_unit|s_m_data_mux_output[11]~3_combout\) # ((\datapath_unit|s_m_data_mux_output[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~14_combout\ & !\control_unit|Selector20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	datab => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	datac => \datapath_unit|s_m_data_mux_output[11]~3_combout\,
	datad => \control_unit|Selector20~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[11]~4_combout\);

-- Location: M9K_X51_Y53_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1142w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1112w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y37_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a91~portbdataout\)) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a75~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a91~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a75~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\);

-- Location: LCCOMB_X41_Y37_N30
\datapath_unit|memory|ram_a|auto_generated|mux3|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\ & 
-- ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a123~portbdataout\))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\ & (\datapath_unit|memory|ram_a|auto_generated|ram_block1a107~portbdataout\)))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1) & (((\datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|ram_block1a107~portbdataout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(1),
	datac => \datapath_unit|memory|ram_a|auto_generated|ram_block1a123~portbdataout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~5_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\);

-- Location: LCCOMB_X42_Y42_N8
\datapath_unit|memory|ram_a|auto_generated|mux3|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~9_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~8_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~6_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~9_combout\);

-- Location: FF_X42_Y42_N9
\datapath_unit|ir|lower_reg|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|memory|ram_a|auto_generated|mux3|_~9_combout\,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(11));

-- Location: LCCOMB_X42_Y38_N2
\control_unit|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal6~0_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(10) & \datapath_unit|ir|lower_reg|s_data_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Equal6~0_combout\);

-- Location: LCCOMB_X42_Y38_N22
\control_unit|pc_src[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|pc_src[1]~0_combout\ = (\control_unit|Equal9~0_combout\) # (((!\control_unit|CS.JP~q\) # (!\control_unit|Equal6~1_combout\)) # (!\control_unit|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Equal9~0_combout\,
	datab => \control_unit|Equal6~0_combout\,
	datac => \control_unit|Equal6~1_combout\,
	datad => \control_unit|CS.JP~q\,
	combout => \control_unit|pc_src[1]~0_combout\);

-- Location: LCCOMB_X38_Y43_N28
\datapath_unit|PC|s_data_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|PC|s_data_out[10]~10_combout\ = (\control_unit|pc_src[1]~0_combout\ & ((\datapath_unit|alu_component|Mux6~3_combout\))) # (!\control_unit|pc_src[1]~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	datab => \control_unit|pc_src[1]~0_combout\,
	datad => \datapath_unit|alu_component|Mux6~3_combout\,
	combout => \datapath_unit|PC|s_data_out[10]~10_combout\);

-- Location: FF_X38_Y43_N29
\datapath_unit|PC|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|PC|s_data_out[10]~10_combout\,
	asdata => \datapath_unit|ir|upper_reg|s_data_out\(10),
	sload => \control_unit|pc_src[0]~2_combout\,
	ena => \datapath_unit|s_pc_wr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|PC|s_data_out\(10));

-- Location: LCCOMB_X38_Y43_N16
\datapath_unit|s_m_data_mux_output[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[10]~5_combout\ = (!\datapath_unit|s_m_data_mux_output[1]~0_combout\ & ((\control_unit|Selector20~0_combout\ & ((\datapath_unit|PC|s_data_out\(10)))) # (!\control_unit|Selector20~0_combout\ & 
-- (\datapath_unit|ir|upper_reg|s_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(10),
	datab => \datapath_unit|PC|s_data_out\(10),
	datac => \control_unit|Selector20~0_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[10]~5_combout\);

-- Location: LCCOMB_X38_Y43_N18
\datapath_unit|s_m_data_mux_output[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_m_data_mux_output[10]~6_combout\ = (\datapath_unit|s_m_data_mux_output[10]~5_combout\) # ((!\control_unit|Selector20~0_combout\ & (\datapath_unit|regfile|data_out_b[0]~13_combout\ & \datapath_unit|s_m_data_mux_output[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|Selector20~0_combout\,
	datab => \datapath_unit|s_m_data_mux_output[10]~5_combout\,
	datac => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	datad => \datapath_unit|s_m_data_mux_output[1]~0_combout\,
	combout => \datapath_unit|s_m_data_mux_output[10]~6_combout\);

-- Location: M9K_X64_Y28_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1102w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\datapath_unit|memory|ram_a|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop_datapath:datapath_unit|data_mem:memory|altsyncram:ram_a|altsyncram_lfm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_unit|memory|ram_a|auto_generated|decode2|w_anode1082w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \datapath_unit|memory|ram_a|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y39_N14
\datapath_unit|memory|ram_a|auto_generated|mux3|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\ = (\datapath_unit|memory|ram_a|auto_generated|mux3|_~12_combout\ & ((\datapath_unit|memory|ram_a|auto_generated|ram_block1a58~portbdataout\) # 
-- ((!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0))))) # (!\datapath_unit|memory|ram_a|auto_generated|mux3|_~12_combout\ & (((\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0) & 
-- \datapath_unit|memory|ram_a|auto_generated|ram_block1a26~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|mux3|_~12_combout\,
	datab => \datapath_unit|memory|ram_a|auto_generated|ram_block1a58~portbdataout\,
	datac => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(0),
	datad => \datapath_unit|memory|ram_a|auto_generated|ram_block1a26~portbdataout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\);

-- Location: LCCOMB_X38_Y39_N28
\datapath_unit|memory|ram_a|auto_generated|mux3|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|memory|ram_a|auto_generated|mux3|_~14_combout\ = (\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & ((\datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\))) # 
-- (!\datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2) & (\datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|memory|ram_a|auto_generated|address_reg_b\(2),
	datab => \datapath_unit|memory|ram_a|auto_generated|mux3|_~13_combout\,
	datad => \datapath_unit|memory|ram_a|auto_generated|mux3|_~11_combout\,
	combout => \datapath_unit|memory|ram_a|auto_generated|mux3|_~14_combout\);

-- Location: FF_X42_Y42_N3
\datapath_unit|ir|lower_reg|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath_unit|memory|ram_a|auto_generated|mux3|_~14_combout\,
	sload => VCC,
	ena => \control_unit|CS.IF1S~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|ir|lower_reg|s_data_out\(10));

-- Location: LCCOMB_X42_Y42_N6
\control_unit|reset_EOT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|reset_EOT~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(11) & (\datapath_unit|ir|lower_reg|s_data_out\(10) & (\control_unit|r_wr_d_sel[1]~0_combout\ & !\datapath_unit|ir|lower_reg|s_data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \control_unit|r_wr_d_sel[1]~0_combout\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(8),
	combout => \control_unit|reset_EOT~0_combout\);

-- Location: FF_X41_Y39_N13
\datapath_unit|EOT|s_data_out[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|EOT|s_data_out[0]~0_combout\,
	clrn => \control_unit|ALT_INV_reset_EOT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|EOT|s_data_out[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y38_N16
\control_unit|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|Equal12~0_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(10) & \datapath_unit|ir|lower_reg|s_data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(11),
	combout => \control_unit|Equal12~0_combout\);

-- Location: LCCOMB_X41_Y39_N12
\datapath_unit|EOT|s_data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|EOT|s_data_out[0]~0_combout\ = (\datapath_unit|EOT|s_data_out[0]~_Duplicate_1_q\) # ((\control_unit|r_wr_d_sel[1]~0_combout\ & \control_unit|Equal12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_wr_d_sel[1]~0_combout\,
	datac => \datapath_unit|EOT|s_data_out[0]~_Duplicate_1_q\,
	datad => \control_unit|Equal12~0_combout\,
	combout => \datapath_unit|EOT|s_data_out[0]~0_combout\);

-- Location: DDIOOUTCELL_X40_Y73_N11
\datapath_unit|EOT|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|EOT|s_data_out[0]~0_combout\,
	clrn => \control_unit|ALT_INV_reset_EOT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|EOT|s_data_out\(0));

-- Location: LCCOMB_X43_Y42_N16
\datapath_unit|s_DPCR_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[0]~0_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[0]~11_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[0]~11_combout\,
	datad => \datapath_unit|ir|upper_reg|s_data_out\(0),
	combout => \datapath_unit|s_DPCR_in[0]~0_combout\);

-- Location: LCCOMB_X46_Y41_N2
\control_unit|wr_DPCR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|wr_DPCR~1_combout\ = (!\datapath_unit|ir|lower_reg|s_data_out\(9) & (\control_unit|wr_DPCR~0_combout\ & \control_unit|CS.LR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(9),
	datab => \control_unit|wr_DPCR~0_combout\,
	datad => \control_unit|CS.LR~q\,
	combout => \control_unit|wr_DPCR~1_combout\);

-- Location: DDIOOUTCELL_X0_Y46_N25
\datapath_unit|DPCR|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[0]~0_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(0));

-- Location: LCCOMB_X43_Y44_N2
\datapath_unit|s_DPCR_in[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[1]~1_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[1]~22_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~3_combout\,
	datab => \datapath_unit|regfile|data_out_a[1]~22_combout\,
	datad => \datapath_unit|ir|upper_reg|s_data_out\(1),
	combout => \datapath_unit|s_DPCR_in[1]~1_combout\);

-- Location: DDIOOUTCELL_X0_Y44_N25
\datapath_unit|DPCR|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[1]~1_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(1));

-- Location: LCCOMB_X45_Y41_N18
\control_unit|r_rd_sel~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|r_rd_sel~3_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(15) & (\datapath_unit|ir|lower_reg|s_data_out\(14) & (\control_unit|wr_DPCR~0_combout\ & !\datapath_unit|ir|lower_reg|s_data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(15),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(14),
	datac => \control_unit|wr_DPCR~0_combout\,
	datad => \datapath_unit|ir|lower_reg|s_data_out\(9),
	combout => \control_unit|r_rd_sel~3_combout\);

-- Location: LCCOMB_X41_Y44_N8
\datapath_unit|s_DPCR_in[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[2]~2_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[2]~34_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|data_out_a[2]~34_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(2),
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[2]~2_combout\);

-- Location: DDIOOUTCELL_X33_Y73_N4
\datapath_unit|DPCR|s_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[2]~2_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(2));

-- Location: LCCOMB_X39_Y40_N20
\datapath_unit|s_DPCR_in[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[3]~3_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[3]~44_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[3]~44_combout\,
	datab => \control_unit|r_rd_sel~3_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(3),
	combout => \datapath_unit|s_DPCR_in[3]~3_combout\);

-- Location: DDIOOUTCELL_X31_Y73_N4
\datapath_unit|DPCR|s_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[3]~3_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(3));

-- Location: LCCOMB_X40_Y45_N4
\datapath_unit|s_DPCR_in[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[4]~4_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[4]~54_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(4),
	datab => \control_unit|r_rd_sel~3_combout\,
	datac => \datapath_unit|regfile|data_out_a[4]~54_combout\,
	combout => \datapath_unit|s_DPCR_in[4]~4_combout\);

-- Location: DDIOOUTCELL_X0_Y45_N25
\datapath_unit|DPCR|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[4]~4_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(4));

-- Location: LCCOMB_X41_Y40_N4
\datapath_unit|s_DPCR_in[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[5]~5_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[5]~64_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[5]~64_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(5),
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[5]~5_combout\);

-- Location: DDIOOUTCELL_X0_Y51_N18
\datapath_unit|DPCR|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[5]~5_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(5));

-- Location: LCCOMB_X38_Y42_N4
\datapath_unit|s_DPCR_in[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[6]~6_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[6]~74_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(6),
	datad => \datapath_unit|regfile|data_out_a[6]~74_combout\,
	combout => \datapath_unit|s_DPCR_in[6]~6_combout\);

-- Location: DDIOOUTCELL_X33_Y73_N11
\datapath_unit|DPCR|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[6]~6_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(6));

-- Location: LCCOMB_X38_Y39_N24
\datapath_unit|s_DPCR_in[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[7]~7_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[7]~84_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[7]~84_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(7),
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[7]~7_combout\);

-- Location: DDIOOUTCELL_X35_Y73_N25
\datapath_unit|DPCR|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[7]~7_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(7));

-- Location: LCCOMB_X38_Y45_N24
\datapath_unit|s_DPCR_in[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[8]~8_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[8]~94_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(8),
	datac => \datapath_unit|regfile|data_out_a[8]~94_combout\,
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[8]~8_combout\);

-- Location: DDIOOUTCELL_X0_Y45_N18
\datapath_unit|DPCR|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[8]~8_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(8));

-- Location: LCCOMB_X40_Y39_N28
\datapath_unit|s_DPCR_in[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[9]~9_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[9]~104_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(9),
	datac => \datapath_unit|regfile|data_out_a[9]~104_combout\,
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[9]~9_combout\);

-- Location: DDIOOUTCELL_X0_Y31_N18
\datapath_unit|DPCR|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[9]~9_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(9));

-- Location: LCCOMB_X38_Y43_N12
\datapath_unit|s_DPCR_in[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[10]~10_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[10]~114_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(10),
	datac => \datapath_unit|regfile|data_out_a[10]~114_combout\,
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[10]~10_combout\);

-- Location: DDIOOUTCELL_X31_Y73_N11
\datapath_unit|DPCR|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[10]~10_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(10));

-- Location: LCCOMB_X43_Y43_N22
\datapath_unit|s_DPCR_in[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[11]~11_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[11]~124_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(11),
	datad => \datapath_unit|regfile|data_out_a[11]~124_combout\,
	combout => \datapath_unit|s_DPCR_in[11]~11_combout\);

-- Location: DDIOOUTCELL_X35_Y73_N18
\datapath_unit|DPCR|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[11]~11_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(11));

-- Location: LCCOMB_X40_Y44_N20
\datapath_unit|s_DPCR_in[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[12]~12_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[12]~134_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath_unit|regfile|data_out_a[12]~134_combout\,
	datac => \datapath_unit|ir|upper_reg|s_data_out\(12),
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[12]~12_combout\);

-- Location: DDIOOUTCELL_X0_Y44_N4
\datapath_unit|DPCR|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[12]~12_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(12));

-- Location: LCCOMB_X43_Y42_N14
\datapath_unit|s_DPCR_in[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[13]~13_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[13]~144_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_rd_sel~3_combout\,
	datab => \datapath_unit|ir|upper_reg|s_data_out\(13),
	datad => \datapath_unit|regfile|data_out_a[13]~144_combout\,
	combout => \datapath_unit|s_DPCR_in[13]~13_combout\);

-- Location: DDIOOUTCELL_X38_Y73_N4
\datapath_unit|DPCR|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[13]~13_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(13));

-- Location: LCCOMB_X41_Y42_N12
\datapath_unit|s_DPCR_in[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[14]~14_combout\ = (\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|regfile|data_out_a[14]~154_combout\)) # (!\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|ir|upper_reg|s_data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|regfile|data_out_a[14]~154_combout\,
	datab => \control_unit|r_rd_sel~3_combout\,
	datad => \datapath_unit|ir|upper_reg|s_data_out\(14),
	combout => \datapath_unit|s_DPCR_in[14]~14_combout\);

-- Location: DDIOOUTCELL_X38_Y73_N25
\datapath_unit|DPCR|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[14]~14_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(14));

-- Location: LCCOMB_X40_Y46_N6
\datapath_unit|s_DPCR_in[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath_unit|s_DPCR_in[15]~15_combout\ = (\control_unit|r_rd_sel~3_combout\ & ((\datapath_unit|regfile|data_out_a[15]~164_combout\))) # (!\control_unit|r_rd_sel~3_combout\ & (\datapath_unit|ir|upper_reg|s_data_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|upper_reg|s_data_out\(15),
	datac => \datapath_unit|regfile|data_out_a[15]~164_combout\,
	datad => \control_unit|r_rd_sel~3_combout\,
	combout => \datapath_unit|s_DPCR_in[15]~15_combout\);

-- Location: DDIOOUTCELL_X0_Y46_N18
\datapath_unit|DPCR|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|s_DPCR_in[15]~15_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(15));

-- Location: DDIOOUTCELL_X29_Y73_N4
\datapath_unit|DPCR|s_data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(16));

-- Location: DDIOOUTCELL_X20_Y73_N18
\datapath_unit|DPCR|s_data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(17));

-- Location: DDIOOUTCELL_X20_Y73_N4
\datapath_unit|DPCR|s_data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(18));

-- Location: DDIOOUTCELL_X23_Y73_N18
\datapath_unit|DPCR|s_data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(19));

-- Location: DDIOOUTCELL_X35_Y0_N25
\datapath_unit|DPCR|s_data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(20));

-- Location: DDIOOUTCELL_X33_Y0_N4
\datapath_unit|DPCR|s_data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(21));

-- Location: DDIOOUTCELL_X0_Y47_N4
\datapath_unit|DPCR|s_data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(22));

-- Location: DDIOOUTCELL_X13_Y73_N11
\datapath_unit|DPCR|s_data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(23));

-- Location: DDIOOUTCELL_X0_Y49_N4
\datapath_unit|DPCR|s_data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(24));

-- Location: DDIOOUTCELL_X13_Y73_N25
\datapath_unit|DPCR|s_data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(25));

-- Location: DDIOOUTCELL_X35_Y0_N18
\datapath_unit|DPCR|s_data_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(26));

-- Location: DDIOOUTCELL_X45_Y0_N25
\datapath_unit|DPCR|s_data_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(27));

-- Location: DDIOOUTCELL_X23_Y73_N4
\datapath_unit|DPCR|s_data_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(28));

-- Location: DDIOOUTCELL_X13_Y73_N4
\datapath_unit|DPCR|s_data_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(29));

-- Location: DDIOOUTCELL_X0_Y52_N4
\datapath_unit|DPCR|s_data_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(30));

-- Location: DDIOOUTCELL_X0_Y49_N11
\datapath_unit|DPCR|s_data_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	ena => \control_unit|wr_DPCR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|DPCR|s_data_out\(31));

-- Location: LCCOMB_X42_Y39_N28
\control_unit|wr_SVOP~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|wr_SVOP~2_combout\ = (\datapath_unit|ir|lower_reg|s_data_out\(8) & (\datapath_unit|ir|lower_reg|s_data_out\(11) & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & \control_unit|r_wr_d_sel[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_unit|ir|lower_reg|s_data_out\(8),
	datab => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datad => \control_unit|r_wr_d_sel[1]~0_combout\,
	combout => \control_unit|wr_SVOP~2_combout\);

-- Location: DDIOOUTCELL_X29_Y73_N11
\datapath_unit|SVOP|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(0));

-- Location: DDIOOUTCELL_X18_Y73_N25
\datapath_unit|SVOP|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(1));

-- Location: DDIOOUTCELL_X25_Y73_N25
\datapath_unit|SVOP|s_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(2));

-- Location: DDIOOUTCELL_X23_Y73_N25
\datapath_unit|SVOP|s_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(3));

-- Location: DDIOOUTCELL_X38_Y0_N11
\datapath_unit|SVOP|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(4));

-- Location: DDIOOUTCELL_X33_Y0_N11
\datapath_unit|SVOP|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(5));

-- Location: DDIOOUTCELL_X0_Y47_N25
\datapath_unit|SVOP|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(6));

-- Location: DDIOOUTCELL_X16_Y73_N18
\datapath_unit|SVOP|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(7));

-- Location: DDIOOUTCELL_X0_Y50_N18
\datapath_unit|SVOP|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(8));

-- Location: DDIOOUTCELL_X25_Y73_N18
\datapath_unit|SVOP|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(9));

-- Location: DDIOOUTCELL_X38_Y0_N4
\datapath_unit|SVOP|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(10));

-- Location: DDIOOUTCELL_X42_Y0_N25
\datapath_unit|SVOP|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(11));

-- Location: DDIOOUTCELL_X23_Y73_N11
\datapath_unit|SVOP|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(12));

-- Location: DDIOOUTCELL_X16_Y73_N4
\datapath_unit|SVOP|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(13));

-- Location: DDIOOUTCELL_X0_Y52_N18
\datapath_unit|SVOP|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(14));

-- Location: DDIOOUTCELL_X0_Y50_N25
\datapath_unit|SVOP|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	ena => \control_unit|wr_SVOP~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SVOP|s_data_out\(15));

-- Location: LCCOMB_X42_Y38_N0
\control_unit|wr_SOP~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \control_unit|wr_SOP~3_combout\ = (\control_unit|r_wr_d_sel[1]~0_combout\ & (!\datapath_unit|ir|lower_reg|s_data_out\(10) & (\datapath_unit|ir|lower_reg|s_data_out\(11) & !\datapath_unit|ir|lower_reg|s_data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_unit|r_wr_d_sel[1]~0_combout\,
	datab => \datapath_unit|ir|lower_reg|s_data_out\(10),
	datac => \datapath_unit|ir|lower_reg|s_data_out\(11),
	datad => \datapath_unit|ir|lower_reg|s_data_out\(8),
	combout => \control_unit|wr_SOP~3_combout\);

-- Location: DDIOOUTCELL_X27_Y73_N11
\datapath_unit|SOP|s_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~3_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(0));

-- Location: DDIOOUTCELL_X20_Y73_N25
\datapath_unit|SOP|s_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~4_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(1));

-- Location: DDIOOUTCELL_X20_Y73_N11
\datapath_unit|SOP|s_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~5_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(2));

-- Location: DDIOOUTCELL_X27_Y73_N18
\datapath_unit|SOP|s_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~6_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(3));

-- Location: DDIOOUTCELL_X40_Y0_N25
\datapath_unit|SOP|s_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~7_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(4));

-- Location: DDIOOUTCELL_X31_Y0_N4
\datapath_unit|SOP|s_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~8_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(5));

-- Location: DDIOOUTCELL_X0_Y47_N18
\datapath_unit|SOP|s_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~9_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(6));

-- Location: DDIOOUTCELL_X16_Y73_N25
\datapath_unit|SOP|s_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~10_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(7));

-- Location: DDIOOUTCELL_X0_Y48_N11
\datapath_unit|SOP|s_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~11_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(8));

-- Location: DDIOOUTCELL_X13_Y73_N18
\datapath_unit|SOP|s_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~12_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(9));

-- Location: DDIOOUTCELL_X40_Y0_N18
\datapath_unit|SOP|s_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~13_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(10));

-- Location: DDIOOUTCELL_X42_Y0_N18
\datapath_unit|SOP|s_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~14_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(11));

-- Location: DDIOOUTCELL_X27_Y73_N25
\datapath_unit|SOP|s_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~15_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(12));

-- Location: DDIOOUTCELL_X16_Y73_N11
\datapath_unit|SOP|s_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~16_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(13));

-- Location: DDIOOUTCELL_X0_Y52_N25
\datapath_unit|SOP|s_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~17_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(14));

-- Location: DDIOOUTCELL_X0_Y48_N4
\datapath_unit|SOP|s_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath_unit|regfile|data_out_b[0]~18_combout\,
	ena => \control_unit|wr_SOP~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_unit|SOP|s_data_out\(15));

-- Location: IOIBUF_X115_Y37_N8
\DPRR_in[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(2),
	o => \DPRR_in[2]~input_o\);

-- Location: IOIBUF_X115_Y37_N1
\DPRR_in[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(3),
	o => \DPRR_in[3]~input_o\);

-- Location: IOIBUF_X74_Y0_N8
\DPRR_in[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(4),
	o => \DPRR_in[4]~input_o\);

-- Location: IOIBUF_X9_Y73_N1
\DPRR_in[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(5),
	o => \DPRR_in[5]~input_o\);

-- Location: IOIBUF_X65_Y0_N8
\DPRR_in[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(6),
	o => \DPRR_in[6]~input_o\);

-- Location: IOIBUF_X115_Y36_N1
\DPRR_in[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(7),
	o => \DPRR_in[7]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\DPRR_in[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(8),
	o => \DPRR_in[8]~input_o\);

-- Location: IOIBUF_X98_Y0_N15
\DPRR_in[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(9),
	o => \DPRR_in[9]~input_o\);

-- Location: IOIBUF_X23_Y0_N15
\DPRR_in[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(10),
	o => \DPRR_in[10]~input_o\);

-- Location: IOIBUF_X115_Y29_N1
\DPRR_in[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(11),
	o => \DPRR_in[11]~input_o\);

-- Location: IOIBUF_X115_Y55_N22
\DPRR_in[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(24),
	o => \DPRR_in[24]~input_o\);

-- Location: IOIBUF_X11_Y0_N8
\DPRR_in[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(25),
	o => \DPRR_in[25]~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\DPRR_in[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(26),
	o => \DPRR_in[26]~input_o\);

-- Location: IOIBUF_X54_Y73_N8
\DPRR_in[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(27),
	o => \DPRR_in[27]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\DPRR_in[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(28),
	o => \DPRR_in[28]~input_o\);

-- Location: IOIBUF_X87_Y73_N8
\DPRR_in[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(29),
	o => \DPRR_in[29]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\DPRR_in[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DPRR_in(30),
	o => \DPRR_in[30]~input_o\);

ww_EOT_out <= \EOT_out~output_o\;

ww_DPCR_out(0) <= \DPCR_out[0]~output_o\;

ww_DPCR_out(1) <= \DPCR_out[1]~output_o\;

ww_DPCR_out(2) <= \DPCR_out[2]~output_o\;

ww_DPCR_out(3) <= \DPCR_out[3]~output_o\;

ww_DPCR_out(4) <= \DPCR_out[4]~output_o\;

ww_DPCR_out(5) <= \DPCR_out[5]~output_o\;

ww_DPCR_out(6) <= \DPCR_out[6]~output_o\;

ww_DPCR_out(7) <= \DPCR_out[7]~output_o\;

ww_DPCR_out(8) <= \DPCR_out[8]~output_o\;

ww_DPCR_out(9) <= \DPCR_out[9]~output_o\;

ww_DPCR_out(10) <= \DPCR_out[10]~output_o\;

ww_DPCR_out(11) <= \DPCR_out[11]~output_o\;

ww_DPCR_out(12) <= \DPCR_out[12]~output_o\;

ww_DPCR_out(13) <= \DPCR_out[13]~output_o\;

ww_DPCR_out(14) <= \DPCR_out[14]~output_o\;

ww_DPCR_out(15) <= \DPCR_out[15]~output_o\;

ww_DPCR_out(16) <= \DPCR_out[16]~output_o\;

ww_DPCR_out(17) <= \DPCR_out[17]~output_o\;

ww_DPCR_out(18) <= \DPCR_out[18]~output_o\;

ww_DPCR_out(19) <= \DPCR_out[19]~output_o\;

ww_DPCR_out(20) <= \DPCR_out[20]~output_o\;

ww_DPCR_out(21) <= \DPCR_out[21]~output_o\;

ww_DPCR_out(22) <= \DPCR_out[22]~output_o\;

ww_DPCR_out(23) <= \DPCR_out[23]~output_o\;

ww_DPCR_out(24) <= \DPCR_out[24]~output_o\;

ww_DPCR_out(25) <= \DPCR_out[25]~output_o\;

ww_DPCR_out(26) <= \DPCR_out[26]~output_o\;

ww_DPCR_out(27) <= \DPCR_out[27]~output_o\;

ww_DPCR_out(28) <= \DPCR_out[28]~output_o\;

ww_DPCR_out(29) <= \DPCR_out[29]~output_o\;

ww_DPCR_out(30) <= \DPCR_out[30]~output_o\;

ww_DPCR_out(31) <= \DPCR_out[31]~output_o\;

ww_SVOP_out(0) <= \SVOP_out[0]~output_o\;

ww_SVOP_out(1) <= \SVOP_out[1]~output_o\;

ww_SVOP_out(2) <= \SVOP_out[2]~output_o\;

ww_SVOP_out(3) <= \SVOP_out[3]~output_o\;

ww_SVOP_out(4) <= \SVOP_out[4]~output_o\;

ww_SVOP_out(5) <= \SVOP_out[5]~output_o\;

ww_SVOP_out(6) <= \SVOP_out[6]~output_o\;

ww_SVOP_out(7) <= \SVOP_out[7]~output_o\;

ww_SVOP_out(8) <= \SVOP_out[8]~output_o\;

ww_SVOP_out(9) <= \SVOP_out[9]~output_o\;

ww_SVOP_out(10) <= \SVOP_out[10]~output_o\;

ww_SVOP_out(11) <= \SVOP_out[11]~output_o\;

ww_SVOP_out(12) <= \SVOP_out[12]~output_o\;

ww_SVOP_out(13) <= \SVOP_out[13]~output_o\;

ww_SVOP_out(14) <= \SVOP_out[14]~output_o\;

ww_SVOP_out(15) <= \SVOP_out[15]~output_o\;

ww_SOP_out(0) <= \SOP_out[0]~output_o\;

ww_SOP_out(1) <= \SOP_out[1]~output_o\;

ww_SOP_out(2) <= \SOP_out[2]~output_o\;

ww_SOP_out(3) <= \SOP_out[3]~output_o\;

ww_SOP_out(4) <= \SOP_out[4]~output_o\;

ww_SOP_out(5) <= \SOP_out[5]~output_o\;

ww_SOP_out(6) <= \SOP_out[6]~output_o\;

ww_SOP_out(7) <= \SOP_out[7]~output_o\;

ww_SOP_out(8) <= \SOP_out[8]~output_o\;

ww_SOP_out(9) <= \SOP_out[9]~output_o\;

ww_SOP_out(10) <= \SOP_out[10]~output_o\;

ww_SOP_out(11) <= \SOP_out[11]~output_o\;

ww_SOP_out(12) <= \SOP_out[12]~output_o\;

ww_SOP_out(13) <= \SOP_out[13]~output_o\;

ww_SOP_out(14) <= \SOP_out[14]~output_o\;

ww_SOP_out(15) <= \SOP_out[15]~output_o\;
END structure;


