
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001599c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008c00  08015c40  08015c40  00025c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e840  0801e840  00051800  2**0
                  CONTENTS
  4 .ARM          00000008  0801e840  0801e840  0002e840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e848  0801e848  00051800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e848  0801e848  0002e848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e84c  0801e84c  0002e84c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000524  24000000  0801e850  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cd18  24000540  0801ed74  00030540  2**5
                  ALLOC
 10 ._user_heap_stack 00000840  2400d258  0801ed74  0003d258  2**0
                  ALLOC
 11 .dtcm         00011800  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00051800  2**0
                  CONTENTS, READONLY
 13 .debug_line   0004a724  00000000  00000000  0005182e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0004f5b1  00000000  00000000  0009bf52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008b4f  00000000  00000000  000eb503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001d28  00000000  00000000  000f4058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00198e67  00000000  00000000  000f5d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    0003ce0a  00000000  00000000  0028ebe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_ranges 00007a40  00000000  00000000  002cb9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000ab73  00000000  00000000  002d3438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  002ddfab  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000076ec  00000000  00000000  002ddffc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000540 	.word	0x24000540
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015c24 	.word	0x08015c24

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000544 	.word	0x24000544
 80002dc:	08015c24 	.word	0x08015c24

080002e0 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80002e0:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80002e2:	2b01      	cmp	r3, #1
	IT       LS
 80002e4:	bf98      	it	ls
	BXLS     lr
 80002e6:	4770      	bxls	lr
	PUSH     {r4-r9}
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80002ec:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002f8:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80002fe:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000300:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000302:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000304:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800030e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000314:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000318:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800031c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000320:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800032a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800033c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800033e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000340:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800034a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800034c:	2b01      	cmp	r3, #1
	IT       LS
 800034e:	bf98      	it	ls
	BXLS     lr
 8000350:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000356:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000362:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000380:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000386:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800038a:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800038e:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000392:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 8000394:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000396:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
	POP      {r4-r9}
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800039e:	4770      	bx	lr

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <memchr>:
 80003b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003b4:	2a10      	cmp	r2, #16
 80003b6:	db2b      	blt.n	8000410 <memchr+0x60>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	d008      	beq.n	80003d0 <memchr+0x20>
 80003be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003c2:	3a01      	subs	r2, #1
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d02d      	beq.n	8000424 <memchr+0x74>
 80003c8:	f010 0f07 	tst.w	r0, #7
 80003cc:	b342      	cbz	r2, 8000420 <memchr+0x70>
 80003ce:	d1f6      	bne.n	80003be <memchr+0xe>
 80003d0:	b4f0      	push	{r4, r5, r6, r7}
 80003d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003da:	f022 0407 	bic.w	r4, r2, #7
 80003de:	f07f 0700 	mvns.w	r7, #0
 80003e2:	2300      	movs	r3, #0
 80003e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003e8:	3c08      	subs	r4, #8
 80003ea:	ea85 0501 	eor.w	r5, r5, r1
 80003ee:	ea86 0601 	eor.w	r6, r6, r1
 80003f2:	fa85 f547 	uadd8	r5, r5, r7
 80003f6:	faa3 f587 	sel	r5, r3, r7
 80003fa:	fa86 f647 	uadd8	r6, r6, r7
 80003fe:	faa5 f687 	sel	r6, r5, r7
 8000402:	b98e      	cbnz	r6, 8000428 <memchr+0x78>
 8000404:	d1ee      	bne.n	80003e4 <memchr+0x34>
 8000406:	bcf0      	pop	{r4, r5, r6, r7}
 8000408:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800040c:	f002 0207 	and.w	r2, r2, #7
 8000410:	b132      	cbz	r2, 8000420 <memchr+0x70>
 8000412:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000416:	3a01      	subs	r2, #1
 8000418:	ea83 0301 	eor.w	r3, r3, r1
 800041c:	b113      	cbz	r3, 8000424 <memchr+0x74>
 800041e:	d1f8      	bne.n	8000412 <memchr+0x62>
 8000420:	2000      	movs	r0, #0
 8000422:	4770      	bx	lr
 8000424:	3801      	subs	r0, #1
 8000426:	4770      	bx	lr
 8000428:	2d00      	cmp	r5, #0
 800042a:	bf06      	itte	eq
 800042c:	4635      	moveq	r5, r6
 800042e:	3803      	subeq	r0, #3
 8000430:	3807      	subne	r0, #7
 8000432:	f015 0f01 	tst.w	r5, #1
 8000436:	d107      	bne.n	8000448 <memchr+0x98>
 8000438:	3001      	adds	r0, #1
 800043a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800043e:	bf02      	ittt	eq
 8000440:	3001      	addeq	r0, #1
 8000442:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000446:	3001      	addeq	r0, #1
 8000448:	bcf0      	pop	{r4, r5, r6, r7}
 800044a:	3801      	subs	r0, #1
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b974 	b.w	8000750 <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9d08      	ldr	r5, [sp, #32]
 8000486:	4604      	mov	r4, r0
 8000488:	468e      	mov	lr, r1
 800048a:	2b00      	cmp	r3, #0
 800048c:	d14d      	bne.n	800052a <__udivmoddi4+0xaa>
 800048e:	428a      	cmp	r2, r1
 8000490:	4694      	mov	ip, r2
 8000492:	d969      	bls.n	8000568 <__udivmoddi4+0xe8>
 8000494:	fab2 f282 	clz	r2, r2
 8000498:	b152      	cbz	r2, 80004b0 <__udivmoddi4+0x30>
 800049a:	fa01 f302 	lsl.w	r3, r1, r2
 800049e:	f1c2 0120 	rsb	r1, r2, #32
 80004a2:	fa20 f101 	lsr.w	r1, r0, r1
 80004a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80004aa:	ea41 0e03 	orr.w	lr, r1, r3
 80004ae:	4094      	lsls	r4, r2
 80004b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b4:	0c21      	lsrs	r1, r4, #16
 80004b6:	fbbe f6f8 	udiv	r6, lr, r8
 80004ba:	fa1f f78c 	uxth.w	r7, ip
 80004be:	fb08 e316 	mls	r3, r8, r6, lr
 80004c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80004c6:	fb06 f107 	mul.w	r1, r6, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d90a      	bls.n	80004e4 <__udivmoddi4+0x64>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f106 30ff 	add.w	r0, r6, #4294967295
 80004d6:	f080 811f 	bcs.w	8000718 <__udivmoddi4+0x298>
 80004da:	4299      	cmp	r1, r3
 80004dc:	f240 811c 	bls.w	8000718 <__udivmoddi4+0x298>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	1a5b      	subs	r3, r3, r1
 80004e6:	b2a4      	uxth	r4, r4
 80004e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004ec:	fb08 3310 	mls	r3, r8, r0, r3
 80004f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f4:	fb00 f707 	mul.w	r7, r0, r7
 80004f8:	42a7      	cmp	r7, r4
 80004fa:	d90a      	bls.n	8000512 <__udivmoddi4+0x92>
 80004fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000500:	f100 33ff 	add.w	r3, r0, #4294967295
 8000504:	f080 810a 	bcs.w	800071c <__udivmoddi4+0x29c>
 8000508:	42a7      	cmp	r7, r4
 800050a:	f240 8107 	bls.w	800071c <__udivmoddi4+0x29c>
 800050e:	4464      	add	r4, ip
 8000510:	3802      	subs	r0, #2
 8000512:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000516:	1be4      	subs	r4, r4, r7
 8000518:	2600      	movs	r6, #0
 800051a:	b11d      	cbz	r5, 8000524 <__udivmoddi4+0xa4>
 800051c:	40d4      	lsrs	r4, r2
 800051e:	2300      	movs	r3, #0
 8000520:	e9c5 4300 	strd	r4, r3, [r5]
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	428b      	cmp	r3, r1
 800052c:	d909      	bls.n	8000542 <__udivmoddi4+0xc2>
 800052e:	2d00      	cmp	r5, #0
 8000530:	f000 80ef 	beq.w	8000712 <__udivmoddi4+0x292>
 8000534:	2600      	movs	r6, #0
 8000536:	e9c5 0100 	strd	r0, r1, [r5]
 800053a:	4630      	mov	r0, r6
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	fab3 f683 	clz	r6, r3
 8000546:	2e00      	cmp	r6, #0
 8000548:	d14a      	bne.n	80005e0 <__udivmoddi4+0x160>
 800054a:	428b      	cmp	r3, r1
 800054c:	d302      	bcc.n	8000554 <__udivmoddi4+0xd4>
 800054e:	4282      	cmp	r2, r0
 8000550:	f200 80f9 	bhi.w	8000746 <__udivmoddi4+0x2c6>
 8000554:	1a84      	subs	r4, r0, r2
 8000556:	eb61 0303 	sbc.w	r3, r1, r3
 800055a:	2001      	movs	r0, #1
 800055c:	469e      	mov	lr, r3
 800055e:	2d00      	cmp	r5, #0
 8000560:	d0e0      	beq.n	8000524 <__udivmoddi4+0xa4>
 8000562:	e9c5 4e00 	strd	r4, lr, [r5]
 8000566:	e7dd      	b.n	8000524 <__udivmoddi4+0xa4>
 8000568:	b902      	cbnz	r2, 800056c <__udivmoddi4+0xec>
 800056a:	deff      	udf	#255	; 0xff
 800056c:	fab2 f282 	clz	r2, r2
 8000570:	2a00      	cmp	r2, #0
 8000572:	f040 8092 	bne.w	800069a <__udivmoddi4+0x21a>
 8000576:	eba1 010c 	sub.w	r1, r1, ip
 800057a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800057e:	fa1f fe8c 	uxth.w	lr, ip
 8000582:	2601      	movs	r6, #1
 8000584:	0c20      	lsrs	r0, r4, #16
 8000586:	fbb1 f3f7 	udiv	r3, r1, r7
 800058a:	fb07 1113 	mls	r1, r7, r3, r1
 800058e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000592:	fb0e f003 	mul.w	r0, lr, r3
 8000596:	4288      	cmp	r0, r1
 8000598:	d908      	bls.n	80005ac <__udivmoddi4+0x12c>
 800059a:	eb1c 0101 	adds.w	r1, ip, r1
 800059e:	f103 38ff 	add.w	r8, r3, #4294967295
 80005a2:	d202      	bcs.n	80005aa <__udivmoddi4+0x12a>
 80005a4:	4288      	cmp	r0, r1
 80005a6:	f200 80cb 	bhi.w	8000740 <__udivmoddi4+0x2c0>
 80005aa:	4643      	mov	r3, r8
 80005ac:	1a09      	subs	r1, r1, r0
 80005ae:	b2a4      	uxth	r4, r4
 80005b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80005b4:	fb07 1110 	mls	r1, r7, r0, r1
 80005b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80005bc:	fb0e fe00 	mul.w	lr, lr, r0
 80005c0:	45a6      	cmp	lr, r4
 80005c2:	d908      	bls.n	80005d6 <__udivmoddi4+0x156>
 80005c4:	eb1c 0404 	adds.w	r4, ip, r4
 80005c8:	f100 31ff 	add.w	r1, r0, #4294967295
 80005cc:	d202      	bcs.n	80005d4 <__udivmoddi4+0x154>
 80005ce:	45a6      	cmp	lr, r4
 80005d0:	f200 80bb 	bhi.w	800074a <__udivmoddi4+0x2ca>
 80005d4:	4608      	mov	r0, r1
 80005d6:	eba4 040e 	sub.w	r4, r4, lr
 80005da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80005de:	e79c      	b.n	800051a <__udivmoddi4+0x9a>
 80005e0:	f1c6 0720 	rsb	r7, r6, #32
 80005e4:	40b3      	lsls	r3, r6
 80005e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80005ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80005ee:	fa20 f407 	lsr.w	r4, r0, r7
 80005f2:	fa01 f306 	lsl.w	r3, r1, r6
 80005f6:	431c      	orrs	r4, r3
 80005f8:	40f9      	lsrs	r1, r7
 80005fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000602:	fbb1 f8f9 	udiv	r8, r1, r9
 8000606:	0c20      	lsrs	r0, r4, #16
 8000608:	fa1f fe8c 	uxth.w	lr, ip
 800060c:	fb09 1118 	mls	r1, r9, r8, r1
 8000610:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000614:	fb08 f00e 	mul.w	r0, r8, lr
 8000618:	4288      	cmp	r0, r1
 800061a:	fa02 f206 	lsl.w	r2, r2, r6
 800061e:	d90b      	bls.n	8000638 <__udivmoddi4+0x1b8>
 8000620:	eb1c 0101 	adds.w	r1, ip, r1
 8000624:	f108 3aff 	add.w	sl, r8, #4294967295
 8000628:	f080 8088 	bcs.w	800073c <__udivmoddi4+0x2bc>
 800062c:	4288      	cmp	r0, r1
 800062e:	f240 8085 	bls.w	800073c <__udivmoddi4+0x2bc>
 8000632:	f1a8 0802 	sub.w	r8, r8, #2
 8000636:	4461      	add	r1, ip
 8000638:	1a09      	subs	r1, r1, r0
 800063a:	b2a4      	uxth	r4, r4
 800063c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000640:	fb09 1110 	mls	r1, r9, r0, r1
 8000644:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000648:	fb00 fe0e 	mul.w	lr, r0, lr
 800064c:	458e      	cmp	lr, r1
 800064e:	d908      	bls.n	8000662 <__udivmoddi4+0x1e2>
 8000650:	eb1c 0101 	adds.w	r1, ip, r1
 8000654:	f100 34ff 	add.w	r4, r0, #4294967295
 8000658:	d26c      	bcs.n	8000734 <__udivmoddi4+0x2b4>
 800065a:	458e      	cmp	lr, r1
 800065c:	d96a      	bls.n	8000734 <__udivmoddi4+0x2b4>
 800065e:	3802      	subs	r0, #2
 8000660:	4461      	add	r1, ip
 8000662:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000666:	fba0 9402 	umull	r9, r4, r0, r2
 800066a:	eba1 010e 	sub.w	r1, r1, lr
 800066e:	42a1      	cmp	r1, r4
 8000670:	46c8      	mov	r8, r9
 8000672:	46a6      	mov	lr, r4
 8000674:	d356      	bcc.n	8000724 <__udivmoddi4+0x2a4>
 8000676:	d053      	beq.n	8000720 <__udivmoddi4+0x2a0>
 8000678:	b15d      	cbz	r5, 8000692 <__udivmoddi4+0x212>
 800067a:	ebb3 0208 	subs.w	r2, r3, r8
 800067e:	eb61 010e 	sbc.w	r1, r1, lr
 8000682:	fa01 f707 	lsl.w	r7, r1, r7
 8000686:	fa22 f306 	lsr.w	r3, r2, r6
 800068a:	40f1      	lsrs	r1, r6
 800068c:	431f      	orrs	r7, r3
 800068e:	e9c5 7100 	strd	r7, r1, [r5]
 8000692:	2600      	movs	r6, #0
 8000694:	4631      	mov	r1, r6
 8000696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	40d8      	lsrs	r0, r3
 80006a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80006a4:	fa21 f303 	lsr.w	r3, r1, r3
 80006a8:	4091      	lsls	r1, r2
 80006aa:	4301      	orrs	r1, r0
 80006ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006b0:	fa1f fe8c 	uxth.w	lr, ip
 80006b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80006b8:	fb07 3610 	mls	r6, r7, r0, r3
 80006bc:	0c0b      	lsrs	r3, r1, #16
 80006be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80006c2:	fb00 f60e 	mul.w	r6, r0, lr
 80006c6:	429e      	cmp	r6, r3
 80006c8:	fa04 f402 	lsl.w	r4, r4, r2
 80006cc:	d908      	bls.n	80006e0 <__udivmoddi4+0x260>
 80006ce:	eb1c 0303 	adds.w	r3, ip, r3
 80006d2:	f100 38ff 	add.w	r8, r0, #4294967295
 80006d6:	d22f      	bcs.n	8000738 <__udivmoddi4+0x2b8>
 80006d8:	429e      	cmp	r6, r3
 80006da:	d92d      	bls.n	8000738 <__udivmoddi4+0x2b8>
 80006dc:	3802      	subs	r0, #2
 80006de:	4463      	add	r3, ip
 80006e0:	1b9b      	subs	r3, r3, r6
 80006e2:	b289      	uxth	r1, r1
 80006e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80006e8:	fb07 3316 	mls	r3, r7, r6, r3
 80006ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006f0:	fb06 f30e 	mul.w	r3, r6, lr
 80006f4:	428b      	cmp	r3, r1
 80006f6:	d908      	bls.n	800070a <__udivmoddi4+0x28a>
 80006f8:	eb1c 0101 	adds.w	r1, ip, r1
 80006fc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000700:	d216      	bcs.n	8000730 <__udivmoddi4+0x2b0>
 8000702:	428b      	cmp	r3, r1
 8000704:	d914      	bls.n	8000730 <__udivmoddi4+0x2b0>
 8000706:	3e02      	subs	r6, #2
 8000708:	4461      	add	r1, ip
 800070a:	1ac9      	subs	r1, r1, r3
 800070c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000710:	e738      	b.n	8000584 <__udivmoddi4+0x104>
 8000712:	462e      	mov	r6, r5
 8000714:	4628      	mov	r0, r5
 8000716:	e705      	b.n	8000524 <__udivmoddi4+0xa4>
 8000718:	4606      	mov	r6, r0
 800071a:	e6e3      	b.n	80004e4 <__udivmoddi4+0x64>
 800071c:	4618      	mov	r0, r3
 800071e:	e6f8      	b.n	8000512 <__udivmoddi4+0x92>
 8000720:	454b      	cmp	r3, r9
 8000722:	d2a9      	bcs.n	8000678 <__udivmoddi4+0x1f8>
 8000724:	ebb9 0802 	subs.w	r8, r9, r2
 8000728:	eb64 0e0c 	sbc.w	lr, r4, ip
 800072c:	3801      	subs	r0, #1
 800072e:	e7a3      	b.n	8000678 <__udivmoddi4+0x1f8>
 8000730:	4646      	mov	r6, r8
 8000732:	e7ea      	b.n	800070a <__udivmoddi4+0x28a>
 8000734:	4620      	mov	r0, r4
 8000736:	e794      	b.n	8000662 <__udivmoddi4+0x1e2>
 8000738:	4640      	mov	r0, r8
 800073a:	e7d1      	b.n	80006e0 <__udivmoddi4+0x260>
 800073c:	46d0      	mov	r8, sl
 800073e:	e77b      	b.n	8000638 <__udivmoddi4+0x1b8>
 8000740:	3b02      	subs	r3, #2
 8000742:	4461      	add	r1, ip
 8000744:	e732      	b.n	80005ac <__udivmoddi4+0x12c>
 8000746:	4630      	mov	r0, r6
 8000748:	e709      	b.n	800055e <__udivmoddi4+0xde>
 800074a:	4464      	add	r4, ip
 800074c:	3802      	subs	r0, #2
 800074e:	e742      	b.n	80005d6 <__udivmoddi4+0x156>

08000750 <__aeabi_idiv0>:
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop

08000754 <arm_cfft_radix8by2_f32>:
  @endcode
 
 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8000754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000758:	4605      	mov	r5, r0
 800075a:	4608      	mov	r0, r1
  uint32_t    L  = S->fftLen;
 800075c:	f8b5 8000 	ldrh.w	r8, [r5]
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000760:	686a      	ldr	r2, [r5, #4]

  pCol1 = p1;
  pCol2 = p2;

  /* Define new length */
  L >>= 1;
 8000762:	ea4f 0158 	mov.w	r1, r8, lsr #1
  float32_t * p2 = p1 + L;
 8000766:	eb00 0688 	add.w	r6, r0, r8, lsl #2
  /* Initialize mid pointers */
  pMid1 = p1 + L;
  pMid2 = p2 + L;

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 800076a:	ea5f 08d8 	movs.w	r8, r8, lsr #3
{
 800076e:	ed2d 8b08 	vpush	{d8-d11}
 8000772:	b082      	sub	sp, #8
  for (l = L >> 2; l > 0; l-- )
 8000774:	f000 80a9 	beq.w	80008ca <arm_cfft_radix8by2_f32+0x176>
 8000778:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 800077c:	f100 0310 	add.w	r3, r0, #16
 8000780:	f102 0710 	add.w	r7, r2, #16
 8000784:	f106 0e10 	add.w	lr, r6, #16
 8000788:	f10c 0c10 	add.w	ip, ip, #16
 800078c:	eb03 1808 	add.w	r8, r3, r8, lsl #4
 8000790:	eb00 040c 	add.w	r4, r0, ip
 8000794:	44b4      	add	ip, r6
    t3[1] = pMid1[1];
    t3[2] = pMid1[2];
    t3[3] = pMid1[3];

    t4[0] = pMid2[0];
    t4[1] = pMid2[1];
 8000796:	ed1c 5a03 	vldr	s10, [ip, #-12]
  for (l = L >> 2; l > 0; l-- )
 800079a:	f10e 0e10 	add.w	lr, lr, #16
    t4[0] = pMid2[0];
 800079e:	ed1c 2a04 	vldr	s4, [ip, #-16]
  for (l = L >> 2; l > 0; l-- )
 80007a2:	f10c 0c10 	add.w	ip, ip, #16
    t2[0] = p2[0];
 80007a6:	ed5e 2a08 	vldr	s5, [lr, #-32]	; 0xffffffe0
  for (l = L >> 2; l > 0; l-- )
 80007aa:	3710      	adds	r7, #16
    t2[1] = p2[1];
 80007ac:	ed1e 3a07 	vldr	s6, [lr, #-28]	; 0xffffffe4
  for (l = L >> 2; l > 0; l-- )
 80007b0:	3310      	adds	r3, #16
    t2[2] = p2[2];
 80007b2:	ed5e 3a06 	vldr	s7, [lr, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80007b6:	3410      	adds	r4, #16
    t2[3] = p2[3];
 80007b8:	ed1e 4a05 	vldr	s8, [lr, #-20]	; 0xffffffec
    t4[2] = pMid2[2];
 80007bc:	ed5c 7a06 	vldr	s15, [ip, #-24]	; 0xffffffe8
    t4[3] = pMid2[3];
 80007c0:	ed5c 6a05 	vldr	s13, [ip, #-20]	; 0xffffffec
    t1[0] = p1[0];
 80007c4:	ed13 1a08 	vldr	s2, [r3, #-32]	; 0xffffffe0
    t1[1] = p1[1];
 80007c8:	ed53 1a07 	vldr	s3, [r3, #-28]	; 0xffffffe4
    t1[2] = p1[2];
 80007cc:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8

    *p1++ = t1[0] + t2[0];
 80007d0:	ee71 ba22 	vadd.f32	s23, s2, s5
    t1[3] = p1[3];
 80007d4:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
    *p1++ = t1[1] + t2[1];
 80007d8:	ee31 ba83 	vadd.f32	s22, s3, s6
    t3[0] = pMid1[0];
 80007dc:	ed54 4a08 	vldr	s9, [r4, #-32]	; 0xffffffe0
    *p1++ = t1[2] + t2[2];
 80007e0:	ee76 aa23 	vadd.f32	s21, s12, s7
    t3[1] = pMid1[1];
 80007e4:	ed54 5a07 	vldr	s11, [r4, #-28]	; 0xffffffe4
    *p1++ = t1[3] + t2[3];    /* col 1 */
 80007e8:	ee37 aa04 	vadd.f32	s20, s14, s8
    t3[2] = pMid1[2];
 80007ec:	ed54 0a06 	vldr	s1, [r4, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
    t2[1] = t1[1] - t2[1];
    t2[2] = t1[2] - t2[2];
    t2[3] = t1[3] - t2[3];    /* for col 2 */

    *pMid1++ = t3[0] + t4[0];
 80007f0:	ee74 9a82 	vadd.f32	s19, s9, s4
    t3[3] = pMid1[3];
 80007f4:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
    *pMid1++ = t3[1] + t4[1];
 80007f8:	ee35 9a85 	vadd.f32	s18, s11, s10
    *pMid1++ = t3[2] + t4[2];
 80007fc:	ee70 8aa7 	vadd.f32	s17, s1, s15
    *p1++ = t1[0] + t2[0];
 8000800:	ed43 ba08 	vstr	s23, [r3, #-32]	; 0xffffffe0
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8000804:	ee30 8a26 	vadd.f32	s16, s0, s13
    *p1++ = t1[1] + t2[1];
 8000808:	ed03 ba07 	vstr	s22, [r3, #-28]	; 0xffffffe4
    *p1++ = t1[2] + t2[2];
 800080c:	ed43 aa06 	vstr	s21, [r3, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
 8000810:	ee31 1a62 	vsub.f32	s2, s2, s5
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8000814:	ed03 aa05 	vstr	s20, [r3, #-20]	; 0xffffffec
    t2[1] = t1[1] - t2[1];
 8000818:	ee71 1ac3 	vsub.f32	s3, s3, s6
    *pMid1++ = t3[0] + t4[0];
 800081c:	ed44 9a08 	vstr	s19, [r4, #-32]	; 0xffffffe0

    t4[0] = t4[0] - t3[0];
 8000820:	ee32 2a64 	vsub.f32	s4, s4, s9
    *pMid1++ = t3[1] + t4[1];
 8000824:	ed04 9a07 	vstr	s18, [r4, #-28]	; 0xffffffe4
    t4[1] = t4[1] - t3[1];
 8000828:	ee75 5a65 	vsub.f32	s11, s10, s11
    *pMid1++ = t3[2] + t4[2];
 800082c:	ed44 8a06 	vstr	s17, [r4, #-24]	; 0xffffffe8
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8000830:	ee37 7a44 	vsub.f32	s14, s14, s8
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8000834:	ed04 8a05 	vstr	s16, [r4, #-20]	; 0xffffffec
    t2[2] = t1[2] - t2[2];
 8000838:	ee36 6a63 	vsub.f32	s12, s12, s7
    t4[2] = t4[2] - t3[2];
    t4[3] = t4[3] - t3[3];    /* for col 2 */

    twR = *tw++;
 800083c:	ed57 4a08 	vldr	s9, [r7, #-32]	; 0xffffffe0
    t4[2] = t4[2] - t3[2];
 8000840:	ee77 7ae0 	vsub.f32	s15, s15, s1
    twI = *tw++;
 8000844:	ed17 5a07 	vldr	s10, [r7, #-28]	; 0xffffffe4
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8000848:	ee76 6ac0 	vsub.f32	s13, s13, s0
    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
    m1 = t4[1] * twR;
    m2 = t4[1] * twI;
    m3 = t4[0] * twR;
 800084c:	ee22 4a24 	vmul.f32	s8, s4, s9
  for (l = L >> 2; l > 0; l-- )
 8000850:	4543      	cmp	r3, r8
    m1 = t2[1] * twI;
 8000852:	ee61 2a85 	vmul.f32	s5, s3, s10
    *p2++ = m2 - m3;
 8000856:	ee25 3a41 	vnmul.f32	s6, s10, s2

    *pMid2++ = m0 - m1;
 800085a:	ee64 3ae5 	vnmul.f32	s7, s9, s11
    *p2++ = m0 + m1;
 800085e:	eee1 2a24 	vfma.f32	s5, s2, s9
    *p2++ = m2 - m3;
 8000862:	eea1 3aa4 	vfma.f32	s6, s3, s9
    *pMid2++ = m2 + m3;
 8000866:	eef0 4a44 	vmov.f32	s9, s8
    *pMid2++ = m0 - m1;
 800086a:	eee2 3a05 	vfma.f32	s7, s4, s10
    *pMid2++ = m2 + m3;
 800086e:	eee5 4a85 	vfma.f32	s9, s11, s10
    *p2++ = m0 + m1;
 8000872:	ed4e 2a08 	vstr	s5, [lr, #-32]	; 0xffffffe0
    *p2++ = m2 - m3;
 8000876:	ed0e 3a07 	vstr	s6, [lr, #-28]	; 0xffffffe4
    *pMid2++ = m0 - m1;
 800087a:	ed4c 3a08 	vstr	s7, [ip, #-32]	; 0xffffffe0
    *pMid2++ = m2 + m3;
 800087e:	ed4c 4a07 	vstr	s9, [ip, #-28]	; 0xffffffe4

    twR = *tw++;
 8000882:	ed17 5a06 	vldr	s10, [r7, #-24]	; 0xffffffe8
    twI = *tw++;
 8000886:	ed57 5a05 	vldr	s11, [r7, #-20]	; 0xffffffec
    *p2++ = m2 - m3;

    m0 = t4[2] * twI;
    m1 = t4[3] * twR;
    m2 = t4[3] * twI;
    m3 = t4[2] * twR;
 800088a:	ee67 4a85 	vmul.f32	s9, s15, s10
    m1 = t2[3] * twI;
 800088e:	ee27 3a25 	vmul.f32	s6, s14, s11
    *p2++ = m2 - m3;
 8000892:	ee65 3ac6 	vnmul.f32	s7, s11, s12

    *pMid2++ = m0 - m1;
 8000896:	ee25 4a66 	vnmul.f32	s8, s10, s13
    *p2++ = m0 + m1;
 800089a:	eea6 3a05 	vfma.f32	s6, s12, s10
    *pMid2++ = m2 + m3;
 800089e:	eeb0 6a64 	vmov.f32	s12, s9
 80008a2:	eea6 6aa5 	vfma.f32	s12, s13, s11
    *p2++ = m2 - m3;
 80008a6:	eef0 6a63 	vmov.f32	s13, s7
    *p2++ = m0 + m1;
 80008aa:	ed0e 3a06 	vstr	s6, [lr, #-24]	; 0xffffffe8
    *p2++ = m2 - m3;
 80008ae:	eee7 6a05 	vfma.f32	s13, s14, s10
    *pMid2++ = m0 - m1;
 80008b2:	eeb0 7a44 	vmov.f32	s14, s8
 80008b6:	eea7 7aa5 	vfma.f32	s14, s15, s11
    *p2++ = m2 - m3;
 80008ba:	ed4e 6a05 	vstr	s13, [lr, #-20]	; 0xffffffec
    *pMid2++ = m2 + m3;
 80008be:	ed0c 6a05 	vstr	s12, [ip, #-20]	; 0xffffffec
    *pMid2++ = m0 - m1;
 80008c2:	ed0c 7a06 	vstr	s14, [ip, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80008c6:	f47f af66 	bne.w	8000796 <arm_cfft_radix8by2_f32+0x42>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80008ca:	b289      	uxth	r1, r1
 80008cc:	2302      	movs	r3, #2
 80008ce:	9101      	str	r1, [sp, #4]
 80008d0:	f000 face 	bl	8000e70 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008d4:	2302      	movs	r3, #2
 80008d6:	686a      	ldr	r2, [r5, #4]
 80008d8:	9901      	ldr	r1, [sp, #4]
 80008da:	4630      	mov	r0, r6
}
 80008dc:	b002      	add	sp, #8
 80008de:	ecbd 8b08 	vpop	{d8-d11}
 80008e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008e6:	f000 bac3 	b.w	8000e70 <arm_radix8_butterfly_f32>
 80008ea:	bf00      	nop

080008ec <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80008ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008f0:	4607      	mov	r7, r0
 80008f2:	ed2d 8b06 	vpush	{d8-d10}
 80008f6:	b08f      	sub	sp, #60	; 0x3c
 80008f8:	900b      	str	r0, [sp, #44]	; 0x2c
 80008fa:	4608      	mov	r0, r1
 80008fc:	910c      	str	r1, [sp, #48]	; 0x30
    uint32_t    L  = S->fftLen >> 1;
 80008fe:	8839      	ldrh	r1, [r7, #0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000900:	4606      	mov	r6, r0
    p1ap3_0 = p1[0] + p3[0];
 8000902:	edd0 7a00 	vldr	s15, [r0]
    uint32_t    L  = S->fftLen >> 1;
 8000906:	0849      	lsrs	r1, r1, #1
    p1ap3_1 = p1[1] + p3[1];
 8000908:	ed90 7a01 	vldr	s14, [r0, #4]
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 800090c:	687f      	ldr	r7, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800090e:	3608      	adds	r6, #8
    float32_t * p3 = p2 + L;
 8000910:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
    float32_t * p2 = p1 + L;
 8000914:	eb00 0581 	add.w	r5, r0, r1, lsl #2
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000918:	9604      	str	r6, [sp, #16]
    p1ap3_0 = p1[0] + p3[0];
 800091a:	edd2 6a00 	vldr	s13, [r2]
    float32_t * p4 = p3 + L;
 800091e:	eb02 0481 	add.w	r4, r2, r1, lsl #2
    p1ap3_1 = p1[1] + p3[1];
 8000922:	edd2 5a01 	vldr	s11, [r2, #4]
    float32_t * p2 = p1 + L;
 8000926:	008b      	lsls	r3, r1, #2
    p1ap3_0 = p1[0] + p3[0];
 8000928:	ee37 6aa6 	vadd.f32	s12, s15, s13
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800092c:	ed95 5a00 	vldr	s10, [r5]
    p1sp3_0 = p1[0] - p3[0];
 8000930:	ee77 7ae6 	vsub.f32	s15, s15, s13
    L >>= 1;
 8000934:	0849      	lsrs	r1, r1, #1
    p1ap3_1 = p1[1] + p3[1];
 8000936:	ee77 6a25 	vadd.f32	s13, s14, s11
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800093a:	edd5 2a01 	vldr	s5, [r5, #4]
    p1sp3_1 = p1[1] - p3[1];
 800093e:	ee37 7a65 	vsub.f32	s14, s14, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000942:	edd4 5a00 	vldr	s11, [r4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000946:	ee76 3a45 	vsub.f32	s7, s12, s10
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800094a:	ed94 2a01 	vldr	s4, [r4, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800094e:	ee35 6a86 	vadd.f32	s12, s11, s12
    L >>= 1;
 8000952:	9107      	str	r1, [sp, #28]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000954:	ee75 4a07 	vadd.f32	s9, s10, s14
    *p1++ = p1ap3_1 + p2[1] + p4[1];

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8000958:	4629      	mov	r1, r5
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800095a:	ee35 7a87 	vadd.f32	s14, s11, s14
    float32_t * p3 = p2 + L;
 800095e:	9209      	str	r2, [sp, #36]	; 0x24
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000960:	ee36 6a05 	vadd.f32	s12, s12, s10
    *p2++ = t2[0];
 8000964:	3108      	adds	r1, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000966:	ee32 3aa7 	vadd.f32	s6, s5, s15
    *p3++ = t3[0];
    *p3++ = t3[1];
    *p4++ = t4[0];
    *p4++ = t4[1];

    tw2 += twMod2;
 800096a:	f107 0608 	add.w	r6, r7, #8
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800096e:	ee37 7a45 	vsub.f32	s14, s14, s10
    *p2++ = t2[0];
 8000972:	9106      	str	r1, [sp, #24]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000974:	ed80 6a00 	vstr	s12, [r0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000978:	ee36 4ae2 	vsub.f32	s8, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800097c:	ed94 5a01 	vldr	s10, [r4, #4]
    *p3++ = t3[0];
 8000980:	4611      	mov	r1, r2
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000982:	ed95 6a01 	vldr	s12, [r5, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000986:	ee73 3ae5 	vsub.f32	s7, s7, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800098a:	ee76 6a85 	vadd.f32	s13, s13, s10
    *p3++ = t3[0];
 800098e:	3108      	adds	r1, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000990:	ee33 3a42 	vsub.f32	s6, s6, s4
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8000994:	970a      	str	r7, [sp, #40]	; 0x28
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000996:	ee34 4a42 	vsub.f32	s8, s8, s4
    *p3++ = t3[0];
 800099a:	9100      	str	r1, [sp, #0]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800099c:	ee76 6a86 	vadd.f32	s13, s13, s12
    *p3++ = t3[1];
 80009a0:	4611      	mov	r1, r2
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80009a2:	ee72 7a27 	vadd.f32	s15, s4, s15
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80009a6:	ee74 5ae5 	vsub.f32	s11, s9, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009aa:	edc0 6a01 	vstr	s13, [r0, #4]
    *p2++ = t2[0];
 80009ae:	ed85 3a00 	vstr	s6, [r5]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80009b2:	ee77 7ae2 	vsub.f32	s15, s15, s5
    *p2++ = t2[1];
 80009b6:	ed85 7a01 	vstr	s14, [r5, #4]
    *p3++ = t3[0];
 80009ba:	edc2 3a00 	vstr	s7, [r2]
    *p3++ = t3[1];
 80009be:	ed82 4a01 	vstr	s8, [r2, #4]
    *p4++ = t4[0];
 80009c2:	4622      	mov	r2, r4
 80009c4:	edc4 7a00 	vstr	s15, [r4]
 80009c8:	3208      	adds	r2, #8
    *p4++ = t4[1];
 80009ca:	edc4 5a01 	vstr	s11, [r4, #4]
    *p4++ = t4[0];
 80009ce:	9205      	str	r2, [sp, #20]
    tw3 += twMod3;
    tw4 += twMod4;

    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d0:	9a07      	ldr	r2, [sp, #28]
    tw2 += twMod2;
 80009d2:	9603      	str	r6, [sp, #12]
    tw3 += twMod3;
 80009d4:	f107 0610 	add.w	r6, r7, #16
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d8:	3a02      	subs	r2, #2
    tw3 += twMod3;
 80009da:	9601      	str	r6, [sp, #4]
    tw4 += twMod4;
 80009dc:	f107 0618 	add.w	r6, r7, #24
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009e0:	0852      	lsrs	r2, r2, #1
    tw4 += twMod4;
 80009e2:	9602      	str	r6, [sp, #8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009e4:	9208      	str	r2, [sp, #32]
 80009e6:	f000 8134 	beq.w	8000c52 <arm_cfft_radix8by4_f32+0x366>
 80009ea:	4693      	mov	fp, r2
 80009ec:	f100 0210 	add.w	r2, r0, #16
 80009f0:	3b0c      	subs	r3, #12
 80009f2:	f107 0920 	add.w	r9, r7, #32
 80009f6:	920d      	str	r2, [sp, #52]	; 0x34
 80009f8:	460a      	mov	r2, r1
 80009fa:	f107 0830 	add.w	r8, r7, #48	; 0x30
 80009fe:	4423      	add	r3, r4
 8000a00:	f102 0e10 	add.w	lr, r2, #16
 8000a04:	f1a5 060c 	sub.w	r6, r5, #12
 8000a08:	f8dd a004 	ldr.w	sl, [sp, #4]
 8000a0c:	f105 0010 	add.w	r0, r5, #16
 8000a10:	390c      	subs	r1, #12
 8000a12:	f1a4 0c0c 	sub.w	ip, r4, #12
 8000a16:	f104 0210 	add.w	r2, r4, #16
 8000a1a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
      p1sp3_0 = p1[0] - p3[0];
      p1ap3_1 = p1[1] + p3[1];
      p1sp3_1 = p1[1] - p3[1];
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a1c:	ed52 5a02 	vldr	s11, [r2, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a20:	f1bb 0b01 	subs.w	fp, fp, #1
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a24:	ed10 5a02 	vldr	s10, [r0, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a28:	f107 0708 	add.w	r7, r7, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a2c:	ed5e 3a02 	vldr	s7, [lr, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a30:	f1a6 0608 	sub.w	r6, r6, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a34:	ed17 7a04 	vldr	s14, [r7, #-16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
      t4[1] = p1sp3_1 + p2[0] - p4[0];
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a38:	ee35 4a25 	vadd.f32	s8, s10, s11
      p1ap3_1 = p1[1] + p3[1];
 8000a3c:	ed5e 6a01 	vldr	s13, [lr, #-4]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a40:	f10a 0a08 	add.w	sl, sl, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a44:	ee37 1a23 	vadd.f32	s2, s14, s7
      p1ap3_1 = p1[1] + p3[1];
 8000a48:	ed57 7a03 	vldr	s15, [r7, #-12]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a4c:	ed52 4a01 	vldr	s9, [r2, #-4]
      p1sp3_0 = p1[0] - p3[0];
 8000a50:	ee37 7a63 	vsub.f32	s14, s14, s7
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a54:	ed10 6a01 	vldr	s12, [r0, #-4]
      p1ap3_1 = p1[1] + p3[1];
 8000a58:	ee77 3aa6 	vadd.f32	s7, s15, s13
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a5c:	ee34 4a01 	vadd.f32	s8, s8, s2
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a60:	f100 0008 	add.w	r0, r0, #8
      p1sp3_1 = p1[1] - p3[1];
 8000a64:	ee77 7ae6 	vsub.f32	s15, s15, s13
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a68:	f1a1 0108 	sub.w	r1, r1, #8
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a6c:	ee31 1a45 	vsub.f32	s2, s2, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a70:	f109 0910 	add.w	r9, r9, #16
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a74:	ed07 4a04 	vstr	s8, [r7, #-16]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a78:	ee77 0a64 	vsub.f32	s1, s14, s9
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a7c:	ed12 4a01 	vldr	s8, [r2, #-4]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a80:	ee37 0ac5 	vsub.f32	s0, s15, s10
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a84:	ed50 6a03 	vldr	s13, [r0, #-12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000a88:	ee77 7ae5 	vsub.f32	s15, s15, s11
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a8c:	ee31 1a65 	vsub.f32	s2, s2, s11
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a90:	f10e 0e08 	add.w	lr, lr, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a94:	ee76 6a84 	vadd.f32	s13, s13, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a98:	f1ac 0c08 	sub.w	ip, ip, #8
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a9c:	ee30 0a25 	vadd.f32	s0, s0, s11
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa0:	f108 0818 	add.w	r8, r8, #24
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000aa4:	ee37 5a85 	vadd.f32	s10, s15, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa8:	f102 0208 	add.w	r2, r2, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000aac:	ee76 6aa3 	vadd.f32	s13, s13, s7
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000ab0:	f1a3 0308 	sub.w	r3, r3, #8
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ab4:	ee70 0a86 	vadd.f32	s1, s1, s12
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000ab8:	ee37 7a46 	vsub.f32	s14, s14, s12
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000abc:	ed47 6a03 	vstr	s13, [r7, #-12]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000ac0:	ee33 6ac6 	vsub.f32	s12, s7, s12

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ac4:	eddc 7a04 	vldr	s15, [ip, #16]
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ac8:	edd3 9a04 	vldr	s19, [r3, #16]
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000acc:	ee37 7a24 	vadd.f32	s14, s14, s9
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ad0:	ed96 8a04 	vldr	s16, [r6, #16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000ad4:	ee36 4a64 	vsub.f32	s8, s12, s9
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ad8:	edd1 5a04 	vldr	s11, [r1, #16]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000adc:	ee38 3a27 	vadd.f32	s6, s16, s15
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000ae0:	ed93 9a03 	vldr	s18, [r3, #12]
 8000ae4:	ee75 2aa9 	vadd.f32	s5, s11, s19
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000ae8:	ed9c 2a03 	vldr	s4, [ip, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000aec:	ee75 3ae9 	vsub.f32	s7, s11, s19
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af0:	edd1 8a03 	vldr	s17, [r1, #12]
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000af4:	edd6 4a03 	vldr	s9, [r6, #12]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af8:	ee78 6a09 	vadd.f32	s13, s16, s18
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000afc:	ee33 6a22 	vadd.f32	s12, s6, s5
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000b00:	ee34 aa82 	vadd.f32	s20, s9, s4
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b04:	ee73 1ac2 	vsub.f32	s3, s7, s4
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000b08:	ed86 6a04 	vstr	s12, [r6, #16]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b10:	edd3 aa03 	vldr	s21, [r3, #12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b14:	ee77 7a89 	vadd.f32	s15, s15, s18
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b18:	ed91 6a03 	vldr	s12, [r1, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b1c:	ee71 1aa4 	vadd.f32	s3, s3, s9
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b20:	ee73 4ae4 	vsub.f32	s9, s7, s9
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b24:	ee36 6a2a 	vadd.f32	s12, s12, s21
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b28:	ee76 6ae8 	vsub.f32	s13, s13, s17
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b2c:	ee77 7ae8 	vsub.f32	s15, s15, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b30:	ee36 6a0a 	vadd.f32	s12, s12, s20
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b34:	ee73 5a65 	vsub.f32	s11, s6, s11
      *p3++ = m0 + m1;
      *p3++ = m2 - m3;
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8000b38:	ee72 2ac3 	vsub.f32	s5, s5, s6
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b3c:	ee3a 3a68 	vsub.f32	s6, s20, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b40:	ed86 6a03 	vstr	s12, [r6, #12]
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b44:	ee74 4a82 	vadd.f32	s9, s9, s4
      twR = *tw2++;
 8000b48:	ed5a 3a04 	vldr	s7, [sl, #-16]
      twI = *tw2++;
 8000b4c:	ed1a 2a03 	vldr	s4, [sl, #-12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b50:	ee37 6ac8 	vsub.f32	s12, s15, s16
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b54:	ee33 3a49 	vsub.f32	s6, s6, s18
      m3 = t2[3] * twR;
 8000b58:	ee66 7aa3 	vmul.f32	s15, s13, s7
      *pEnd2-- = m0 - m1;
 8000b5c:	ee23 8ae1 	vnmul.f32	s16, s7, s3
      *p2++ = m2 - m3;
 8000b60:	ee62 8a60 	vnmul.f32	s17, s4, s1
      m1 = t2[1] * twI;
 8000b64:	ee20 9a02 	vmul.f32	s18, s0, s4
      *pEnd2-- = m2 + m3;
 8000b68:	eee1 7a82 	vfma.f32	s15, s3, s4
      *pEnd2-- = m0 - m1;
 8000b6c:	eea6 8a82 	vfma.f32	s16, s13, s4
      *p2++ = m0 + m1;
 8000b70:	eeb0 2a49 	vmov.f32	s4, s18
      *p2++ = m2 - m3;
 8000b74:	eef0 6a68 	vmov.f32	s13, s17
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b78:	ee75 5ae9 	vsub.f32	s11, s11, s19
      *p2++ = m0 + m1;
 8000b7c:	eea0 2aa3 	vfma.f32	s4, s1, s7
      *p2++ = m2 - m3;
 8000b80:	eee0 6a23 	vfma.f32	s13, s0, s7
      *p2++ = m0 + m1;
 8000b84:	ed00 2a04 	vstr	s4, [r0, #-16]
      *p2++ = m2 - m3;
 8000b88:	ed40 6a03 	vstr	s13, [r0, #-12]
      *pEnd2-- = m0 - m1;
 8000b8c:	ed81 8a04 	vstr	s16, [r1, #16]
      *pEnd2-- = m2 + m3;
 8000b90:	edc1 7a03 	vstr	s15, [r1, #12]
      twI = tw3[1];
 8000b94:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
      twR = tw3[0];
 8000b98:	ed59 3a08 	vldr	s7, [r9, #-32]	; 0xffffffe0
      *p3++ = m2 - m3;
 8000b9c:	ee27 2ac1 	vnmul.f32	s4, s15, s2
      m1 = t3[1] * twI;
 8000ba0:	ee64 1a27 	vmul.f32	s3, s8, s15
      m1 =  t3[2] * twI;
      m2 =  t3[2] * twR;
      m3 =  t3[3] * twI;
 8000ba4:	ee65 6aa7 	vmul.f32	s13, s11, s15

      *pEnd3-- = m0 - m1;
 8000ba8:	ee67 7ac3 	vnmul.f32	s15, s15, s6
      *p3++ = m2 - m3;
 8000bac:	eef0 5a42 	vmov.f32	s11, s4
      *pEnd3-- = m3 - m2;
 8000bb0:	eee3 6a63 	vfms.f32	s13, s6, s7
      *pEnd3-- = m0 - m1;
 8000bb4:	eee2 7aa3 	vfma.f32	s15, s5, s7
      *p3++ = m2 - m3;
 8000bb8:	eee4 5a23 	vfma.f32	s11, s8, s7
      *p3++ = m0 + m1;
 8000bbc:	eee1 1a23 	vfma.f32	s3, s2, s7
 8000bc0:	ed4e 1a04 	vstr	s3, [lr, #-16]
      *p3++ = m2 - m3;
 8000bc4:	ed4e 5a03 	vstr	s11, [lr, #-12]
      *pEnd3-- = m0 - m1;
 8000bc8:	edcc 7a04 	vstr	s15, [ip, #16]
      *pEnd3-- = m3 - m2;
 8000bcc:	edcc 6a03 	vstr	s13, [ip, #12]

      /* COL 4 */
      twR = tw4[0];
 8000bd0:	ed58 6a0c 	vldr	s13, [r8, #-48]	; 0xffffffd0
      twI = tw4[1];
 8000bd4:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
      m1 = t4[2] * twR;
      m2 = t4[2] * twI;
      m3 = t4[3] * twR;
 8000bd8:	ee66 5a26 	vmul.f32	s11, s12, s13
      *p4++ = m2 - m3;
 8000bdc:	ee67 3ac7 	vnmul.f32	s7, s15, s14
      m1 = t4[1] * twI;
 8000be0:	ee25 3a27 	vmul.f32	s6, s10, s15

      *pEnd4-- = m0 - m1;
 8000be4:	ee26 4ae4 	vnmul.f32	s8, s13, s9
      *p4++ = m2 - m3;
 8000be8:	eee5 3a26 	vfma.f32	s7, s10, s13
      *p4++ = m0 + m1;
 8000bec:	eea7 3a26 	vfma.f32	s6, s14, s13
      *pEnd4-- = m0 - m1;
 8000bf0:	eef0 6a44 	vmov.f32	s13, s8
      *pEnd4-- = m2 + m3;
 8000bf4:	eeb0 7a65 	vmov.f32	s14, s11
      *pEnd4-- = m0 - m1;
 8000bf8:	eee6 6a27 	vfma.f32	s13, s12, s15
      *pEnd4-- = m2 + m3;
 8000bfc:	eea4 7aa7 	vfma.f32	s14, s9, s15
      *p4++ = m2 - m3;
 8000c00:	ed42 3a03 	vstr	s7, [r2, #-12]
      *p4++ = m0 + m1;
 8000c04:	ed02 3a04 	vstr	s6, [r2, #-16]
      *pEnd4-- = m0 - m1;
 8000c08:	edc3 6a04 	vstr	s13, [r3, #16]
      *pEnd4-- = m2 + m3;
 8000c0c:	ed83 7a03 	vstr	s14, [r3, #12]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000c10:	f47f af04 	bne.w	8000a1c <arm_cfft_radix8by4_f32+0x130>
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c14:	9b08      	ldr	r3, [sp, #32]
 8000c16:	9a04      	ldr	r2, [sp, #16]
 8000c18:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c1c:	9204      	str	r2, [sp, #16]
      twI = *tw2++;
 8000c1e:	9a03      	ldr	r2, [sp, #12]
 8000c20:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c24:	9203      	str	r2, [sp, #12]
      *p2++ = m2 - m3;
 8000c26:	9a06      	ldr	r2, [sp, #24]
 8000c28:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c2c:	9206      	str	r2, [sp, #24]
      tw3 += twMod3;
 8000c2e:	9a01      	ldr	r2, [sp, #4]
 8000c30:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000c34:	9201      	str	r2, [sp, #4]
      *p3++ = m2 - m3;
 8000c36:	9a00      	ldr	r2, [sp, #0]
 8000c38:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c3c:	9200      	str	r2, [sp, #0]
      *p4++ = m2 - m3;
 8000c3e:	9a05      	ldr	r2, [sp, #20]
 8000c40:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      tw4 += twMod4;
 8000c44:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      *p4++ = m2 - m3;
 8000c48:	9205      	str	r2, [sp, #20]
      tw4 += twMod4;
 8000c4a:	9a02      	ldr	r2, [sp, #8]
 8000c4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8000c50:	9302      	str	r3, [sp, #8]
    p1ap3_1 = p1[1] + p3[1];
    p1sp3_1 = p1[1] - p3[1];

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c52:	9b06      	ldr	r3, [sp, #24]
 8000c54:	9e05      	ldr	r6, [sp, #20]
    p1ap3_0 = p1[0] + p3[0];
 8000c56:	9f04      	ldr	r7, [sp, #16]
 8000c58:	9900      	ldr	r1, [sp, #0]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c5a:	edd6 2a00 	vldr	s5, [r6]
 8000c5e:	ed93 3a00 	vldr	s6, [r3]
    p1ap3_0 = p1[0] + p3[0];
 8000c62:	edd1 6a00 	vldr	s13, [r1]
 8000c66:	ed97 7a00 	vldr	s14, [r7]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c6a:	ee33 6a22 	vadd.f32	s12, s6, s5
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c6e:	ed96 2a01 	vldr	s4, [r6, #4]
    p1ap3_0 = p1[0] + p3[0];
 8000c72:	ee37 5a26 	vadd.f32	s10, s14, s13
    p1ap3_1 = p1[1] + p3[1];
 8000c76:	edd1 4a01 	vldr	s9, [r1, #4]
    p1sp3_0 = p1[0] - p3[0];
 8000c7a:	ee37 7a66 	vsub.f32	s14, s14, s13
    p1ap3_1 = p1[1] + p3[1];
 8000c7e:	edd7 5a01 	vldr	s11, [r7, #4]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c82:	edd3 7a01 	vldr	s15, [r3, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c86:	ee36 6a05 	vadd.f32	s12, s12, s10

    *p4++ = m0 + m1;
    *p4++ = m2 - m3;

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c8a:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c8e:	ee77 3a42 	vsub.f32	s7, s14, s4
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    p1sp3_1 = p1[1] - p3[1];
 8000c94:	ee75 6ae4 	vsub.f32	s13, s11, s9
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c98:	980c      	ldr	r0, [sp, #48]	; 0x30
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c9a:	ed87 6a00 	vstr	s12, [r7]
    p1ap3_1 = p1[1] + p3[1];
 8000c9e:	ee75 5aa4 	vadd.f32	s11, s11, s9
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ca2:	edd6 1a01 	vldr	s3, [r6, #4]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ca6:	ee73 3aa7 	vadd.f32	s7, s7, s15
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000caa:	ed93 6a01 	vldr	s12, [r3, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cae:	ee75 4a43 	vsub.f32	s9, s10, s6
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cb2:	ee36 4ac3 	vsub.f32	s8, s13, s6
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cb6:	ee36 6a21 	vadd.f32	s12, s12, s3
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cba:	ee35 5ae7 	vsub.f32	s10, s11, s15
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cbe:	ee77 7a67 	vsub.f32	s15, s14, s15
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cc2:	ee36 7ae2 	vsub.f32	s14, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cc6:	ee76 6a25 	vadd.f32	s13, s12, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cca:	ee34 4a22 	vadd.f32	s8, s8, s5
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cce:	ee74 4ae2 	vsub.f32	s9, s9, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cd2:	edc7 6a01 	vstr	s13, [r7, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cd6:	ee35 5a42 	vsub.f32	s10, s10, s4
    twI = tw2[1];
 8000cda:	9f03      	ldr	r7, [sp, #12]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cdc:	ee77 7a82 	vadd.f32	s15, s15, s4
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000ce0:	ee37 7a03 	vadd.f32	s14, s14, s6
    twI = tw2[1];
 8000ce4:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw2[0];
 8000ce8:	edd7 5a00 	vldr	s11, [r7]
    m1 = t2[1] * twI;
 8000cec:	ee24 6a26 	vmul.f32	s12, s8, s13
    twI = tw3[1];
 8000cf0:	9f01      	ldr	r7, [sp, #4]
    *p2++ = m2 - m3;
 8000cf2:	ee66 6ae3 	vnmul.f32	s13, s13, s7
    *p2++ = m0 + m1;
 8000cf6:	eea3 6aa5 	vfma.f32	s12, s7, s11
    *p2++ = m2 - m3;
 8000cfa:	eee4 6a25 	vfma.f32	s13, s8, s11
    *p2++ = m0 + m1;
 8000cfe:	ed83 6a00 	vstr	s12, [r3]
    *p2++ = m2 - m3;
 8000d02:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw3[1];
 8000d06:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw3[0];
 8000d0a:	edd7 5a00 	vldr	s11, [r7]
    m1 = t3[1] * twI;
 8000d0e:	ee25 6a26 	vmul.f32	s12, s10, s13
    *p3++ = m0 + m1;
 8000d12:	9b00      	ldr	r3, [sp, #0]
    *p3++ = m2 - m3;
 8000d14:	ee66 6ae4 	vnmul.f32	s13, s13, s9
    *p3++ = m0 + m1;
 8000d18:	eea4 6aa5 	vfma.f32	s12, s9, s11
    *p3++ = m2 - m3;
 8000d1c:	eee5 6a25 	vfma.f32	s13, s10, s11
    *p3++ = m0 + m1;
 8000d20:	ed83 6a00 	vstr	s12, [r3]
    *p3++ = m2 - m3;
 8000d24:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw4[1];
 8000d28:	9b02      	ldr	r3, [sp, #8]
 8000d2a:	edd3 6a01 	vldr	s13, [r3, #4]
    twR = tw4[0];
 8000d2e:	edd3 5a00 	vldr	s11, [r3]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d32:	2304      	movs	r3, #4
    m1 = t4[1] * twI;
 8000d34:	ee27 6a26 	vmul.f32	s12, s14, s13
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d38:	9100      	str	r1, [sp, #0]
    *p4++ = m2 - m3;
 8000d3a:	ee66 6ae7 	vnmul.f32	s13, s13, s15
    *p4++ = m0 + m1;
 8000d3e:	eea7 6aa5 	vfma.f32	s12, s15, s11
    *p4++ = m2 - m3;
 8000d42:	eee7 6a25 	vfma.f32	s13, s14, s11
    *p4++ = m0 + m1;
 8000d46:	ed86 6a00 	vstr	s12, [r6]
    *p4++ = m2 - m3;
 8000d4a:	edc6 6a01 	vstr	s13, [r6, #4]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d4e:	f000 f88f 	bl	8000e70 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8000d52:	4628      	mov	r0, r5
 8000d54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000d56:	2304      	movs	r3, #4
 8000d58:	9900      	ldr	r1, [sp, #0]
 8000d5a:	686a      	ldr	r2, [r5, #4]
 8000d5c:	f000 f888 	bl	8000e70 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8000d60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000d62:	686a      	ldr	r2, [r5, #4]
 8000d64:	2304      	movs	r3, #4
 8000d66:	9900      	ldr	r1, [sp, #0]
 8000d68:	f000 f882 	bl	8000e70 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d6c:	2304      	movs	r3, #4
 8000d6e:	686a      	ldr	r2, [r5, #4]
 8000d70:	4620      	mov	r0, r4
 8000d72:	9900      	ldr	r1, [sp, #0]
}
 8000d74:	b00f      	add	sp, #60	; 0x3c
 8000d76:	ecbd 8b06 	vpop	{d8-d10}
 8000d7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d7e:	f000 b877 	b.w	8000e70 <arm_radix8_butterfly_f32>
 8000d82:	bf00      	nop

08000d84 <arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8000d84:	2a01      	cmp	r2, #1
{
 8000d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d8a:	4606      	mov	r6, r0
 8000d8c:	4617      	mov	r7, r2
 8000d8e:	460c      	mov	r4, r1
 8000d90:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 8000d92:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 8000d94:	d059      	beq.n	8000e4a <arm_cfft_f32+0xc6>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 8000d96:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000d9a:	d051      	beq.n	8000e40 <arm_cfft_f32+0xbc>
 8000d9c:	d80f      	bhi.n	8000dbe <arm_cfft_f32+0x3a>
 8000d9e:	2d40      	cmp	r5, #64	; 0x40
 8000da0:	d014      	beq.n	8000dcc <arm_cfft_f32+0x48>
 8000da2:	d949      	bls.n	8000e38 <arm_cfft_f32+0xb4>
 8000da4:	2d80      	cmp	r5, #128	; 0x80
 8000da6:	d103      	bne.n	8000db0 <arm_cfft_f32+0x2c>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000da8:	4621      	mov	r1, r4
 8000daa:	4630      	mov	r0, r6
 8000dac:	f7ff fcd2 	bl	8000754 <arm_cfft_radix8by2_f32>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 8000db0:	f1b8 0f00 	cmp.w	r8, #0
 8000db4:	d113      	bne.n	8000dde <arm_cfft_f32+0x5a>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);

  if (ifftFlag == 1U)
 8000db6:	2f01      	cmp	r7, #1
 8000db8:	d018      	beq.n	8000dec <arm_cfft_f32+0x68>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8000dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000dbe:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000dc2:	d03d      	beq.n	8000e40 <arm_cfft_f32+0xbc>
 8000dc4:	d931      	bls.n	8000e2a <arm_cfft_f32+0xa6>
 8000dc6:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8000dca:	d1f1      	bne.n	8000db0 <arm_cfft_f32+0x2c>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8000dcc:	2301      	movs	r3, #1
 8000dce:	6872      	ldr	r2, [r6, #4]
 8000dd0:	4629      	mov	r1, r5
 8000dd2:	4620      	mov	r0, r4
 8000dd4:	f000 f84c 	bl	8000e70 <arm_radix8_butterfly_f32>
  if ( bitReverseFlag )
 8000dd8:	f1b8 0f00 	cmp.w	r8, #0
 8000ddc:	d0eb      	beq.n	8000db6 <arm_cfft_f32+0x32>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8000dde:	68b2      	ldr	r2, [r6, #8]
 8000de0:	4620      	mov	r0, r4
 8000de2:	89b1      	ldrh	r1, [r6, #12]
 8000de4:	f7ff fa7c 	bl	80002e0 <arm_bitreversal_32>
  if (ifftFlag == 1U)
 8000de8:	2f01      	cmp	r7, #1
 8000dea:	d1e6      	bne.n	8000dba <arm_cfft_f32+0x36>
    invL = 1.0f / (float32_t)L;
 8000dec:	ee07 5a90 	vmov	s15, r5
 8000df0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000df8:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (l= 0; l < L; l++)
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d0dc      	beq.n	8000dba <arm_cfft_f32+0x36>
 8000e00:	f104 0108 	add.w	r1, r4, #8
 8000e04:	2300      	movs	r3, #0
      *pSrc++ *=   invL ;
 8000e06:	ed11 7a02 	vldr	s14, [r1, #-8]
    for (l= 0; l < L; l++)
 8000e0a:	3301      	adds	r3, #1
      *pSrc    = -(*pSrc) * invL;
 8000e0c:	ed51 7a01 	vldr	s15, [r1, #-4]
    for (l= 0; l < L; l++)
 8000e10:	3108      	adds	r1, #8
 8000e12:	429d      	cmp	r5, r3
      *pSrc++ *=   invL ;
 8000e14:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pSrc    = -(*pSrc) * invL;
 8000e18:	ee67 7ae6 	vnmul.f32	s15, s15, s13
      *pSrc++ *=   invL ;
 8000e1c:	ed01 7a04 	vstr	s14, [r1, #-16]
      *pSrc    = -(*pSrc) * invL;
 8000e20:	ed41 7a03 	vstr	s15, [r1, #-12]
    for (l= 0; l < L; l++)
 8000e24:	d1ef      	bne.n	8000e06 <arm_cfft_f32+0x82>
}
 8000e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000e2a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000e2e:	d0cd      	beq.n	8000dcc <arm_cfft_f32+0x48>
 8000e30:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000e34:	d0b8      	beq.n	8000da8 <arm_cfft_f32+0x24>
 8000e36:	e7bb      	b.n	8000db0 <arm_cfft_f32+0x2c>
 8000e38:	2d10      	cmp	r5, #16
 8000e3a:	d0b5      	beq.n	8000da8 <arm_cfft_f32+0x24>
 8000e3c:	2d20      	cmp	r5, #32
 8000e3e:	d1b7      	bne.n	8000db0 <arm_cfft_f32+0x2c>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000e40:	4621      	mov	r1, r4
 8000e42:	4630      	mov	r0, r6
 8000e44:	f7ff fd52 	bl	80008ec <arm_cfft_radix8by4_f32>
    break;
 8000e48:	e7b2      	b.n	8000db0 <arm_cfft_f32+0x2c>
    for (l = 0; l < L; l++)
 8000e4a:	b175      	cbz	r5, 8000e6a <arm_cfft_f32+0xe6>
 8000e4c:	310c      	adds	r1, #12
 8000e4e:	f04f 0c00 	mov.w	ip, #0
      *pSrc = -*pSrc;
 8000e52:	ed51 7a02 	vldr	s15, [r1, #-8]
    for (l = 0; l < L; l++)
 8000e56:	f10c 0c01 	add.w	ip, ip, #1
 8000e5a:	3108      	adds	r1, #8
      *pSrc = -*pSrc;
 8000e5c:	eef1 7a67 	vneg.f32	s15, s15
    for (l = 0; l < L; l++)
 8000e60:	4565      	cmp	r5, ip
      *pSrc = -*pSrc;
 8000e62:	ed41 7a04 	vstr	s15, [r1, #-16]
    for (l = 0; l < L; l++)
 8000e66:	d1f4      	bne.n	8000e52 <arm_cfft_f32+0xce>
 8000e68:	e795      	b.n	8000d96 <arm_cfft_f32+0x12>
  if ( bitReverseFlag )
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0a5      	beq.n	8000dba <arm_cfft_f32+0x36>
 8000e6e:	e7b6      	b.n	8000dde <arm_cfft_f32+0x5a>

08000e70 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8000e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e74:	ed2d 8b10 	vpush	{d8-d15}
 8000e78:	b091      	sub	sp, #68	; 0x44
 8000e7a:	468a      	mov	sl, r1
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;

   n2 = fftLen;
 8000e7c:	468b      	mov	fp, r1
         pSrc[2 * i7 + 1] = t2 + r3;
         r1 = (r6 - r8) * C81;
         r6 = (r6 + r8) * C81;
         r2 = (s6 - s8) * C81;
         s6 = (s6 + s8) * C81;
         t1 = r5 - r1;
 8000e7e:	eddf babe 	vldr	s23, [pc, #760]	; 8001178 <arm_radix8_butterfly_f32+0x308>
{
 8000e82:	900e      	str	r0, [sp, #56]	; 0x38
 8000e84:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
 8000e88:	4603      	mov	r3, r0
 8000e8a:	3304      	adds	r3, #4
 8000e8c:	930f      	str	r3, [sp, #60]	; 0x3c
      n2 = n2 >> 3;
 8000e8e:	ea4f 07db 	mov.w	r7, fp, lsr #3
 8000e92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8000e94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
      i1 = 0;
 8000e98:	f04f 0e00 	mov.w	lr, #0
 8000e9c:	eb02 1147 	add.w	r1, r2, r7, lsl #5
      n2 = n2 >> 3;
 8000ea0:	970b      	str	r7, [sp, #44]	; 0x2c
      i1 = 0;
 8000ea2:	eb07 0487 	add.w	r4, r7, r7, lsl #2
 8000ea6:	eb01 1007 	add.w	r0, r1, r7, lsl #4
 8000eaa:	eba7 0287 	sub.w	r2, r7, r7, lsl #2
 8000eae:	00e4      	lsls	r4, r4, #3
 8000eb0:	9001      	str	r0, [sp, #4]
 8000eb2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000eb6:	ebc7 00c7 	rsb	r0, r7, r7, lsl #3
 8000eba:	9403      	str	r4, [sp, #12]
 8000ebc:	017d      	lsls	r5, r7, #5
 8000ebe:	00c4      	lsls	r4, r0, #3
 8000ec0:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 8000ec4:	9502      	str	r5, [sp, #8]
 8000ec6:	ea4f 1807 	mov.w	r8, r7, lsl #4
 8000eca:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8000ecc:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8000ed0:	9406      	str	r4, [sp, #24]
 8000ed2:	f108 0004 	add.w	r0, r8, #4
 8000ed6:	f109 0404 	add.w	r4, r9, #4
 8000eda:	eb01 0cc7 	add.w	ip, r1, r7, lsl #3
 8000ede:	442c      	add	r4, r5
 8000ee0:	4428      	add	r0, r5
 8000ee2:	0135      	lsls	r5, r6, #4
 8000ee4:	eb02 1747 	add.w	r7, r2, r7, lsl #5
 8000ee8:	9504      	str	r5, [sp, #16]
 8000eea:	00f5      	lsls	r5, r6, #3
 8000eec:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8000eee:	9505      	str	r5, [sp, #20]
 8000ef0:	9d01      	ldr	r5, [sp, #4]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ef2:	ed10 7a01 	vldr	s14, [r0, #-4]
         pSrc[2 * i2 + 1] = s5 - r7;
         pSrc[2 * i8 + 1] = s5 + r7;
         pSrc[2 * i6 + 1] = t2 - r8;
         pSrc[2 * i4 + 1] = t2 + r8;

         i1 += n1;
 8000ef6:	44de      	add	lr, fp
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000ef8:	edd2 9a00 	vldr	s19, [r2]
 8000efc:	ed97 5a00 	vldr	s10, [r7]
      } while (i1 < fftLen);
 8000f00:	45f2      	cmp	sl, lr
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f02:	edd5 4a00 	vldr	s9, [r5]
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f06:	ed16 6a01 	vldr	s12, [r6, #-4]
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000f0a:	ee39 9a85 	vadd.f32	s18, s19, s10
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f0e:	ed9c 4a00 	vldr	s8, [ip]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f12:	ee77 5a24 	vadd.f32	s11, s14, s9
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f16:	edd1 6a00 	vldr	s13, [r1]
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8000f1a:	ee77 0a64 	vsub.f32	s1, s14, s9
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f1e:	ed54 7a01 	vldr	s15, [r4, #-4]
 8000f22:	ee74 4ac7 	vsub.f32	s9, s9, s14
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f26:	ee36 1a26 	vadd.f32	s2, s12, s13
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f2a:	ee77 8a84 	vadd.f32	s17, s15, s8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8000f2e:	ee76 6a66 	vsub.f32	s13, s12, s13
         r1 = r1 + r3;
 8000f32:	ee31 7a25 	vadd.f32	s14, s2, s11
         r2 = r2 + r4;
 8000f36:	ee38 6a89 	vadd.f32	s12, s17, s18
         t1 = r1 - r3;
 8000f3a:	ee31 1a65 	vsub.f32	s2, s2, s11
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8000f3e:	ee77 7ac4 	vsub.f32	s15, s15, s8
         pSrc[2 * i1] = r1 + r2;
 8000f42:	ee77 5a06 	vadd.f32	s11, s14, s12
         pSrc[2 * i5] = r1 - r2;
 8000f46:	ee37 7a46 	vsub.f32	s14, s14, s12
         r1 = (r6 - r8) * C81;
 8000f4a:	ee77 2ae9 	vsub.f32	s5, s15, s19
         pSrc[2 * i1] = r1 + r2;
 8000f4e:	ed46 5a01 	vstr	s11, [r6, #-4]
         t1 = r5 - r1;
 8000f52:	eeb0 8a66 	vmov.f32	s16, s13
         pSrc[2 * i5] = r1 - r2;
 8000f56:	ed81 7a00 	vstr	s14, [r1]
         r6 = (r6 + r8) * C81;
 8000f5a:	ee77 7ac5 	vsub.f32	s15, s15, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f5e:	ed94 aa00 	vldr	s20, [r4]
         r1 = (r6 - r8) * C81;
 8000f62:	ee72 2a85 	vadd.f32	s5, s5, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f66:	eddc 1a01 	vldr	s3, [ip, #4]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f6a:	ed91 7a01 	vldr	s14, [r1, #4]
         r6 = (r6 + r8) * C81;
 8000f6e:	ee77 7aa9 	vadd.f32	s15, s15, s19
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8000f72:	ee7a 3a61 	vsub.f32	s7, s20, s3
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f76:	ed97 6a01 	vldr	s12, [r7, #4]
 8000f7a:	ed92 2a01 	vldr	s4, [r2, #4]
         t1 = r5 - r1;
 8000f7e:	eea2 8aeb 	vfms.f32	s16, s5, s23
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f82:	edd6 5a00 	vldr	s11, [r6]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f86:	ee7a 1a21 	vadd.f32	s3, s20, s3
         r2 = (s6 - s8) * C81;
 8000f8a:	ee33 3ac2 	vsub.f32	s6, s7, s4
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f8e:	ed90 0a00 	vldr	s0, [r0]
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8000f92:	ee35 4ac7 	vsub.f32	s8, s11, s14
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f96:	ed95 5a01 	vldr	s10, [r5, #4]
         s6 = (s6 + s8) * C81;
 8000f9a:	ee73 3ac6 	vsub.f32	s7, s7, s12
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f9e:	ee70 aa05 	vadd.f32	s21, s0, s10
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000fa2:	ee75 5a87 	vadd.f32	s11, s11, s14
         r2 = (s6 - s8) * C81;
 8000fa6:	ee33 3a06 	vadd.f32	s6, s6, s12
         s6 = (s6 + s8) * C81;
 8000faa:	ee33 7a82 	vadd.f32	s14, s7, s4
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8000fae:	ee70 3a45 	vsub.f32	s7, s0, s10
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000fb2:	ee35 5a40 	vsub.f32	s10, s10, s0
         t2 = s5 - r2;
 8000fb6:	eeb0 0a44 	vmov.f32	s0, s8
         s7 = s7 + s6;
 8000fba:	eeb0 aa63 	vmov.f32	s20, s7
 8000fbe:	eef0 9a48 	vmov.f32	s19, s16
         t2 = s5 - r2;
 8000fc2:	eea3 0a6b 	vfms.f32	s0, s6, s23
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000fc6:	ee32 2a06 	vadd.f32	s4, s4, s12
         r5 = r5 + r1;
 8000fca:	eee2 6aab 	vfma.f32	s13, s5, s23
         t2 = r1 - s3;
 8000fce:	ee35 6aea 	vsub.f32	s12, s11, s21
         s7 = s7 + s6;
 8000fd2:	eea7 aa2b 	vfma.f32	s20, s14, s23
 8000fd6:	eee7 9a6b 	vfms.f32	s19, s14, s23
 8000fda:	eea7 5a2b 	vfma.f32	s10, s14, s23
         r7 = r7 + r6;
 8000fde:	eef0 2a60 	vmov.f32	s5, s1
         r1 = r1 + s3;
 8000fe2:	ee35 7aaa 	vadd.f32	s14, s11, s21
 8000fe6:	eef0 5a40 	vmov.f32	s11, s0
         r7 = r7 + r6;
 8000fea:	eee7 2aab 	vfma.f32	s5, s15, s23
         s5 = s5 + r2;
 8000fee:	eea3 4a2b 	vfma.f32	s8, s6, s23
 8000ff2:	eee7 4aab 	vfma.f32	s9, s15, s23
 8000ff6:	eee7 5aeb 	vfms.f32	s11, s15, s23
         r2 = r2 + r4;
 8000ffa:	ee71 aa82 	vadd.f32	s21, s3, s4
         pSrc[2 * i3]     = t1 + s3;
 8000ffe:	ee31 ba42 	vsub.f32	s22, s2, s4
         pSrc[2 * i7]     = t1 - s3;
 8001002:	ee71 7a61 	vsub.f32	s15, s2, s3
         pSrc[2 * i3 + 1] = t2 - r3;
 8001006:	ee36 3a68 	vsub.f32	s6, s12, s17
         pSrc[2 * i7 + 1] = t2 + r3;
 800100a:	ee36 6a49 	vsub.f32	s12, s12, s18
         pSrc[2 * i1 + 1] = r1 + r2;
 800100e:	ee37 1a2a 	vadd.f32	s2, s14, s21
         pSrc[2 * i7]     = t1 - s3;
 8001012:	ee77 7a82 	vadd.f32	s15, s15, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8001016:	ee33 9a09 	vadd.f32	s18, s6, s18
         pSrc[2 * i2]     = r5 + s7;
 800101a:	ee36 2a8a 	vadd.f32	s4, s13, s20
         pSrc[2 * i1 + 1] = r1 + r2;
 800101e:	ed86 1a00 	vstr	s2, [r6]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001022:	ee34 3a62 	vsub.f32	s6, s8, s5
      } while (i1 < fftLen);
 8001026:	441e      	add	r6, r3
         pSrc[2 * i5 + 1] = r1 - r2;
 8001028:	ee37 7a6a 	vsub.f32	s14, s14, s21
         pSrc[2 * i3]     = t1 + s3;
 800102c:	ee7b 1a21 	vadd.f32	s3, s22, s3
         pSrc[2 * i7 + 1] = t2 + r3;
 8001030:	ee36 6a28 	vadd.f32	s12, s12, s17
         pSrc[2 * i8]     = r5 - s7;
 8001034:	ee76 6aca 	vsub.f32	s13, s13, s20
         pSrc[2 * i5 + 1] = r1 - r2;
 8001038:	ed81 7a01 	vstr	s14, [r1, #4]
         pSrc[2 * i6]     = t1 + s8;
 800103c:	ee73 3aa9 	vadd.f32	s7, s7, s19
         pSrc[2 * i3]     = t1 + s3;
 8001040:	ed40 1a01 	vstr	s3, [r0, #-4]
         pSrc[2 * i4]     = t1 - s8;
 8001044:	ee38 5a05 	vadd.f32	s10, s16, s10
         pSrc[2 * i7]     = t1 - s3;
 8001048:	edc5 7a00 	vstr	s15, [r5]
         pSrc[2 * i8 + 1] = s5 + r7;
 800104c:	ee32 4a84 	vadd.f32	s8, s5, s8
         pSrc[2 * i3 + 1] = t2 - r3;
 8001050:	ed80 9a00 	vstr	s18, [r0]
         pSrc[2 * i6 + 1] = t2 - r8;
 8001054:	ee70 4a24 	vadd.f32	s9, s0, s9
         pSrc[2 * i7 + 1] = t2 + r3;
 8001058:	ed85 6a01 	vstr	s12, [r5, #4]
         pSrc[2 * i4 + 1] = t2 + r8;
 800105c:	ee70 5aa5 	vadd.f32	s11, s1, s11
         pSrc[2 * i2]     = r5 + s7;
 8001060:	ed04 2a01 	vstr	s4, [r4, #-4]
      } while (i1 < fftLen);
 8001064:	4419      	add	r1, r3
         pSrc[2 * i8]     = r5 - s7;
 8001066:	edc7 6a00 	vstr	s13, [r7]
      } while (i1 < fftLen);
 800106a:	4418      	add	r0, r3
         pSrc[2 * i6]     = t1 + s8;
 800106c:	edcc 3a00 	vstr	s7, [ip]
      } while (i1 < fftLen);
 8001070:	441d      	add	r5, r3
         pSrc[2 * i4]     = t1 - s8;
 8001072:	ed82 5a00 	vstr	s10, [r2]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001076:	ed84 3a00 	vstr	s6, [r4]
      } while (i1 < fftLen);
 800107a:	441c      	add	r4, r3
         pSrc[2 * i8 + 1] = s5 + r7;
 800107c:	ed87 4a01 	vstr	s8, [r7, #4]
      } while (i1 < fftLen);
 8001080:	441f      	add	r7, r3
         pSrc[2 * i6 + 1] = t2 - r8;
 8001082:	edcc 4a01 	vstr	s9, [ip, #4]
      } while (i1 < fftLen);
 8001086:	449c      	add	ip, r3
         pSrc[2 * i4 + 1] = t2 + r8;
 8001088:	edc2 5a01 	vstr	s11, [r2, #4]
      } while (i1 < fftLen);
 800108c:	441a      	add	r2, r3
 800108e:	f63f af30 	bhi.w	8000ef2 <arm_radix8_butterfly_f32+0x82>

      if (n2 < 8)
 8001092:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001094:	2a07      	cmp	r2, #7
 8001096:	f240 819f 	bls.w	80013d8 <arm_radix8_butterfly_f32+0x568>
 800109a:	9d02      	ldr	r5, [sp, #8]
 800109c:	f109 0908 	add.w	r9, r9, #8
 80010a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80010a2:	f108 080c 	add.w	r8, r8, #12
 80010a6:	3508      	adds	r5, #8
 80010a8:	9a06      	ldr	r2, [sp, #24]
 80010aa:	9905      	ldr	r1, [sp, #20]
 80010ac:	1975      	adds	r5, r6, r5
 80010ae:	3208      	adds	r2, #8
 80010b0:	9c03      	ldr	r4, [sp, #12]
 80010b2:	3108      	adds	r1, #8
 80010b4:	950a      	str	r5, [sp, #40]	; 0x28
 80010b6:	4635      	mov	r5, r6
 80010b8:	9804      	ldr	r0, [sp, #16]
 80010ba:	3408      	adds	r4, #8
 80010bc:	18aa      	adds	r2, r5, r2
 80010be:	1869      	adds	r1, r5, r1
 80010c0:	3008      	adds	r0, #8
 80010c2:	444e      	add	r6, r9
 80010c4:	9205      	str	r2, [sp, #20]
 80010c6:	462a      	mov	r2, r5
 80010c8:	192c      	adds	r4, r5, r4
 80010ca:	1828      	adds	r0, r5, r0
 80010cc:	320c      	adds	r2, #12
 80010ce:	9106      	str	r1, [sp, #24]
         break;

      ia1 = 0;
      j = 1;
 80010d0:	f04f 0901 	mov.w	r9, #1
 80010d4:	eb05 0108 	add.w	r1, r5, r8
      ia1 = 0;
 80010d8:	f04f 0800 	mov.w	r8, #0
 80010dc:	9609      	str	r6, [sp, #36]	; 0x24
 80010de:	9408      	str	r4, [sp, #32]
 80010e0:	9007      	str	r0, [sp, #28]
 80010e2:	9103      	str	r1, [sp, #12]
 80010e4:	9204      	str	r2, [sp, #16]

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80010e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
         si5 = pCoef[2 * ia4 + 1];
         si6 = pCoef[2 * ia5 + 1];
         si7 = pCoef[2 * ia6 + 1];
         si8 = pCoef[2 * ia7 + 1];

         i1 = j;
 80010e8:	46ce      	mov	lr, r9
         si8 = pCoef[2 * ia7 + 1];
 80010ea:	9e05      	ldr	r6, [sp, #20]
         id  = ia1 + twidCoefModifier;
 80010ec:	4490      	add	r8, r2
         co2 = pCoef[2 * ia1];
 80010ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80010f0:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f4:	eba8 0188 	sub.w	r1, r8, r8, lsl #2
 80010f8:	ed92 fa00 	vldr	s30, [r2]
         co3 = pCoef[2 * ia2];
 80010fc:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001100:	edd2 ea00 	vldr	s29, [r2]
         co4 = pCoef[2 * ia3];
 8001104:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001108:	ed92 ea00 	vldr	s28, [r2]
         co5 = pCoef[2 * ia4];
 800110c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001110:	edd2 da00 	vldr	s27, [r2]
         co6 = pCoef[2 * ia5];
 8001114:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001118:	ed92 da00 	vldr	s26, [r2]
         co7 = pCoef[2 * ia6];
 800111c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001120:	edd2 ca00 	vldr	s25, [r2]
         co8 = pCoef[2 * ia7];
 8001124:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001128:	ed92 ca00 	vldr	s24, [r2]
         si8 = pCoef[2 * ia7 + 1];
 800112c:	ed92 ba01 	vldr	s22, [r2, #4]
 8001130:	eb02 1201 	add.w	r2, r2, r1, lsl #4
         si2 = pCoef[2 * ia1 + 1];
 8001134:	edd2 aa01 	vldr	s21, [r2, #4]
         si3 = pCoef[2 * ia2 + 1];
 8001138:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800113c:	ed92 aa01 	vldr	s20, [r2, #4]
         si4 = pCoef[2 * ia3 + 1];
 8001140:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001144:	edd2 9a01 	vldr	s19, [r2, #4]
         si5 = pCoef[2 * ia4 + 1];
 8001148:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800114c:	ed92 9a01 	vldr	s18, [r2, #4]
         si6 = pCoef[2 * ia5 + 1];
 8001150:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001154:	edd2 7a01 	vldr	s15, [r2, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001158:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
         si6 = pCoef[2 * ia5 + 1];
 800115c:	edcd 7a01 	vstr	s15, [sp, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001160:	edd2 7a01 	vldr	s15, [r2, #4]
         si8 = pCoef[2 * ia7 + 1];
 8001164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         si7 = pCoef[2 * ia6 + 1];
 8001166:	edcd 7a02 	vstr	s15, [sp, #8]
         si8 = pCoef[2 * ia7 + 1];
 800116a:	e9dd c703 	ldrd	ip, r7, [sp, #12]
 800116e:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8001172:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001176:	e001      	b.n	800117c <arm_radix8_butterfly_f32+0x30c>
 8001178:	3f3504f3 	.word	0x3f3504f3
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800117c:	edd5 3a00 	vldr	s7, [r5]
            p3 = co4 * t2;
            p4 = si4 * t1;
            pSrc[2 * i4]     = p1 + p2;
            pSrc[2 * i4 + 1] = p3 - p4;

            i1 += n1;
 8001180:	44de      	add	lr, fp
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001182:	ed1c 7a01 	vldr	s14, [ip, #-4]
 8001186:	edd4 6a00 	vldr	s13, [r4]
         } while (i1 < fftLen);
 800118a:	45f2      	cmp	sl, lr
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800118c:	edd6 4a00 	vldr	s9, [r6]
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001190:	ed17 4a01 	vldr	s8, [r7, #-4]
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001194:	ee37 6a26 	vadd.f32	s12, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001198:	ed91 3a00 	vldr	s6, [r1]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800119c:	ee33 0aa4 	vadd.f32	s0, s7, s9
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011a0:	edd2 5a00 	vldr	s11, [r2]
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80011a4:	ee77 8a66 	vsub.f32	s17, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011a8:	edd0 7a00 	vldr	s15, [r0]
 80011ac:	ee76 6ac7 	vsub.f32	s13, s13, s14
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011b0:	ee34 5a25 	vadd.f32	s10, s8, s11
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011b4:	ed97 1a00 	vldr	s2, [r7]
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011b8:	ee73 0a27 	vadd.f32	s1, s6, s15
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80011bc:	ee73 7a67 	vsub.f32	s15, s6, s15
            r1 = r1 + r3;
 80011c0:	ee35 2a06 	vadd.f32	s4, s10, s12
            r2 = r2 + r4;
 80011c4:	ee30 7a80 	vadd.f32	s14, s1, s0
            t1 = r1 - r3;
 80011c8:	ee35 6a46 	vsub.f32	s12, s10, s12
            r1 = (r6 - r8) * C81;
 80011cc:	ee77 fae3 	vsub.f32	s31, s15, s7
            pSrc[2 * i1] = r1 + r2;
 80011d0:	ee32 5a07 	vadd.f32	s10, s4, s14
            r6 = (r6 + r8) * C81;
 80011d4:	ee77 7ae4 	vsub.f32	s15, s15, s9
            r2 = r1 - r2;
 80011d8:	ee32 2a47 	vsub.f32	s4, s4, s14
            pSrc[2 * i1] = r1 + r2;
 80011dc:	ed07 5a01 	vstr	s10, [r7, #-4]
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80011e0:	ee74 5a65 	vsub.f32	s11, s8, s11
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011e4:	ed90 7a01 	vldr	s14, [r0, #4]
            r6 = (r6 + r8) * C81;
 80011e8:	ee77 7aa3 	vadd.f32	s15, s15, s7
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011ec:	ed91 3a01 	vldr	s6, [r1, #4]
            r1 = (r6 - r8) * C81;
 80011f0:	ee7f 4aa4 	vadd.f32	s9, s31, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011f4:	ed92 4a01 	vldr	s8, [r2, #4]
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80011f8:	ee33 5a47 	vsub.f32	s10, s6, s14
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011fc:	edd6 3a01 	vldr	s7, [r6, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8001200:	ee71 2a44 	vsub.f32	s5, s2, s8
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001204:	ed9c 8a00 	vldr	s16, [ip]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8001208:	ee31 1a04 	vadd.f32	s2, s2, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800120c:	ed95 4a01 	vldr	s8, [r5, #4]
 8001210:	eee7 6aab 	vfma.f32	s13, s15, s23
            s1 = (s6 - s8) * C81;
 8001214:	ee75 fa44 	vsub.f32	s31, s10, s8
            s6 = (s6 + s8) * C81;
 8001218:	ee35 5a63 	vsub.f32	s10, s10, s7
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800121c:	ee33 3a07 	vadd.f32	s6, s6, s14
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001220:	ed94 7a01 	vldr	s14, [r4, #4]
            s1 = (s6 - s8) * C81;
 8001224:	ee7f faa3 	vadd.f32	s31, s31, s7
            s6 = (s6 + s8) * C81;
 8001228:	ee35 5a04 	vadd.f32	s10, s10, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800122c:	ee74 3a23 	vadd.f32	s7, s8, s7
            t1 = r5 - r1;
 8001230:	eeb0 4a65 	vmov.f32	s8, s11
            r5 = r5 + r1;
 8001234:	eee4 5aab 	vfma.f32	s11, s9, s23
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001238:	ee78 1a07 	vadd.f32	s3, s16, s14
            t1 = r5 - r1;
 800123c:	eea4 4aeb 	vfms.f32	s8, s9, s23
            t2 = s5 - s1;
 8001240:	eef0 4a62 	vmov.f32	s9, s5
            s5 = s5 + s1;
 8001244:	eeef 2aab 	vfma.f32	s5, s31, s23
            t2 = s5 - s1;
 8001248:	eeef 4aeb 	vfms.f32	s9, s31, s23
            r7 = r7 + r6;
 800124c:	eef0 fa68 	vmov.f32	s31, s17
 8001250:	eee7 faab 	vfma.f32	s31, s15, s23
            s6 = t2 - r8;
 8001254:	ee74 6aa6 	vadd.f32	s13, s9, s13
 8001258:	eee7 4aeb 	vfms.f32	s9, s15, s23
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800125c:	ee78 7a47 	vsub.f32	s15, s16, s14
            t2 = s1 - s3;
 8001260:	ee37 7a48 	vsub.f32	s14, s14, s16
            s7 = s7 + s6;
 8001264:	eeb0 8a67 	vmov.f32	s16, s15
 8001268:	eea5 7a2b 	vfma.f32	s14, s10, s23
            t2 = t2 + r8;
 800126c:	ee78 4aa4 	vadd.f32	s9, s17, s9
            s7 = s7 + s6;
 8001270:	eea5 8a2b 	vfma.f32	s16, s10, s23
            r1 = t1 + s3;
 8001274:	ee76 8a63 	vsub.f32	s17, s12, s7
 8001278:	ee36 6a43 	vsub.f32	s12, s12, s6
            t1 = t1 - s8;
 800127c:	ee37 7a04 	vadd.f32	s14, s14, s8
 8001280:	eea5 4a6b 	vfms.f32	s8, s10, s23
            t2 = s1 - s3;
 8001284:	ee31 5a61 	vsub.f32	s10, s2, s3
            s1 = s1 + s3;
 8001288:	ee71 1a21 	vadd.f32	s3, s2, s3
            t1 = t1 - s3;
 800128c:	ee33 6a86 	vadd.f32	s12, s7, s12
            r6 = t1 + s8;
 8001290:	ee74 7a27 	vadd.f32	s15, s8, s15
            s2 = s2 + s4;
 8001294:	ee33 4a23 	vadd.f32	s8, s6, s7
            r1 = t1 + s3;
 8001298:	ee38 3a83 	vadd.f32	s6, s17, s6
            p2 = si6 * s6;
 800129c:	eddd 8a01 	vldr	s17, [sp, #4]
            pSrc[2 * i1 + 1] = s1 + s2;
 80012a0:	ee71 3a84 	vadd.f32	s7, s3, s8
            s2 = s1 - s2;
 80012a4:	ee71 1ac4 	vsub.f32	s3, s3, s8
            s1 = t2 - r3;
 80012a8:	ee35 4a60 	vsub.f32	s8, s10, s1
 80012ac:	ee35 5a40 	vsub.f32	s10, s10, s0
            pSrc[2 * i1 + 1] = s1 + s2;
 80012b0:	edc7 3a00 	vstr	s7, [r7]
            p2 = si5 * s2;
 80012b4:	ee29 1a21 	vmul.f32	s2, s18, s3
         } while (i1 < fftLen);
 80012b8:	441f      	add	r7, r3
            s1 = t2 - r3;
 80012ba:	ee34 0a00 	vadd.f32	s0, s8, s0
            t2 = t2 + r3;
 80012be:	ee70 0a85 	vadd.f32	s1, s1, s10
            pSrc[2 * i3 + 1] = p3 - p4;
 80012c2:	ee23 5a4a 	vnmul.f32	s10, s6, s20
            p2 = si3 * s1;
 80012c6:	ee2a 4a00 	vmul.f32	s8, s20, s0
            pSrc[2 * i5]     = p1 + p2;
 80012ca:	eead 1a82 	vfma.f32	s2, s27, s4
            pSrc[2 * i3 + 1] = p3 - p4;
 80012ce:	eeae 5a80 	vfma.f32	s10, s29, s0
            p2 = si7 * t2;
 80012d2:	ed9d 0a02 	vldr	s0, [sp, #8]
            pSrc[2 * i3]     = p1 + p2;
 80012d6:	eeae 4a83 	vfma.f32	s8, s29, s6
            pSrc[2 * i5 + 1] = p3 - p4;
 80012da:	ee62 3a49 	vnmul.f32	s7, s4, s18
            p2 = si7 * t2;
 80012de:	ee20 3a20 	vmul.f32	s6, s0, s1
            r1 = r5 + s7;
 80012e2:	ee35 2a88 	vadd.f32	s4, s11, s16
            pSrc[2 * i5 + 1] = p3 - p4;
 80012e6:	eeed 3aa1 	vfma.f32	s7, s27, s3
            pSrc[2 * i5]     = p1 + p2;
 80012ea:	ed82 1a00 	vstr	s2, [r2]
            s1 = s5 - r7;
 80012ee:	ee72 1aef 	vsub.f32	s3, s5, s31
            pSrc[2 * i7]     = p1 + p2;
 80012f2:	eeac 3a86 	vfma.f32	s6, s25, s12
            pSrc[2 * i7 + 1] = p3 - p4;
 80012f6:	ee26 0a40 	vnmul.f32	s0, s12, s0
            pSrc[2 * i2 + 1] = p3 - p4;
 80012fa:	ee22 6a6a 	vnmul.f32	s12, s4, s21
            r5 = r5 - s7;
 80012fe:	ee75 5ac8 	vsub.f32	s11, s11, s16
            s5 = s5 + r7;
 8001302:	ee7f 2aa2 	vadd.f32	s5, s31, s5
            pSrc[2 * i5 + 1] = p3 - p4;
 8001306:	edc2 3a01 	vstr	s7, [r2, #4]
            pSrc[2 * i2 + 1] = p3 - p4;
 800130a:	eeaf 6a21 	vfma.f32	s12, s30, s3
            pSrc[2 * i3]     = p1 + p2;
 800130e:	ed0c 4a01 	vstr	s8, [ip, #-4]
            p2 = si2 * s1;
 8001312:	ee2a 8aa1 	vmul.f32	s16, s21, s3
            pSrc[2 * i3 + 1] = p3 - p4;
 8001316:	ed8c 5a00 	vstr	s10, [ip]
            pSrc[2 * i7 + 1] = p3 - p4;
 800131a:	eeac 0aa0 	vfma.f32	s0, s25, s1
            pSrc[2 * i7]     = p1 + p2;
 800131e:	ed84 3a00 	vstr	s6, [r4]
            p2 = si8 * s5;
 8001322:	ee6b 0a22 	vmul.f32	s1, s22, s5
         } while (i1 < fftLen);
 8001326:	441a      	add	r2, r3
            pSrc[2 * i2]     = p1 + p2;
 8001328:	eeaf 8a02 	vfma.f32	s16, s30, s4
         } while (i1 < fftLen);
 800132c:	449c      	add	ip, r3
            pSrc[2 * i8 + 1] = p3 - p4;
 800132e:	ee25 1acb 	vnmul.f32	s2, s11, s22
            pSrc[2 * i2 + 1] = p3 - p4;
 8001332:	eeb0 2a46 	vmov.f32	s4, s12
            p2 = si6 * s6;
 8001336:	ee68 3aa6 	vmul.f32	s7, s17, s13
            pSrc[2 * i6 + 1] = p3 - p4;
 800133a:	ee67 1ae8 	vnmul.f32	s3, s15, s17
            pSrc[2 * i7 + 1] = p3 - p4;
 800133e:	ed84 0a01 	vstr	s0, [r4, #4]
            p2 = si4 * t2;
 8001342:	ee29 4aa4 	vmul.f32	s8, s19, s9
            pSrc[2 * i2 + 1] = p3 - p4;
 8001346:	ed81 2a01 	vstr	s4, [r1, #4]
            pSrc[2 * i4 + 1] = p3 - p4;
 800134a:	ee27 6a69 	vnmul.f32	s12, s14, s19
            pSrc[2 * i2]     = p1 + p2;
 800134e:	ed81 8a00 	vstr	s16, [r1]
            pSrc[2 * i8]     = p1 + p2;
 8001352:	eeec 0a25 	vfma.f32	s1, s24, s11
         } while (i1 < fftLen);
 8001356:	441c      	add	r4, r3
            pSrc[2 * i8 + 1] = p3 - p4;
 8001358:	eeac 1a22 	vfma.f32	s2, s24, s5
         } while (i1 < fftLen);
 800135c:	4419      	add	r1, r3
            pSrc[2 * i6]     = p1 + p2;
 800135e:	eeed 3a27 	vfma.f32	s7, s26, s15
            pSrc[2 * i6 + 1] = p3 - p4;
 8001362:	eeed 1a26 	vfma.f32	s3, s26, s13
            pSrc[2 * i4]     = p1 + p2;
 8001366:	eeae 4a07 	vfma.f32	s8, s28, s14
            pSrc[2 * i4 + 1] = p3 - p4;
 800136a:	eeae 6a24 	vfma.f32	s12, s28, s9
            pSrc[2 * i8]     = p1 + p2;
 800136e:	edc6 0a00 	vstr	s1, [r6]
            pSrc[2 * i8 + 1] = p3 - p4;
 8001372:	ed86 1a01 	vstr	s2, [r6, #4]
         } while (i1 < fftLen);
 8001376:	441e      	add	r6, r3
            pSrc[2 * i6]     = p1 + p2;
 8001378:	edc0 3a00 	vstr	s7, [r0]
            pSrc[2 * i6 + 1] = p3 - p4;
 800137c:	edc0 1a01 	vstr	s3, [r0, #4]
         } while (i1 < fftLen);
 8001380:	4418      	add	r0, r3
            pSrc[2 * i4]     = p1 + p2;
 8001382:	ed85 4a00 	vstr	s8, [r5]
            pSrc[2 * i4 + 1] = p3 - p4;
 8001386:	ed85 6a01 	vstr	s12, [r5, #4]
         } while (i1 < fftLen);
 800138a:	441d      	add	r5, r3
 800138c:	f63f aef6 	bhi.w	800117c <arm_radix8_butterfly_f32+0x30c>

         j++;
      } while (j < n2);
 8001390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         j++;
 8001392:	f109 0901 	add.w	r9, r9, #1
      } while (j < n2);
 8001396:	3208      	adds	r2, #8
 8001398:	920a      	str	r2, [sp, #40]	; 0x28
 800139a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800139c:	3208      	adds	r2, #8
 800139e:	9209      	str	r2, [sp, #36]	; 0x24
 80013a0:	9a08      	ldr	r2, [sp, #32]
 80013a2:	3208      	adds	r2, #8
 80013a4:	9208      	str	r2, [sp, #32]
 80013a6:	9a07      	ldr	r2, [sp, #28]
 80013a8:	3208      	adds	r2, #8
 80013aa:	9207      	str	r2, [sp, #28]
 80013ac:	9a06      	ldr	r2, [sp, #24]
 80013ae:	3208      	adds	r2, #8
 80013b0:	9206      	str	r2, [sp, #24]
 80013b2:	9a05      	ldr	r2, [sp, #20]
 80013b4:	3208      	adds	r2, #8
 80013b6:	9205      	str	r2, [sp, #20]
 80013b8:	9a04      	ldr	r2, [sp, #16]
 80013ba:	3208      	adds	r2, #8
 80013bc:	9204      	str	r2, [sp, #16]
 80013be:	9a03      	ldr	r2, [sp, #12]
 80013c0:	3208      	adds	r2, #8
 80013c2:	9203      	str	r2, [sp, #12]
 80013c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80013c6:	454a      	cmp	r2, r9
 80013c8:	f47f ae8d 	bne.w	80010e6 <arm_radix8_butterfly_f32+0x276>

      twidCoefModifier <<= 3;
 80013cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013ce:	4693      	mov	fp, r2
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	930c      	str	r3, [sp, #48]	; 0x30
   } while (n2 > 7);
 80013d6:	e55a      	b.n	8000e8e <arm_radix8_butterfly_f32+0x1e>
}
 80013d8:	b011      	add	sp, #68	; 0x44
 80013da:	ecbd 8b10 	vpop	{d8-d15}
 80013de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013e2:	bf00      	nop

080013e4 <arm_cmplx_mult_cmplx_f32>:
  blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80013e4:	b1eb      	cbz	r3, 8001422 <arm_cmplx_mult_cmplx_f32+0x3e>
 80013e6:	3008      	adds	r0, #8
 80013e8:	3108      	adds	r1, #8
 80013ea:	3208      	adds	r2, #8
  {
    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */

    a = *pSrcA++;
    b = *pSrcA++;
 80013ec:	ed50 7a01 	vldr	s15, [r0, #-4]
  while (blkCnt > 0U)
 80013f0:	3208      	adds	r2, #8
    c = *pSrcB++;
 80013f2:	ed51 6a02 	vldr	s13, [r1, #-8]
  while (blkCnt > 0U)
 80013f6:	3b01      	subs	r3, #1
    d = *pSrcB++;
 80013f8:	ed51 5a01 	vldr	s11, [r1, #-4]
  while (blkCnt > 0U)
 80013fc:	f100 0008 	add.w	r0, r0, #8

    /* store result in destination buffer. */
    *pDst++ = (a * c) - (b * d);
    *pDst++ = (a * d) + (b * c);
 8001400:	ee27 7aa6 	vmul.f32	s14, s15, s13
    a = *pSrcA++;
 8001404:	ed10 6a04 	vldr	s12, [r0, #-16]
    *pDst++ = (a * c) - (b * d);
 8001408:	ee65 7ae7 	vnmul.f32	s15, s11, s15
  while (blkCnt > 0U)
 800140c:	f101 0108 	add.w	r1, r1, #8
    *pDst++ = (a * d) + (b * c);
 8001410:	eea6 7a25 	vfma.f32	s14, s12, s11
    *pDst++ = (a * c) - (b * d);
 8001414:	eee6 7a26 	vfma.f32	s15, s12, s13
    *pDst++ = (a * d) + (b * c);
 8001418:	ed02 7a03 	vstr	s14, [r2, #-12]
    *pDst++ = (a * c) - (b * d);
 800141c:	ed42 7a04 	vstr	s15, [r2, #-16]
  while (blkCnt > 0U)
 8001420:	d1e4      	bne.n	80013ec <arm_cmplx_mult_cmplx_f32+0x8>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8001422:	4770      	bx	lr

08001424 <arm_fir_decimate_f32>:
void arm_fir_decimate_f32(
  const arm_fir_decimate_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8001424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        float32_t *pStateCur;                          /* Points to the current sample of the state */
        float32_t *px0;                                /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001428:	8844      	ldrh	r4, [r0, #2]
        float32_t acc1, acc2, acc3;
#endif

  /* S->pState buffer contains previous frame (numTaps - 1) samples */
  /* pStateCur points to the location where the new input data should be written */
  pStateCur = S->pState + (numTaps - 1U);
 800142a:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 800142e:	f890 8000 	ldrb.w	r8, [r0]
        float32_t *pState = S->pState;                 /* State pointer */
 8001432:	6887      	ldr	r7, [r0, #8]
  pStateCur = S->pState + (numTaps - 1U);
 8001434:	44a6      	add	lr, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = outBlockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001436:	4598      	cmp	r8, r3
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8001438:	f8d0 9004 	ldr.w	r9, [r0, #4]
  pStateCur = S->pState + (numTaps - 1U);
 800143c:	eb07 0e8e 	add.w	lr, r7, lr, lsl #2
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 8001440:	fbb3 faf8 	udiv	sl, r3, r8
  while (blkCnt > 0U)
 8001444:	d834      	bhi.n	80014b0 <arm_fir_decimate_f32+0x8c>
      tapCnt--;
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M;
 8001446:	ea4f 0c88 	mov.w	ip, r8, lsl #2
  blkCnt = outBlockSize;
 800144a:	4655      	mov	r5, sl
        float32_t *pState = S->pState;                 /* State pointer */
 800144c:	463e      	mov	r6, r7
 800144e:	46f3      	mov	fp, lr
 8001450:	4643      	mov	r3, r8
 8001452:	4608      	mov	r0, r1
      *pStateCur++ = *pSrc++;
 8001454:	ecf0 7a01 	vldmia	r0!, {s15}
    } while (--i);
 8001458:	3b01      	subs	r3, #1
      *pStateCur++ = *pSrc++;
 800145a:	eceb 7a01 	vstmia	fp!, {s15}
    } while (--i);
 800145e:	d1f9      	bne.n	8001454 <arm_fir_decimate_f32+0x30>
      *pStateCur++ = *pSrc++;
 8001460:	4461      	add	r1, ip
 8001462:	44e6      	add	lr, ip
    while (tapCnt > 0U)
 8001464:	b1e4      	cbz	r4, 80014a0 <arm_fir_decimate_f32+0x7c>
 8001466:	4623      	mov	r3, r4
    acc0 = 0.0f;
 8001468:	eddf 7a12 	vldr	s15, [pc, #72]	; 80014b4 <arm_fir_decimate_f32+0x90>
    pb = pCoeffs;
 800146c:	46cb      	mov	fp, r9
    while (tapCnt > 0U)
 800146e:	4630      	mov	r0, r6
      acc0 += x0 * c0;
 8001470:	ecfb 6a01 	vldmia	fp!, {s13}
    while (tapCnt > 0U)
 8001474:	3b01      	subs	r3, #1
      acc0 += x0 * c0;
 8001476:	ecb0 7a01 	vldmia	r0!, {s14}
 800147a:	eee6 7a87 	vfma.f32	s15, s13, s14
    while (tapCnt > 0U)
 800147e:	d1f7      	bne.n	8001470 <arm_fir_decimate_f32+0x4c>
  while (blkCnt > 0U)
 8001480:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001482:	4466      	add	r6, ip

    /* The result is in the accumulator, store in the destination buffer. */
    *pDst++ = acc0;
 8001484:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 8001488:	d1e1      	bne.n	800144e <arm_fir_decimate_f32+0x2a>
    pState = pState + S->M;
 800148a:	fb0a 7c0c 	mla	ip, sl, ip, r7
 800148e:	e003      	b.n	8001498 <arm_fir_decimate_f32+0x74>
#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy data */
  while (tapCnt > 0U)
  {
    *pStateCur++ = *pState++;
 8001490:	f85c 3b04 	ldr.w	r3, [ip], #4
 8001494:	f847 3b04 	str.w	r3, [r7], #4
  while (tapCnt > 0U)
 8001498:	3c01      	subs	r4, #1
 800149a:	d1f9      	bne.n	8001490 <arm_fir_decimate_f32+0x6c>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 800149c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    acc0 = 0.0f;
 80014a0:	eddf 7a04 	vldr	s15, [pc, #16]	; 80014b4 <arm_fir_decimate_f32+0x90>
  while (blkCnt > 0U)
 80014a4:	3d01      	subs	r5, #1
    pState = pState + S->M;
 80014a6:	4466      	add	r6, ip
    *pDst++ = acc0;
 80014a8:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 80014ac:	d1cf      	bne.n	800144e <arm_fir_decimate_f32+0x2a>
 80014ae:	e7ec      	b.n	800148a <arm_fir_decimate_f32+0x66>
        float32_t *pState = S->pState;                 /* State pointer */
 80014b0:	46bc      	mov	ip, r7
 80014b2:	e7f1      	b.n	8001498 <arm_fir_decimate_f32+0x74>
 80014b4:	00000000 	.word	0x00000000

080014b8 <arm_fir_decimate_init_f32>:
        uint16_t numTaps,
        uint8_t M,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 80014b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ba:	4616      	mov	r6, r2
 80014bc:	e9dd 7206 	ldrd	r7, r2, [sp, #24]
  arm_status status;

  /* The size of the input block must be a multiple of the decimation factor */
  if ((blockSize % M) != 0U)
 80014c0:	fbb2 f4f6 	udiv	r4, r2, r6
 80014c4:	fb06 2414 	mls	r4, r6, r4, r2
 80014c8:	b96c      	cbnz	r4, 80014e6 <arm_fir_decimate_init_f32+0x2e>
  {
    /* Assign filter taps */
    S->numTaps = numTaps;

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 80014ca:	6043      	str	r3, [r0, #4]

    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014cc:	1e4b      	subs	r3, r1, #1
 80014ce:	4605      	mov	r5, r0
    S->numTaps = numTaps;
 80014d0:	8041      	strh	r1, [r0, #2]
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014d2:	441a      	add	r2, r3
 80014d4:	4621      	mov	r1, r4
 80014d6:	4638      	mov	r0, r7
 80014d8:	0092      	lsls	r2, r2, #2
 80014da:	f010 fb37 	bl	8011b4c <memset>
    S->pState = pState;

    /* Assign Decimation Factor */
    S->M = M;

    status = ARM_MATH_SUCCESS;
 80014de:	4620      	mov	r0, r4
    S->pState = pState;
 80014e0:	60af      	str	r7, [r5, #8]
    S->M = M;
 80014e2:	702e      	strb	r6, [r5, #0]
  }

  return (status);

}
 80014e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ARM_MATH_LENGTH_ERROR;
 80014e6:	f06f 0001 	mvn.w	r0, #1
}
 80014ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014ec <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 80014ec:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014ee:	4c05      	ldr	r4, [pc, #20]	; (8001504 <loadWPM+0x18>)
{
 80014f0:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014f2:	17c3      	asrs	r3, r0, #31
 80014f4:	2100      	movs	r1, #0
 80014f6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80014fa:	f7fe ffa9 	bl	8000450 <__aeabi_uldivmod>
 80014fe:	6020      	str	r0, [r4, #0]

}
 8001500:	bd10      	pop	{r4, pc}
 8001502:	bf00      	nop
 8001504:	24007af8 	.word	0x24007af8

08001508 <DoKeyer>:
#endif
}
#endif

void DoKeyer(void)
{
 8001508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 800150c:	4c9a      	ldr	r4, [pc, #616]	; (8001778 <DoKeyer+0x270>)
 800150e:	6823      	ldr	r3, [r4, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d12f      	bne.n	8001574 <DoKeyer+0x6c>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 8001514:	4a99      	ldr	r2, [pc, #612]	; (800177c <DoKeyer+0x274>)
 8001516:	7812      	ldrb	r2, [r2, #0]
 8001518:	2a02      	cmp	r2, #2
 800151a:	d029      	beq.n	8001570 <DoKeyer+0x68>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 800151c:	4d98      	ldr	r5, [pc, #608]	; (8001780 <DoKeyer+0x278>)
 800151e:	782a      	ldrb	r2, [r5, #0]
 8001520:	2a05      	cmp	r2, #5
 8001522:	d825      	bhi.n	8001570 <DoKeyer+0x68>
 8001524:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001528:	009f0070 	.word	0x009f0070
 800152c:	000600d9 	.word	0x000600d9
 8001530:	004000ad 	.word	0x004000ad
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 8001534:	4a93      	ldr	r2, [pc, #588]	; (8001784 <DoKeyer+0x27c>)
 8001536:	2001      	movs	r0, #1
 8001538:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 800153a:	2b00      	cmp	r3, #0
 800153c:	f000 80e2 	beq.w	8001704 <DoKeyer+0x1fc>
 8001540:	4f91      	ldr	r7, [pc, #580]	; (8001788 <DoKeyer+0x280>)
	tx = tx_enable;
 8001542:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 8001544:	2300      	movs	r3, #0
			CarrierEnable(1);
 8001546:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 8001548:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 800154a:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 800154c:	f003 fbdc 	bl	8004d08 <CarrierEnable>
		TXSwitch(1);
 8001550:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 8001552:	2404      	movs	r4, #4
		TXSwitch(1);
 8001554:	f003 fb74 	bl	8004c40 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001558:	f005 fbc2 	bl	8006ce0 <HAL_GetTick>
 800155c:	498b      	ldr	r1, [pc, #556]	; (800178c <DoKeyer+0x284>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800155e:	4a8c      	ldr	r2, [pc, #560]	; (8001790 <DoKeyer+0x288>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001560:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 8001562:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001564:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8001566:	7813      	ldrb	r3, [r2, #0]
 8001568:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800156c:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800156e:	7013      	strb	r3, [r2, #0]
				}
			}
			break;
		}
	}
}
 8001570:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 8001574:	f005 fbb4 	bl	8006ce0 <HAL_GetTick>
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800157e:	4290      	cmp	r0, r2
 8001580:	f200 80b9 	bhi.w	80016f6 <DoKeyer+0x1ee>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0c5      	beq.n	8001514 <DoKeyer+0xc>
 8001588:	f005 fbaa 	bl	8006ce0 <HAL_GetTick>
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	4298      	cmp	r0, r3
 8001590:	d9c0      	bls.n	8001514 <DoKeyer+0xc>
						pk = Saved_pk;
 8001592:	4f80      	ldr	r7, [pc, #512]	; (8001794 <DoKeyer+0x28c>)
			TXSwitch(0);
 8001594:	2000      	movs	r0, #0
 8001596:	f003 fb53 	bl	8004c40 <TXSwitch>
						pk = Saved_pk;
 800159a:	4e7f      	ldr	r6, [pc, #508]	; (8001798 <DoKeyer+0x290>)
			semi_qsk_timeout = 0;
 800159c:	2200      	movs	r2, #0
						pk = Saved_pk;
 800159e:	6839      	ldr	r1, [r7, #0]
 80015a0:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 80015a2:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 80015a4:	6031      	str	r1, [r6, #0]
 80015a6:	e7b5      	b.n	8001514 <DoKeyer+0xc>
	if(KEYER_DASH) {
 80015a8:	2140      	movs	r1, #64	; 0x40
 80015aa:	487c      	ldr	r0, [pc, #496]	; (800179c <DoKeyer+0x294>)
 80015ac:	f008 fd70 	bl	800a090 <HAL_GPIO_ReadPin>
 80015b0:	b948      	cbnz	r0, 80015c6 <DoKeyer+0xbe>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80015b2:	4b7b      	ldr	r3, [pc, #492]	; (80017a0 <DoKeyer+0x298>)
 80015b4:	4a76      	ldr	r2, [pc, #472]	; (8001790 <DoKeyer+0x288>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	7811      	ldrb	r1, [r2, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	bf14      	ite	ne
 80015be:	2302      	movne	r3, #2
 80015c0:	2301      	moveq	r3, #1
 80015c2:	430b      	orrs	r3, r1
 80015c4:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80015c6:	2180      	movs	r1, #128	; 0x80
 80015c8:	4874      	ldr	r0, [pc, #464]	; (800179c <DoKeyer+0x294>)
 80015ca:	f008 fd61 	bl	800a090 <HAL_GPIO_ReadPin>
 80015ce:	b948      	cbnz	r0, 80015e4 <DoKeyer+0xdc>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80015d0:	4b73      	ldr	r3, [pc, #460]	; (80017a0 <DoKeyer+0x298>)
 80015d2:	4a6f      	ldr	r2, [pc, #444]	; (8001790 <DoKeyer+0x288>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	7811      	ldrb	r1, [r2, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf14      	ite	ne
 80015dc:	2301      	movne	r3, #1
 80015de:	2302      	moveq	r3, #2
 80015e0:	430b      	orrs	r3, r1
 80015e2:	7013      	strb	r3, [r2, #0]
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 80015e4:	f005 fb7c 	bl	8006ce0 <HAL_GetTick>
 80015e8:	4b68      	ldr	r3, [pc, #416]	; (800178c <DoKeyer+0x284>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4298      	cmp	r0, r3
 80015ee:	d9bf      	bls.n	8001570 <DoKeyer+0x68>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 80015f0:	4a67      	ldr	r2, [pc, #412]	; (8001790 <DoKeyer+0x288>)
 80015f2:	7813      	ldrb	r3, [r2, #0]
 80015f4:	f013 0104 	ands.w	r1, r3, #4
 80015f8:	f000 80b9 	beq.w	800176e <DoKeyer+0x266>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015fc:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 8001600:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 8001602:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 8001604:	7029      	strb	r1, [r5, #0]
 8001606:	e7b3      	b.n	8001570 <DoKeyer+0x68>
			if((KEYER_DASH) ||
 8001608:	2140      	movs	r1, #64	; 0x40
 800160a:	4864      	ldr	r0, [pc, #400]	; (800179c <DoKeyer+0x294>)
 800160c:	f008 fd40 	bl	800a090 <HAL_GPIO_ReadPin>
 8001610:	b140      	cbz	r0, 8001624 <DoKeyer+0x11c>
					(KEYER_DOT) ||
 8001612:	2180      	movs	r1, #128	; 0x80
 8001614:	4861      	ldr	r0, [pc, #388]	; (800179c <DoKeyer+0x294>)
 8001616:	f008 fd3b 	bl	800a090 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 800161a:	b118      	cbz	r0, 8001624 <DoKeyer+0x11c>
					(keyerControl & 0x03))
 800161c:	4b5c      	ldr	r3, [pc, #368]	; (8001790 <DoKeyer+0x288>)
					(KEYER_DOT) ||
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	0798      	lsls	r0, r3, #30
 8001622:	d0a5      	beq.n	8001570 <DoKeyer+0x68>
	if(KEYER_DASH) {
 8001624:	2140      	movs	r1, #64	; 0x40
 8001626:	485d      	ldr	r0, [pc, #372]	; (800179c <DoKeyer+0x294>)
 8001628:	f008 fd32 	bl	800a090 <HAL_GPIO_ReadPin>
 800162c:	b948      	cbnz	r0, 8001642 <DoKeyer+0x13a>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800162e:	4b5c      	ldr	r3, [pc, #368]	; (80017a0 <DoKeyer+0x298>)
 8001630:	4a57      	ldr	r2, [pc, #348]	; (8001790 <DoKeyer+0x288>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	7811      	ldrb	r1, [r2, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	bf14      	ite	ne
 800163a:	2302      	movne	r3, #2
 800163c:	2301      	moveq	r3, #1
 800163e:	430b      	orrs	r3, r1
 8001640:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 8001642:	2180      	movs	r1, #128	; 0x80
 8001644:	4855      	ldr	r0, [pc, #340]	; (800179c <DoKeyer+0x294>)
 8001646:	f008 fd23 	bl	800a090 <HAL_GPIO_ReadPin>
 800164a:	b948      	cbnz	r0, 8001660 <DoKeyer+0x158>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800164c:	4b54      	ldr	r3, [pc, #336]	; (80017a0 <DoKeyer+0x298>)
 800164e:	4a50      	ldr	r2, [pc, #320]	; (8001790 <DoKeyer+0x288>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	7811      	ldrb	r1, [r2, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	bf14      	ite	ne
 8001658:	2301      	movne	r3, #1
 800165a:	2302      	moveq	r3, #2
 800165c:	430b      	orrs	r3, r1
 800165e:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8001660:	2301      	movs	r3, #1
 8001662:	702b      	strb	r3, [r5, #0]
 8001664:	e784      	b.n	8001570 <DoKeyer+0x68>
			if(keyerControl & DIT_L) {
 8001666:	4a4a      	ldr	r2, [pc, #296]	; (8001790 <DoKeyer+0x288>)
 8001668:	7813      	ldrb	r3, [r2, #0]
 800166a:	07d9      	lsls	r1, r3, #31
 800166c:	d55e      	bpl.n	800172c <DoKeyer+0x224>
				keyerControl |= DIT_PROC;
 800166e:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 8001672:	484c      	ldr	r0, [pc, #304]	; (80017a4 <DoKeyer+0x29c>)
 8001674:	4945      	ldr	r1, [pc, #276]	; (800178c <DoKeyer+0x284>)
 8001676:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 8001678:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800167a:	2303      	movs	r3, #3
				ktimer = ditTime;
 800167c:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 800167e:	702b      	strb	r3, [r5, #0]
 8001680:	e776      	b.n	8001570 <DoKeyer+0x68>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 8001682:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800178c <DoKeyer+0x284>
 8001686:	f005 fb2b 	bl	8006ce0 <HAL_GetTick>
 800168a:	f8d8 3000 	ldr.w	r3, [r8]
 800168e:	4298      	cmp	r0, r3
 8001690:	d84f      	bhi.n	8001732 <DoKeyer+0x22a>
			} else if(keyerControl & IAMBICB) {
 8001692:	4c3f      	ldr	r4, [pc, #252]	; (8001790 <DoKeyer+0x288>)
 8001694:	7823      	ldrb	r3, [r4, #0]
 8001696:	06db      	lsls	r3, r3, #27
 8001698:	f57f af6a 	bpl.w	8001570 <DoKeyer+0x68>
	if(KEYER_DASH) {
 800169c:	2140      	movs	r1, #64	; 0x40
 800169e:	483f      	ldr	r0, [pc, #252]	; (800179c <DoKeyer+0x294>)
 80016a0:	f008 fcf6 	bl	800a090 <HAL_GPIO_ReadPin>
 80016a4:	b940      	cbnz	r0, 80016b8 <DoKeyer+0x1b0>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80016a6:	4b3e      	ldr	r3, [pc, #248]	; (80017a0 <DoKeyer+0x298>)
 80016a8:	7822      	ldrb	r2, [r4, #0]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bf14      	ite	ne
 80016b0:	2302      	movne	r3, #2
 80016b2:	2301      	moveq	r3, #1
 80016b4:	4313      	orrs	r3, r2
 80016b6:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	4838      	ldr	r0, [pc, #224]	; (800179c <DoKeyer+0x294>)
 80016bc:	f008 fce8 	bl	800a090 <HAL_GPIO_ReadPin>
 80016c0:	2800      	cmp	r0, #0
 80016c2:	f47f af55 	bne.w	8001570 <DoKeyer+0x68>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80016c6:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <DoKeyer+0x298>)
 80016c8:	7822      	ldrb	r2, [r4, #0]
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	bf14      	ite	ne
 80016d0:	2301      	movne	r3, #1
 80016d2:	2302      	moveq	r3, #2
 80016d4:	4313      	orrs	r3, r2
 80016d6:	7023      	strb	r3, [r4, #0]
}
 80016d8:	e74a      	b.n	8001570 <DoKeyer+0x68>
			if(keyerControl & DAH_L) {
 80016da:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <DoKeyer+0x288>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	f013 0302 	ands.w	r3, r3, #2
 80016e2:	d00d      	beq.n	8001700 <DoKeyer+0x1f8>
				ktimer = ditTime*3;
 80016e4:	4b2f      	ldr	r3, [pc, #188]	; (80017a4 <DoKeyer+0x29c>)
				keyerState = KEYED_PREP;
 80016e6:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 80016e8:	4a28      	ldr	r2, [pc, #160]	; (800178c <DoKeyer+0x284>)
 80016ea:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 80016ec:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 80016ee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016f2:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 80016f4:	e73c      	b.n	8001570 <DoKeyer+0x68>
		TXSwitch(0);
 80016f6:	2000      	movs	r0, #0
 80016f8:	f003 faa2 	bl	8004c40 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80016fc:	6823      	ldr	r3, [r4, #0]
 80016fe:	e741      	b.n	8001584 <DoKeyer+0x7c>
				keyerState = IDLE;
 8001700:	702b      	strb	r3, [r5, #0]
 8001702:	e735      	b.n	8001570 <DoKeyer+0x68>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 8001704:	4e28      	ldr	r6, [pc, #160]	; (80017a8 <DoKeyer+0x2a0>)
 8001706:	4f20      	ldr	r7, [pc, #128]	; (8001788 <DoKeyer+0x280>)
 8001708:	7833      	ldrb	r3, [r6, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	f43f af19 	beq.w	8001542 <DoKeyer+0x3a>
 8001710:	783b      	ldrb	r3, [r7, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	f47f af15 	bne.w	8001542 <DoKeyer+0x3a>
					Saved_pk = pk;
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <DoKeyer+0x290>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <DoKeyer+0x28c>)
 800171e:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 8001720:	f003 fa8e 	bl	8004c40 <TXSwitch>
			HAL_Delay(txdelay);
 8001724:	7830      	ldrb	r0, [r6, #0]
 8001726:	f005 fae1 	bl	8006cec <HAL_Delay>
 800172a:	e70a      	b.n	8001542 <DoKeyer+0x3a>
				keyerState = CHK_DAH;
 800172c:	2302      	movs	r3, #2
 800172e:	702b      	strb	r3, [r5, #0]
 8001730:	e71e      	b.n	8001570 <DoKeyer+0x68>
				Key_state = LOW;
 8001732:	4a14      	ldr	r2, [pc, #80]	; (8001784 <DoKeyer+0x27c>)
 8001734:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 8001736:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 8001738:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 800173a:	bbb8      	cbnz	r0, 80017ac <DoKeyer+0x2a4>
	tx = tx_enable;
 800173c:	4b12      	ldr	r3, [pc, #72]	; (8001788 <DoKeyer+0x280>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 800173e:	f8df 9064 	ldr.w	r9, [pc, #100]	; 80017a4 <DoKeyer+0x29c>
	tx = tx_enable;
 8001742:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 8001744:	f003 fae0 	bl	8004d08 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001748:	f005 faca 	bl	8006ce0 <HAL_GetTick>
 800174c:	f8d9 3000 	ldr.w	r3, [r9]
 8001750:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001754:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001756:	2800      	cmp	r0, #0
 8001758:	d039      	beq.n	80017ce <DoKeyer+0x2c6>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800175a:	f005 fac1 	bl	8006ce0 <HAL_GetTick>
 800175e:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 8001762:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001764:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 8001766:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001768:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 800176c:	e700      	b.n	8001570 <DoKeyer+0x68>
					keyerControl &= ~(DAH_L);              // clear dah latch
 800176e:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 8001772:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 8001774:	7013      	strb	r3, [r2, #0]
}
 8001776:	e6fb      	b.n	8001570 <DoKeyer+0x68>
 8001778:	2400ae60 	.word	0x2400ae60
 800177c:	2400acd2 	.word	0x2400acd2
 8001780:	2400acd1 	.word	0x2400acd1
 8001784:	24005124 	.word	0x24005124
 8001788:	2400c4a8 	.word	0x2400c4a8
 800178c:	2400acdc 	.word	0x2400acdc
 8001790:	2400acd0 	.word	0x2400acd0
 8001794:	24006154 	.word	0x24006154
 8001798:	2400ad0c 	.word	0x2400ad0c
 800179c:	58020000 	.word	0x58020000
 80017a0:	2400acd8 	.word	0x2400acd8
 80017a4:	24007af8 	.word	0x24007af8
 80017a8:	2400c4a9 	.word	0x2400c4a9
	tx = tx_enable;
 80017ac:	4a09      	ldr	r2, [pc, #36]	; (80017d4 <DoKeyer+0x2cc>)
			pk = Saved_pk;
 80017ae:	4f0a      	ldr	r7, [pc, #40]	; (80017d8 <DoKeyer+0x2d0>)
 80017b0:	4e0a      	ldr	r6, [pc, #40]	; (80017dc <DoKeyer+0x2d4>)
			semi_qsk_timeout = 0;
 80017b2:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80017b4:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 80017b6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 80017e0 <DoKeyer+0x2d8>
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 80017be:	2000      	movs	r0, #0
 80017c0:	f003 fa3e 	bl	8004c40 <TXSwitch>
						pk = Saved_pk;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 80017cc:	e7c5      	b.n	800175a <DoKeyer+0x252>
 80017ce:	4e03      	ldr	r6, [pc, #12]	; (80017dc <DoKeyer+0x2d4>)
 80017d0:	4f01      	ldr	r7, [pc, #4]	; (80017d8 <DoKeyer+0x2d0>)
 80017d2:	e7f4      	b.n	80017be <DoKeyer+0x2b6>
 80017d4:	2400c4a8 	.word	0x2400c4a8
 80017d8:	24006154 	.word	0x24006154
 80017dc:	2400ad0c 	.word	0x2400ad0c
 80017e0:	24007af8 	.word	0x24007af8

080017e4 <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 80017e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017e8:	497d      	ldr	r1, [pc, #500]	; (80019e0 <cw_tx_char+0x1fc>)
 80017ea:	237e      	movs	r3, #126	; 0x7e
 80017ec:	2500      	movs	r5, #0
 80017ee:	e004      	b.n	80017fa <cw_tx_char+0x16>
 80017f0:	b2d5      	uxtb	r5, r2
 80017f2:	5d4b      	ldrb	r3, [r1, r5]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 808b 	beq.w	8001910 <cw_tx_char+0x12c>
    if(sym == ch){  // found -> transmit CW character j
 80017fa:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017fc:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 8001800:	d1f6      	bne.n	80017f0 <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 8001802:	062b      	lsls	r3, r5, #24
 8001804:	f100 80e6 	bmi.w	80019d4 <cw_tx_char+0x1f0>
 8001808:	2380      	movs	r3, #128	; 0x80
 800180a:	461e      	mov	r6, r3
 800180c:	085b      	lsrs	r3, r3, #1
 800180e:	422b      	tst	r3, r5
 8001810:	d0fb      	beq.n	800180a <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001812:	08b6      	lsrs	r6, r6, #2
 8001814:	f000 80b2 	beq.w	800197c <cw_tx_char+0x198>
 8001818:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 80019f4 <cw_tx_char+0x210>
 800181c:	4f71      	ldr	r7, [pc, #452]	; (80019e4 <cw_tx_char+0x200>)
 800181e:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 80019fc <cw_tx_char+0x218>
					Saved_pk = pk;
 8001822:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 80019f8 <cw_tx_char+0x214>
	if(!(semi_qsk_timeout))
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b93b      	cbnz	r3, 800183a <cw_tx_char+0x56>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 800182a:	4b6f      	ldr	r3, [pc, #444]	; (80019e8 <cw_tx_char+0x204>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b123      	cbz	r3, 800183a <cw_tx_char+0x56>
 8001830:	f898 3000 	ldrb.w	r3, [r8]
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 8095 	beq.w	8001964 <cw_tx_char+0x180>
	tx = tx_enable;
 800183a:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 800183c:	2300      	movs	r3, #0
			CarrierEnable(1);
 800183e:	4620      	mov	r0, r4
		semi_qsk_timeout = 0;
 8001840:	603b      	str	r3, [r7, #0]
	tx = tx_enable;
 8001842:	f888 4000 	strb.w	r4, [r8]
			CarrierEnable(1);
 8001846:	f003 fa5f 	bl	8004d08 <CarrierEnable>
		TXSwitch(1);
 800184a:	4620      	mov	r0, r4
    if(KEYER_DASH || KEYER_DOT){
 800184c:	4c67      	ldr	r4, [pc, #412]	; (80019ec <cw_tx_char+0x208>)
		TXSwitch(1);
 800184e:	f003 f9f7 	bl	8004c40 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001852:	422e      	tst	r6, r5
 8001854:	f8d9 0000 	ldr.w	r0, [r9]
 8001858:	bf14      	ite	ne
 800185a:	f04f 0b03 	movne.w	fp, #3
 800185e:	f04f 0b01 	moveq.w	fp, #1
 8001862:	fb00 fb0b 	mul.w	fp, r0, fp
  uint32_t event = HAL_GetTick() + ms;
 8001866:	f005 fa3b 	bl	8006ce0 <HAL_GetTick>
 800186a:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 800186c:	e00a      	b.n	8001884 <cw_tx_char+0xa0>
    if(KEYER_DASH || KEYER_DOT){
 800186e:	f008 fc0f 	bl	800a090 <HAL_GPIO_ReadPin>
 8001872:	4603      	mov	r3, r0
 8001874:	2180      	movs	r1, #128	; 0x80
 8001876:	4620      	mov	r0, r4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d04c      	beq.n	8001916 <cw_tx_char+0x132>
 800187c:	f008 fc08 	bl	800a090 <HAL_GPIO_ReadPin>
 8001880:	2800      	cmp	r0, #0
 8001882:	d048      	beq.n	8001916 <cw_tx_char+0x132>
  while(HAL_GetTick() < event){
 8001884:	f005 fa2c 	bl	8006ce0 <HAL_GetTick>
 8001888:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 800188a:	2140      	movs	r1, #64	; 0x40
 800188c:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800188e:	459b      	cmp	fp, r3
 8001890:	d8ed      	bhi.n	800186e <cw_tx_char+0x8a>
	if(!(semi_qsk_timeout))
 8001892:	6838      	ldr	r0, [r7, #0]
 8001894:	2800      	cmp	r0, #0
 8001896:	d151      	bne.n	800193c <cw_tx_char+0x158>
	tx = tx_enable;
 8001898:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 800189c:	f003 fa34 	bl	8004d08 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80018a0:	f005 fa1e 	bl	8006ce0 <HAL_GetTick>
 80018a4:	f8d9 b000 	ldr.w	fp, [r9]
 80018a8:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 80018ac:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d04c      	beq.n	800194c <cw_tx_char+0x168>
  uint32_t event = HAL_GetTick() + ms;
 80018b2:	f005 fa15 	bl	8006ce0 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018b6:	4c4d      	ldr	r4, [pc, #308]	; (80019ec <cw_tx_char+0x208>)
  uint32_t event = HAL_GetTick() + ms;
 80018b8:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 80018ba:	e008      	b.n	80018ce <cw_tx_char+0xea>
    if(KEYER_DASH || KEYER_DOT){
 80018bc:	f008 fbe8 	bl	800a090 <HAL_GPIO_ReadPin>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2180      	movs	r1, #128	; 0x80
 80018c4:	4620      	mov	r0, r4
 80018c6:	b3b3      	cbz	r3, 8001936 <cw_tx_char+0x152>
 80018c8:	f008 fbe2 	bl	800a090 <HAL_GPIO_ReadPin>
 80018cc:	b398      	cbz	r0, 8001936 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 80018ce:	f005 fa07 	bl	8006ce0 <HAL_GetTick>
 80018d2:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018d4:	2140      	movs	r1, #64	; 0x40
 80018d6:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018d8:	459b      	cmp	fp, r3
 80018da:	d8ef      	bhi.n	80018bc <cw_tx_char+0xd8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 80018dc:	0876      	lsrs	r6, r6, #1
 80018de:	d1a2      	bne.n	8001826 <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018e0:	f8d9 6000 	ldr.w	r6, [r9]
  uint32_t event = HAL_GetTick() + ms;
 80018e4:	f005 f9fc 	bl	8006ce0 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018e8:	4c40      	ldr	r4, [pc, #256]	; (80019ec <cw_tx_char+0x208>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018ea:	0076      	lsls	r6, r6, #1
  uint32_t event = HAL_GetTick() + ms;
 80018ec:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 80018ee:	e008      	b.n	8001902 <cw_tx_char+0x11e>
    if(KEYER_DASH || KEYER_DOT){
 80018f0:	f008 fbce 	bl	800a090 <HAL_GPIO_ReadPin>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2180      	movs	r1, #128	; 0x80
 80018f8:	4620      	mov	r0, r4
 80018fa:	b1e3      	cbz	r3, 8001936 <cw_tx_char+0x152>
 80018fc:	f008 fbc8 	bl	800a090 <HAL_GPIO_ReadPin>
 8001900:	b1c8      	cbz	r0, 8001936 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 8001902:	f005 f9ed 	bl	8006ce0 <HAL_GetTick>
 8001906:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8001908:	2140      	movs	r1, #64	; 0x40
 800190a:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800190c:	429e      	cmp	r6, r3
 800190e:	d8ef      	bhi.n	80018f0 <cw_tx_char+0x10c>
      }
      break; // next character
    }
  }
  return 0;
 8001910:	2000      	movs	r0, #0
}
 8001912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!(semi_qsk_timeout))
 8001916:	6838      	ldr	r0, [r7, #0]
 8001918:	2800      	cmp	r0, #0
 800191a:	d14a      	bne.n	80019b2 <cw_tx_char+0x1ce>
	tx = tx_enable;
 800191c:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8001920:	f003 f9f2 	bl	8004d08 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001924:	f005 f9dc 	bl	8006ce0 <HAL_GetTick>
 8001928:	f8d9 3000 	ldr.w	r3, [r9]
 800192c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001930:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001932:	2800      	cmp	r0, #0
 8001934:	d050      	beq.n	80019d8 <cw_tx_char+0x1f4>
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001936:	2001      	movs	r0, #1
}
 8001938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	tx = tx_enable;
 800193c:	2300      	movs	r3, #0
			pk = Saved_pk;
 800193e:	4a2c      	ldr	r2, [pc, #176]	; (80019f0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8001940:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8001944:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8001946:	f8da 3000 	ldr.w	r3, [sl]
 800194a:	6013      	str	r3, [r2, #0]
			TXSwitch(0);
 800194c:	2000      	movs	r0, #0
 800194e:	f003 f977 	bl	8004c40 <TXSwitch>
			semi_qsk_timeout = 0;
 8001952:	2300      	movs	r3, #0
						pk = Saved_pk;
 8001954:	4a26      	ldr	r2, [pc, #152]	; (80019f0 <cw_tx_char+0x20c>)
			semi_qsk_timeout = 0;
 8001956:	603b      	str	r3, [r7, #0]
						pk = Saved_pk;
 8001958:	f8da 3000 	ldr.w	r3, [sl]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 800195c:	f8d9 b000 	ldr.w	fp, [r9]
						pk = Saved_pk;
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	e7a6      	b.n	80018b2 <cw_tx_char+0xce>
					Saved_pk = pk;
 8001964:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <cw_tx_char+0x20c>)
			TXSwitch(1);
 8001966:	2001      	movs	r0, #1
					Saved_pk = pk;
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f8ca 3000 	str.w	r3, [sl]
			TXSwitch(1);
 800196e:	f003 f967 	bl	8004c40 <TXSwitch>
			HAL_Delay(txdelay);
 8001972:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <cw_tx_char+0x204>)
 8001974:	7818      	ldrb	r0, [r3, #0]
 8001976:	f005 f9b9 	bl	8006cec <HAL_Delay>
 800197a:	e75e      	b.n	800183a <cw_tx_char+0x56>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <cw_tx_char+0x210>)
    if(KEYER_DASH || KEYER_DOT){
 800197e:	4c1b      	ldr	r4, [pc, #108]	; (80019ec <cw_tx_char+0x208>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001980:	681e      	ldr	r6, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 8001982:	f005 f9ad 	bl	8006ce0 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001986:	00b6      	lsls	r6, r6, #2
  uint32_t event = HAL_GetTick() + ms;
 8001988:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 800198a:	e00a      	b.n	80019a2 <cw_tx_char+0x1be>
    if(KEYER_DASH || KEYER_DOT){
 800198c:	f008 fb80 	bl	800a090 <HAL_GPIO_ReadPin>
 8001990:	4603      	mov	r3, r0
 8001992:	2180      	movs	r1, #128	; 0x80
 8001994:	4620      	mov	r0, r4
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0ba      	beq.n	8001910 <cw_tx_char+0x12c>
 800199a:	f008 fb79 	bl	800a090 <HAL_GPIO_ReadPin>
 800199e:	2800      	cmp	r0, #0
 80019a0:	d0b6      	beq.n	8001910 <cw_tx_char+0x12c>
  while(HAL_GetTick() < event){
 80019a2:	f005 f99d 	bl	8006ce0 <HAL_GetTick>
 80019a6:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80019a8:	2140      	movs	r1, #64	; 0x40
 80019aa:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80019ac:	429e      	cmp	r6, r3
 80019ae:	d8ed      	bhi.n	800198c <cw_tx_char+0x1a8>
 80019b0:	e7ae      	b.n	8001910 <cw_tx_char+0x12c>
	tx = tx_enable;
 80019b2:	2300      	movs	r3, #0
			pk = Saved_pk;
 80019b4:	4d10      	ldr	r5, [pc, #64]	; (80019f8 <cw_tx_char+0x214>)
 80019b6:	4c0e      	ldr	r4, [pc, #56]	; (80019f0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 80019b8:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 80019bc:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 80019be:	682b      	ldr	r3, [r5, #0]
 80019c0:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 80019c2:	2000      	movs	r0, #0
 80019c4:	f003 f93c 	bl	8004c40 <TXSwitch>
			semi_qsk_timeout = 0;
 80019c8:	2200      	movs	r2, #0
						pk = Saved_pk;
 80019ca:	682b      	ldr	r3, [r5, #0]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 80019cc:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 80019ce:	603a      	str	r2, [r7, #0]
						pk = Saved_pk;
 80019d0:	6023      	str	r3, [r4, #0]
 80019d2:	e79e      	b.n	8001912 <cw_tx_char+0x12e>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80019d4:	2640      	movs	r6, #64	; 0x40
 80019d6:	e71f      	b.n	8001818 <cw_tx_char+0x34>
 80019d8:	4d07      	ldr	r5, [pc, #28]	; (80019f8 <cw_tx_char+0x214>)
 80019da:	4c05      	ldr	r4, [pc, #20]	; (80019f0 <cw_tx_char+0x20c>)
 80019dc:	e7f1      	b.n	80019c2 <cw_tx_char+0x1de>
 80019de:	bf00      	nop
 80019e0:	08018a90 	.word	0x08018a90
 80019e4:	2400ae60 	.word	0x2400ae60
 80019e8:	2400c4a9 	.word	0x2400c4a9
 80019ec:	58020000 	.word	0x58020000
 80019f0:	2400ad0c 	.word	0x2400ad0c
 80019f4:	24007af8 	.word	0x24007af8
 80019f8:	24006154 	.word	0x24006154
 80019fc:	2400c4a8 	.word	0x2400c4a8

08001a00 <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 8001a00:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 8001a02:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8001a06:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <SendCWMessage+0x28>)
 8001a08:	012a      	lsls	r2, r5, #4
 8001a0a:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 8001a0e:	5c98      	ldrb	r0, [r3, r2]
 8001a10:	b148      	cbz	r0, 8001a26 <SendCWMessage+0x26>
 8001a12:	2400      	movs	r4, #0
 8001a14:	e002      	b.n	8001a1c <SendCWMessage+0x1c>
 8001a16:	b2e4      	uxtb	r4, r4
 8001a18:	5d28      	ldrb	r0, [r5, r4]
 8001a1a:	b120      	cbz	r0, 8001a26 <SendCWMessage+0x26>
 8001a1c:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8001a1e:	f7ff fee1 	bl	80017e4 <cw_tx_char>
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d0f7      	beq.n	8001a16 <SendCWMessage+0x16>
}
 8001a26:	bd38      	pop	{r3, r4, r5, pc}
 8001a28:	24000000 	.word	0x24000000

08001a2c <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <Load_Presets+0x40>)
{
 8001a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a32:	4c0f      	ldr	r4, [pc, #60]	; (8001a70 <Load_Presets+0x44>)
 8001a34:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8001a38:	4f0e      	ldr	r7, [pc, #56]	; (8001a74 <Load_Presets+0x48>)
 8001a3a:	4e0f      	ldr	r6, [pc, #60]	; (8001a78 <Load_Presets+0x4c>)
 8001a3c:	4d0f      	ldr	r5, [pc, #60]	; (8001a7c <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8001a3e:	4621      	mov	r1, r4
 8001a40:	4618      	mov	r0, r3
 8001a42:	f010 fe85 	bl	8012750 <strcpy>
 8001a46:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8001a48:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8001a4c:	3410      	adds	r4, #16
 8001a4e:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8001a50:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8001a54:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8001a58:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8001a5c:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8001a5e:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8001a62:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8001a66:	d1ea      	bne.n	8001a3e <Load_Presets+0x12>
	}
}
 8001a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a6c:	2400ad10 	.word	0x2400ad10
 8001a70:	24000120 	.word	0x24000120
 8001a74:	0801cb20 	.word	0x0801cb20
 8001a78:	0801cb57 	.word	0x0801cb57
 8001a7c:	0801cb0f 	.word	0x0801cb0f

08001a80 <SetBW>:
//-----------------------------------------------------------------------------
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	if (newbw == CurrentBW)
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <SetBW+0x74>)
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	4282      	cmp	r2, r0
 8001a86:	d034      	beq.n	8001af2 <SetBW+0x72>
		return;

	CurrentBW = newbw;
	switch(CurrentMode)
 8001a88:	4a1b      	ldr	r2, [pc, #108]	; (8001af8 <SetBW+0x78>)
{
 8001a8a:	b410      	push	{r4}
	CurrentBW = newbw;
 8001a8c:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001a8e:	7813      	ldrb	r3, [r2, #0]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d026      	beq.n	8001ae2 <SetBW+0x62>
 8001a94:	d812      	bhi.n	8001abc <SetBW+0x3c>
		break;
#endif
	case LSB :

		bw[LSB] = newbw;
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001a96:	1e02      	subs	r2, r0, #0
		bw[LSB] = newbw;
 8001a98:	4918      	ldr	r1, [pc, #96]	; (8001afc <SetBW+0x7c>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <SetBW+0x80>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001a9c:	bf18      	it	ne
 8001a9e:	2201      	movne	r2, #1
		LSBindex = 0; // TODO toglimi
 8001aa0:	4c18      	ldr	r4, [pc, #96]	; (8001b04 <SetBW+0x84>)
		bw[LSB] = newbw;
 8001aa2:	7048      	strb	r0, [r1, #1]
	case USB :

		bw[USB] = newbw;
		USBindex = (newbw == Narrow) ? 0 : 1;
		AMindex = (newbw == Narrow) ? 0 : 1;
		USBindex = 0; // TODO toglimi
 8001aa4:	2000      	movs	r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001aa6:	801a      	strh	r2, [r3, #0]
#ifdef PRECALC_MASKS
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001aa8:	4917      	ldr	r1, [pc, #92]	; (8001b08 <SetBW+0x88>)
 8001aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001aae:	8020      	strh	r0, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001ab0:	4a16      	ldr	r2, [pc, #88]	; (8001b0c <SetBW+0x8c>)
 8001ab2:	4817      	ldr	r0, [pc, #92]	; (8001b10 <SetBW+0x90>)
		break;

	default :
		break;
	}
}	
 8001ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001ab8:	f001 b870 	b.w	8002b9c <SDR_2R_toC_f32>
	switch(CurrentMode)
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d10d      	bne.n	8001adc <SetBW+0x5c>
		bw[CW] = newbw;
 8001ac0:	4c0e      	ldr	r4, [pc, #56]	; (8001afc <SetBW+0x7c>)
		CWindex = 0; // TODO toglimi
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4a13      	ldr	r2, [pc, #76]	; (8001b14 <SetBW+0x94>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 8001aca:	70e0      	strb	r0, [r4, #3]
		CWindex = 0; // TODO toglimi
 8001acc:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001ace:	4812      	ldr	r0, [pc, #72]	; (8001b18 <SetBW+0x98>)
 8001ad0:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <SetBW+0x8c>)
 8001ad2:	4912      	ldr	r1, [pc, #72]	; (8001b1c <SetBW+0x9c>)
}	
 8001ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001ad8:	f001 b860 	b.w	8002b9c <SDR_2R_toC_f32>
}	
 8001adc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ae0:	4770      	bx	lr
		bw[USB] = newbw;
 8001ae2:	4906      	ldr	r1, [pc, #24]	; (8001afc <SetBW+0x7c>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ae4:	1e02      	subs	r2, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <SetBW+0x80>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ae8:	bf18      	it	ne
 8001aea:	2201      	movne	r2, #1
		USBindex = 0; // TODO toglimi
 8001aec:	4c0c      	ldr	r4, [pc, #48]	; (8001b20 <SetBW+0xa0>)
		bw[USB] = newbw;
 8001aee:	7088      	strb	r0, [r1, #2]
 8001af0:	e7d8      	b.n	8001aa4 <SetBW+0x24>
 8001af2:	4770      	bx	lr
 8001af4:	24000eeb 	.word	0x24000eeb
 8001af8:	24000eec 	.word	0x24000eec
 8001afc:	24007aec 	.word	0x24007aec
 8001b00:	240006cc 	.word	0x240006cc
 8001b04:	2400612c 	.word	0x2400612c
 8001b08:	0801ab10 	.word	0x0801ab10
 8001b0c:	20006800 	.word	0x20006800
 8001b10:	0801bb10 	.word	0x0801bb10
 8001b14:	24000ee8 	.word	0x24000ee8
 8001b18:	08019b10 	.word	0x08019b10
 8001b1c:	08018b10 	.word	0x08018b10
 8001b20:	240061bc 	.word	0x240061bc

08001b24 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8001b24:	4b25      	ldr	r3, [pc, #148]	; (8001bbc <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8001b26:	4a26      	ldr	r2, [pc, #152]	; (8001bc0 <SetAGC+0x9c>)
{
 8001b28:	b410      	push	{r4}
	switch(CurrentMode)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8001b2c:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d811      	bhi.n	8001b56 <SetAGC+0x32>
 8001b32:	e8df f003 	tbb	[pc, r3]
 8001b36:	2333      	.short	0x2333
 8001b38:	0213      	.short	0x0213
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8001b3a:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <SetAGC+0xa0>)
	case CW :       agc[CW] = newAGC;
 8001b3c:	4922      	ldr	r1, [pc, #136]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b3e:	4c23      	ldr	r4, [pc, #140]	; (8001bcc <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8001b40:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001b44:	4a22      	ldr	r2, [pc, #136]	; (8001bd0 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b46:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8001b4a:	681b      	ldr	r3, [r3, #0]
	case CW :       agc[CW] = newAGC;
 8001b4c:	70c8      	strb	r0, [r1, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b4e:	4921      	ldr	r1, [pc, #132]	; (8001bd4 <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001b50:	60d3      	str	r3, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b52:	f8a1 c006 	strh.w	ip, [r1, #6]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8001b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b5a:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001b5e:	491a      	ldr	r1, [pc, #104]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b60:	4c1a      	ldr	r4, [pc, #104]	; (8001bcc <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8001b62:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case USB :      agc[USB] = newAGC;
 8001b66:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b68:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001b6c:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b6e:	4919      	ldr	r1, [pc, #100]	; (8001bd4 <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001b70:	681b      	ldr	r3, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b72:	808c      	strh	r4, [r1, #4]
	Decay[USB]  = AGC_decay[newAGC];
 8001b74:	6093      	str	r3, [r2, #8]
}	
 8001b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b7a:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001b7c:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001b7e:	4912      	ldr	r1, [pc, #72]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b80:	4c12      	ldr	r4, [pc, #72]	; (8001bcc <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001b82:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8001b86:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b88:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001b8c:	4a10      	ldr	r2, [pc, #64]	; (8001bd0 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b8e:	4911      	ldr	r1, [pc, #68]	; (8001bd4 <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001b90:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b92:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8001b94:	6053      	str	r3, [r2, #4]
}	
 8001b96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b9a:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001b9e:	490a      	ldr	r1, [pc, #40]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001ba0:	4c0a      	ldr	r4, [pc, #40]	; (8001bcc <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8001ba2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 8001ba6:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001ba8:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001bac:	4a08      	ldr	r2, [pc, #32]	; (8001bd0 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bae:	4909      	ldr	r1, [pc, #36]	; (8001bd4 <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001bb0:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bb2:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8001bb4:	6013      	str	r3, [r2, #0]
}	
 8001bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	24000eec 	.word	0x24000eec
 8001bc0:	24000eea 	.word	0x24000eea
 8001bc4:	240006c4 	.word	0x240006c4
 8001bc8:	24007ae0 	.word	0x24007ae0
 8001bcc:	24005118 	.word	0x24005118
 8001bd0:	24000ef0 	.word	0x24000ef0
 8001bd4:	2400511c 	.word	0x2400511c

08001bd8 <Tune_Preset>:
{
 8001bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq = psets[Idx].freq;
 8001bda:	4e3c      	ldr	r6, [pc, #240]	; (8001ccc <Tune_Preset+0xf4>)
 8001bdc:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001be0:	4a3b      	ldr	r2, [pc, #236]	; (8001cd0 <Tune_Preset+0xf8>)
{
 8001be2:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8001be4:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	if (CurrentMode == newmode)
 8001be8:	4f3a      	ldr	r7, [pc, #232]	; (8001cd4 <Tune_Preset+0xfc>)
	LOfreq = psets[Idx].freq;
 8001bea:	0045      	lsls	r5, r0, #1
 8001bec:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8001bee:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8001bf0:	6011      	str	r1, [r2, #0]
	if (CurrentMode == newmode)
 8001bf2:	783a      	ldrb	r2, [r7, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d00e      	beq.n	8001c16 <Tune_Preset+0x3e>
		return;

	CurrentMode = newmode;
 8001bf8:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	d80b      	bhi.n	8001c16 <Tune_Preset+0x3e>
 8001bfe:	e8df f003 	tbb	[pc, r3]
 8001c02:	4940      	.short	0x4940
 8001c04:	0252      	.short	0x0252
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001c06:	4b34      	ldr	r3, [pc, #208]	; (8001cd8 <Tune_Preset+0x100>)
 8001c08:	78d8      	ldrb	r0, [r3, #3]
 8001c0a:	f7ff ff39 	bl	8001a80 <SetBW>
 8001c0e:	4b33      	ldr	r3, [pc, #204]	; (8001cdc <Tune_Preset+0x104>)
 8001c10:	78d8      	ldrb	r0, [r3, #3]
 8001c12:	f7ff ff87 	bl	8001b24 <SetAGC>
	SetBW( psets[Idx].bw);
 8001c16:	4425      	add	r5, r4
	if (newbw == CurrentBW)
 8001c18:	4a31      	ldr	r2, [pc, #196]	; (8001ce0 <Tune_Preset+0x108>)
	SetBW( psets[Idx].bw);
 8001c1a:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
	if (newbw == CurrentBW)
 8001c1e:	7811      	ldrb	r1, [r2, #0]
	SetBW( psets[Idx].bw);
 8001c20:	7d6b      	ldrb	r3, [r5, #21]
	if (newbw == CurrentBW)
 8001c22:	4299      	cmp	r1, r3
 8001c24:	d012      	beq.n	8001c4c <Tune_Preset+0x74>
	switch(CurrentMode)
 8001c26:	7839      	ldrb	r1, [r7, #0]
	CurrentBW = newbw;
 8001c28:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8001c2a:	2902      	cmp	r1, #2
 8001c2c:	d044      	beq.n	8001cb8 <Tune_Preset+0xe0>
 8001c2e:	d916      	bls.n	8001c5e <Tune_Preset+0x86>
 8001c30:	2903      	cmp	r1, #3
 8001c32:	d10b      	bne.n	8001c4c <Tune_Preset+0x74>
		bw[CW] = newbw;
 8001c34:	4928      	ldr	r1, [pc, #160]	; (8001cd8 <Tune_Preset+0x100>)
		CWindex = 0; // TODO toglimi
 8001c36:	4a2b      	ldr	r2, [pc, #172]	; (8001ce4 <Tune_Preset+0x10c>)
		bw[CW] = newbw;
 8001c38:	70cb      	strb	r3, [r1, #3]
		CWindex = 0; // TODO toglimi
 8001c3a:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c40:	4829      	ldr	r0, [pc, #164]	; (8001ce8 <Tune_Preset+0x110>)
		CWindex = 0; // TODO toglimi
 8001c42:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001c44:	4a29      	ldr	r2, [pc, #164]	; (8001cec <Tune_Preset+0x114>)
 8001c46:	492a      	ldr	r1, [pc, #168]	; (8001cf0 <Tune_Preset+0x118>)
 8001c48:	f000 ffa8 	bl	8002b9c <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001c4c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001c50:	4828      	ldr	r0, [pc, #160]	; (8001cf4 <Tune_Preset+0x11c>)
 8001c52:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8001c56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8001c5a:	f010 bd79 	b.w	8012750 <strcpy>
		bw[LSB] = newbw;
 8001c5e:	491e      	ldr	r1, [pc, #120]	; (8001cd8 <Tune_Preset+0x100>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c60:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <Tune_Preset+0x120>)
		bw[LSB] = newbw;
 8001c62:	704b      	strb	r3, [r1, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001c64:	3b00      	subs	r3, #0
 8001c66:	bf18      	it	ne
 8001c68:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c6a:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 8001c6c:	4a23      	ldr	r2, [pc, #140]	; (8001cfc <Tune_Preset+0x124>)
		USBindex = 0; // TODO toglimi
 8001c6e:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001c70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c74:	4822      	ldr	r0, [pc, #136]	; (8001d00 <Tune_Preset+0x128>)
		USBindex = 0; // TODO toglimi
 8001c76:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001c78:	4a1c      	ldr	r2, [pc, #112]	; (8001cec <Tune_Preset+0x114>)
 8001c7a:	4922      	ldr	r1, [pc, #136]	; (8001d04 <Tune_Preset+0x12c>)
 8001c7c:	f000 ff8e 	bl	8002b9c <SDR_2R_toC_f32>
		break;
 8001c80:	e7e4      	b.n	8001c4c <Tune_Preset+0x74>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <Tune_Preset+0x100>)
 8001c84:	7818      	ldrb	r0, [r3, #0]
 8001c86:	f7ff fefb 	bl	8001a80 <SetBW>
 8001c8a:	4b14      	ldr	r3, [pc, #80]	; (8001cdc <Tune_Preset+0x104>)
 8001c8c:	7818      	ldrb	r0, [r3, #0]
 8001c8e:	f7ff ff49 	bl	8001b24 <SetAGC>
		break;
 8001c92:	e7c0      	b.n	8001c16 <Tune_Preset+0x3e>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001c94:	4b10      	ldr	r3, [pc, #64]	; (8001cd8 <Tune_Preset+0x100>)
 8001c96:	7858      	ldrb	r0, [r3, #1]
 8001c98:	f7ff fef2 	bl	8001a80 <SetBW>
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <Tune_Preset+0x104>)
 8001c9e:	7858      	ldrb	r0, [r3, #1]
 8001ca0:	f7ff ff40 	bl	8001b24 <SetAGC>
		break;
 8001ca4:	e7b7      	b.n	8001c16 <Tune_Preset+0x3e>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <Tune_Preset+0x100>)
 8001ca8:	7898      	ldrb	r0, [r3, #2]
 8001caa:	f7ff fee9 	bl	8001a80 <SetBW>
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <Tune_Preset+0x104>)
 8001cb0:	7898      	ldrb	r0, [r3, #2]
 8001cb2:	f7ff ff37 	bl	8001b24 <SetAGC>
		break;
 8001cb6:	e7ae      	b.n	8001c16 <Tune_Preset+0x3e>
		bw[USB] = newbw;
 8001cb8:	4907      	ldr	r1, [pc, #28]	; (8001cd8 <Tune_Preset+0x100>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001cba:	4a0f      	ldr	r2, [pc, #60]	; (8001cf8 <Tune_Preset+0x120>)
		bw[USB] = newbw;
 8001cbc:	708b      	strb	r3, [r1, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001cbe:	3b00      	subs	r3, #0
 8001cc0:	bf18      	it	ne
 8001cc2:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001cc4:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8001cc6:	4a10      	ldr	r2, [pc, #64]	; (8001d08 <Tune_Preset+0x130>)
 8001cc8:	e7d1      	b.n	8001c6e <Tune_Preset+0x96>
 8001cca:	bf00      	nop
 8001ccc:	2400ad10 	.word	0x2400ad10
 8001cd0:	24006128 	.word	0x24006128
 8001cd4:	24000eec 	.word	0x24000eec
 8001cd8:	24007aec 	.word	0x24007aec
 8001cdc:	24007ae0 	.word	0x24007ae0
 8001ce0:	24000eeb 	.word	0x24000eeb
 8001ce4:	24000ee8 	.word	0x24000ee8
 8001ce8:	08019b10 	.word	0x08019b10
 8001cec:	20006800 	.word	0x20006800
 8001cf0:	08018b10 	.word	0x08018b10
 8001cf4:	2400ace4 	.word	0x2400ace4
 8001cf8:	240006cc 	.word	0x240006cc
 8001cfc:	2400612c 	.word	0x2400612c
 8001d00:	0801bb10 	.word	0x0801bb10
 8001d04:	0801ab10 	.word	0x0801ab10
 8001d08:	240061bc 	.word	0x240061bc

08001d0c <SetMode>:
{
 8001d0c:	b508      	push	{r3, lr}
	if (CurrentMode == newmode)
 8001d0e:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <SetMode+0x6c>)
 8001d10:	781a      	ldrb	r2, [r3, #0]
 8001d12:	4282      	cmp	r2, r0
 8001d14:	d006      	beq.n	8001d24 <SetMode+0x18>
	CurrentMode = newmode;
 8001d16:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001d18:	2803      	cmp	r0, #3
 8001d1a:	d803      	bhi.n	8001d24 <SetMode+0x18>
 8001d1c:	e8df f000 	tbb	[pc, r0]
 8001d20:	0321170d 	.word	0x0321170d
		break;

	default :
		break;
	}
}	
 8001d24:	bd08      	pop	{r3, pc}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <SetMode+0x70>)
 8001d28:	78d8      	ldrb	r0, [r3, #3]
 8001d2a:	f7ff fea9 	bl	8001a80 <SetBW>
 8001d2e:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <SetMode+0x74>)
 8001d30:	78d8      	ldrb	r0, [r3, #3]
}	
 8001d32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001d36:	f7ff bef5 	b.w	8001b24 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <SetMode+0x70>)
 8001d3c:	7818      	ldrb	r0, [r3, #0]
 8001d3e:	f7ff fe9f 	bl	8001a80 <SetBW>
 8001d42:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <SetMode+0x74>)
 8001d44:	7818      	ldrb	r0, [r3, #0]
}	
 8001d46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001d4a:	f7ff beeb 	b.w	8001b24 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <SetMode+0x70>)
 8001d50:	7858      	ldrb	r0, [r3, #1]
 8001d52:	f7ff fe95 	bl	8001a80 <SetBW>
 8001d56:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <SetMode+0x74>)
 8001d58:	7858      	ldrb	r0, [r3, #1]
}	
 8001d5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001d5e:	f7ff bee1 	b.w	8001b24 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <SetMode+0x70>)
 8001d64:	7898      	ldrb	r0, [r3, #2]
 8001d66:	f7ff fe8b 	bl	8001a80 <SetBW>
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SetMode+0x74>)
 8001d6c:	7898      	ldrb	r0, [r3, #2]
}	
 8001d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001d72:	f7ff bed7 	b.w	8001b24 <SetAGC>
 8001d76:	bf00      	nop
 8001d78:	24000eec 	.word	0x24000eec
 8001d7c:	24007aec 	.word	0x24007aec
 8001d80:	24007ae0 	.word	0x24007ae0
 8001d84:	00000000 	.word	0x00000000

08001d88 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8001d88:	2809      	cmp	r0, #9
{
 8001d8a:	b508      	push	{r3, lr}
	if (idx == 9)
 8001d8c:	d012      	beq.n	8001db4 <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8001d8e:	f1c0 0005 	rsb	r0, r0, #5
 8001d92:	ee07 0a90 	vmov	s15, r0
 8001d96:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 8001dc0 <SetFstep+0x38>
 8001d9a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001d9e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8001da2:	f012 fe15 	bl	80149d0 <exp>
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <SetFstep+0x40>)
 8001da8:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8001dac:	ee17 3a90 	vmov	r3, s15
 8001db0:	6013      	str	r3, [r2, #0]
}	
 8001db2:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8001db4:	f242 3328 	movw	r3, #9000	; 0x2328
 8001db8:	4a03      	ldr	r2, [pc, #12]	; (8001dc8 <SetFstep+0x40>)
 8001dba:	6013      	str	r3, [r2, #0]
}	
 8001dbc:	bd08      	pop	{r3, pc}
 8001dbe:	bf00      	nop
 8001dc0:	bbb55516 	.word	0xbbb55516
 8001dc4:	40026bb1 	.word	0x40026bb1
 8001dc8:	24005110 	.word	0x24005110

08001dcc <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001dcc:	4b2f      	ldr	r3, [pc, #188]	; (8001e8c <FplusClicked+0xc0>)
 8001dce:	ee07 0a90 	vmov	s15, r0
 8001dd2:	4a2f      	ldr	r2, [pc, #188]	; (8001e90 <FplusClicked+0xc4>)
 8001dd4:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001dd8:	ed93 6a00 	vldr	s12, [r3]
 8001ddc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001de0:	ed92 7a00 	vldr	s14, [r2]
 8001de4:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001de8:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <FplusClicked+0xc8>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001dea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = min(LOfreq, 50000000.f);
 8001dee:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8001e98 <FplusClicked+0xcc>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001df2:	492a      	ldr	r1, [pc, #168]	; (8001e9c <FplusClicked+0xd0>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001df4:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001df8:	4829      	ldr	r0, [pc, #164]	; (8001ea0 <FplusClicked+0xd4>)
{	
 8001dfa:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001dfc:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e00:	781b      	ldrb	r3, [r3, #0]
	psets[0].bw = bw[CurrentMode];
 8001e02:	4c28      	ldr	r4, [pc, #160]	; (8001ea4 <FplusClicked+0xd8>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e04:	750b      	strb	r3, [r1, #20]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e06:	eea6 7b04 	vfma.f64	d7, d6, d4
 8001e0a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8001e0e:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8001e12:	ed82 7a00 	vstr	s14, [r2]
	psets[0].bw = bw[CurrentMode];
 8001e16:	5ce2      	ldrb	r2, [r4, r3]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e18:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001e1c:	754a      	strb	r2, [r1, #21]
	if (newbw == CurrentBW)
 8001e1e:	7801      	ldrb	r1, [r0, #0]
 8001e20:	4291      	cmp	r1, r2
 8001e22:	d010      	beq.n	8001e46 <FplusClicked+0x7a>
	switch(CurrentMode)
 8001e24:	2b02      	cmp	r3, #2
	CurrentBW = newbw;
 8001e26:	7002      	strb	r2, [r0, #0]
	switch(CurrentMode)
 8001e28:	d029      	beq.n	8001e7e <FplusClicked+0xb2>
 8001e2a:	d912      	bls.n	8001e52 <FplusClicked+0x86>
 8001e2c:	2b03      	cmp	r3, #3
 8001e2e:	d10a      	bne.n	8001e46 <FplusClicked+0x7a>
		CWindex = 0; // TODO toglimi
 8001e30:	491d      	ldr	r1, [pc, #116]	; (8001ea8 <FplusClicked+0xdc>)
 8001e32:	2000      	movs	r0, #0
		bw[CW] = newbw;
 8001e34:	70e2      	strb	r2, [r4, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8001e3a:	8008      	strh	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	; (8001eac <FplusClicked+0xe0>)
 8001e3e:	491c      	ldr	r1, [pc, #112]	; (8001eb0 <FplusClicked+0xe4>)
 8001e40:	481c      	ldr	r0, [pc, #112]	; (8001eb4 <FplusClicked+0xe8>)
 8001e42:	f000 feab 	bl	8002b9c <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001e46:	4915      	ldr	r1, [pc, #84]	; (8001e9c <FplusClicked+0xd0>)
 8001e48:	481b      	ldr	r0, [pc, #108]	; (8001eb8 <FplusClicked+0xec>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8001e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001e4e:	f010 bc7f 	b.w	8012750 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001e52:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <FplusClicked+0xf0>)
		LSBindex = 0; // TODO toglimi
 8001e56:	481a      	ldr	r0, [pc, #104]	; (8001ec0 <FplusClicked+0xf4>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001e58:	bf18      	it	ne
 8001e5a:	2101      	movne	r1, #1
		bw[LSB] = newbw;
 8001e5c:	7062      	strb	r2, [r4, #1]
		USBindex = 0; // TODO toglimi
 8001e5e:	2400      	movs	r4, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e60:	8019      	strh	r1, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001e62:	4a12      	ldr	r2, [pc, #72]	; (8001eac <FplusClicked+0xe0>)
 8001e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001e68:	8004      	strh	r4, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001e6a:	4916      	ldr	r1, [pc, #88]	; (8001ec4 <FplusClicked+0xf8>)
 8001e6c:	4816      	ldr	r0, [pc, #88]	; (8001ec8 <FplusClicked+0xfc>)
 8001e6e:	f000 fe95 	bl	8002b9c <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001e72:	490a      	ldr	r1, [pc, #40]	; (8001e9c <FplusClicked+0xd0>)
 8001e74:	4810      	ldr	r0, [pc, #64]	; (8001eb8 <FplusClicked+0xec>)
}	
 8001e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001e7a:	f010 bc69 	b.w	8012750 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001e7e:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e80:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <FplusClicked+0xf0>)
		USBindex = 0; // TODO toglimi
 8001e82:	4812      	ldr	r0, [pc, #72]	; (8001ecc <FplusClicked+0x100>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001e84:	bf18      	it	ne
 8001e86:	2101      	movne	r1, #1
		bw[USB] = newbw;
 8001e88:	70a2      	strb	r2, [r4, #2]
 8001e8a:	e7e8      	b.n	8001e5e <FplusClicked+0x92>
 8001e8c:	24005110 	.word	0x24005110
 8001e90:	24006128 	.word	0x24006128
 8001e94:	24000eec 	.word	0x24000eec
 8001e98:	4c3ebc20 	.word	0x4c3ebc20
 8001e9c:	2400ad10 	.word	0x2400ad10
 8001ea0:	24000eeb 	.word	0x24000eeb
 8001ea4:	24007aec 	.word	0x24007aec
 8001ea8:	24000ee8 	.word	0x24000ee8
 8001eac:	20006800 	.word	0x20006800
 8001eb0:	08018b10 	.word	0x08018b10
 8001eb4:	08019b10 	.word	0x08019b10
 8001eb8:	2400ace4 	.word	0x2400ace4
 8001ebc:	240006cc 	.word	0x240006cc
 8001ec0:	2400612c 	.word	0x2400612c
 8001ec4:	0801ab10 	.word	0x0801ab10
 8001ec8:	0801bb10 	.word	0x0801bb10
 8001ecc:	240061bc 	.word	0x240061bc

08001ed0 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001ed0:	4b2f      	ldr	r3, [pc, #188]	; (8001f90 <FminusClicked+0xc0>)
 8001ed2:	ee07 0a90 	vmov	s15, r0
 8001ed6:	4a2f      	ldr	r2, [pc, #188]	; (8001f94 <FminusClicked+0xc4>)
 8001ed8:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001edc:	ed93 6a00 	vldr	s12, [r3]
 8001ee0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ee4:	ed92 7a00 	vldr	s14, [r2]
 8001ee8:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001eec:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <FminusClicked+0xc8>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001eee:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = max(LOfreq, 8000.f);
 8001ef2:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8001f9c <FminusClicked+0xcc>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001ef6:	492a      	ldr	r1, [pc, #168]	; (8001fa0 <FminusClicked+0xd0>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001ef8:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001efc:	4829      	ldr	r0, [pc, #164]	; (8001fa4 <FminusClicked+0xd4>)
{	
 8001efe:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f00:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f04:	781b      	ldrb	r3, [r3, #0]
	psets[0].bw = bw[CurrentMode];
 8001f06:	4c28      	ldr	r4, [pc, #160]	; (8001fa8 <FminusClicked+0xd8>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f08:	750b      	strb	r3, [r1, #20]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f0a:	eea6 7b44 	vfms.f64	d7, d6, d4
 8001f0e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 8001f12:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8001f16:	ed82 7a00 	vstr	s14, [r2]
	psets[0].bw = bw[CurrentMode];
 8001f1a:	5ce2      	ldrb	r2, [r4, r3]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f1c:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001f20:	754a      	strb	r2, [r1, #21]
	if (newbw == CurrentBW)
 8001f22:	7801      	ldrb	r1, [r0, #0]
 8001f24:	4291      	cmp	r1, r2
 8001f26:	d010      	beq.n	8001f4a <FminusClicked+0x7a>
	switch(CurrentMode)
 8001f28:	2b02      	cmp	r3, #2
	CurrentBW = newbw;
 8001f2a:	7002      	strb	r2, [r0, #0]
	switch(CurrentMode)
 8001f2c:	d029      	beq.n	8001f82 <FminusClicked+0xb2>
 8001f2e:	d912      	bls.n	8001f56 <FminusClicked+0x86>
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d10a      	bne.n	8001f4a <FminusClicked+0x7a>
		CWindex = 0; // TODO toglimi
 8001f34:	491d      	ldr	r1, [pc, #116]	; (8001fac <FminusClicked+0xdc>)
 8001f36:	2000      	movs	r0, #0
		bw[CW] = newbw;
 8001f38:	70e2      	strb	r2, [r4, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8001f3e:	8008      	strh	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001f40:	4a1b      	ldr	r2, [pc, #108]	; (8001fb0 <FminusClicked+0xe0>)
 8001f42:	491c      	ldr	r1, [pc, #112]	; (8001fb4 <FminusClicked+0xe4>)
 8001f44:	481c      	ldr	r0, [pc, #112]	; (8001fb8 <FminusClicked+0xe8>)
 8001f46:	f000 fe29 	bl	8002b9c <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001f4a:	4915      	ldr	r1, [pc, #84]	; (8001fa0 <FminusClicked+0xd0>)
 8001f4c:	481b      	ldr	r0, [pc, #108]	; (8001fbc <FminusClicked+0xec>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8001f4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001f52:	f010 bbfd 	b.w	8012750 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001f56:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f58:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <FminusClicked+0xf0>)
		LSBindex = 0; // TODO toglimi
 8001f5a:	481a      	ldr	r0, [pc, #104]	; (8001fc4 <FminusClicked+0xf4>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001f5c:	bf18      	it	ne
 8001f5e:	2101      	movne	r1, #1
		bw[LSB] = newbw;
 8001f60:	7062      	strb	r2, [r4, #1]
		USBindex = 0; // TODO toglimi
 8001f62:	2400      	movs	r4, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f64:	8019      	strh	r1, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001f66:	4a12      	ldr	r2, [pc, #72]	; (8001fb0 <FminusClicked+0xe0>)
 8001f68:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001f6c:	8004      	strh	r4, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001f6e:	4916      	ldr	r1, [pc, #88]	; (8001fc8 <FminusClicked+0xf8>)
 8001f70:	4816      	ldr	r0, [pc, #88]	; (8001fcc <FminusClicked+0xfc>)
 8001f72:	f000 fe13 	bl	8002b9c <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001f76:	490a      	ldr	r1, [pc, #40]	; (8001fa0 <FminusClicked+0xd0>)
 8001f78:	4810      	ldr	r0, [pc, #64]	; (8001fbc <FminusClicked+0xec>)
}
 8001f7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001f7e:	f010 bbe7 	b.w	8012750 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001f82:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f84:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <FminusClicked+0xf0>)
		USBindex = 0; // TODO toglimi
 8001f86:	4812      	ldr	r0, [pc, #72]	; (8001fd0 <FminusClicked+0x100>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001f88:	bf18      	it	ne
 8001f8a:	2101      	movne	r1, #1
		bw[USB] = newbw;
 8001f8c:	70a2      	strb	r2, [r4, #2]
 8001f8e:	e7e8      	b.n	8001f62 <FminusClicked+0x92>
 8001f90:	24005110 	.word	0x24005110
 8001f94:	24006128 	.word	0x24006128
 8001f98:	24000eec 	.word	0x24000eec
 8001f9c:	45fa0000 	.word	0x45fa0000
 8001fa0:	2400ad10 	.word	0x2400ad10
 8001fa4:	24000eeb 	.word	0x24000eeb
 8001fa8:	24007aec 	.word	0x24007aec
 8001fac:	24000ee8 	.word	0x24000ee8
 8001fb0:	20006800 	.word	0x20006800
 8001fb4:	08018b10 	.word	0x08018b10
 8001fb8:	08019b10 	.word	0x08019b10
 8001fbc:	2400ace4 	.word	0x2400ace4
 8001fc0:	240006cc 	.word	0x240006cc
 8001fc4:	2400612c 	.word	0x2400612c
 8001fc8:	0801ab10 	.word	0x0801ab10
 8001fcc:	0801bb10 	.word	0x0801bb10
 8001fd0:	240061bc 	.word	0x240061bc

08001fd4 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop

08001fd8 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8001fd8:	b510      	push	{r4, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001fda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fde:	494e      	ldr	r1, [pc, #312]	; (8002118 <HAL_GPIO_EXTI_Callback+0x140>)
 8001fe0:	484e      	ldr	r0, [pc, #312]	; (800211c <HAL_GPIO_EXTI_Callback+0x144>)
 8001fe2:	f000 feef 	bl	8002dc4 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8001fe6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fea:	494d      	ldr	r1, [pc, #308]	; (8002120 <HAL_GPIO_EXTI_Callback+0x148>)
 8001fec:	484d      	ldr	r0, [pc, #308]	; (8002124 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001fee:	f000 fee9 	bl	8002dc4 <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8001ff2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ff6:	4a4c      	ldr	r2, [pc, #304]	; (8002128 <HAL_GPIO_EXTI_Callback+0x150>)
 8001ff8:	4948      	ldr	r1, [pc, #288]	; (800211c <HAL_GPIO_EXTI_Callback+0x144>)
 8001ffa:	484c      	ldr	r0, [pc, #304]	; (800212c <HAL_GPIO_EXTI_Callback+0x154>)
 8001ffc:	f7ff fa12 	bl	8001424 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8002000:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002004:	4a4a      	ldr	r2, [pc, #296]	; (8002130 <HAL_GPIO_EXTI_Callback+0x158>)
 8002006:	4947      	ldr	r1, [pc, #284]	; (8002124 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002008:	484a      	ldr	r0, [pc, #296]	; (8002134 <HAL_GPIO_EXTI_Callback+0x15c>)
 800200a:	f7ff fa0b 	bl	8001424 <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 800200e:	494a      	ldr	r1, [pc, #296]	; (8002138 <HAL_GPIO_EXTI_Callback+0x160>)
 8002010:	f44f 6280 	mov.w	r2, #1024	; 0x400
	 */

	// TODO: check why with the original code above LSB and USB are swapped

	//if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002014:	4c49      	ldr	r4, [pc, #292]	; (800213c <HAL_GPIO_EXTI_Callback+0x164>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8002016:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 800201a:	f000 fed3 	bl	8002dc4 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 800201e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002022:	4a45      	ldr	r2, [pc, #276]	; (8002138 <HAL_GPIO_EXTI_Callback+0x160>)
 8002024:	4942      	ldr	r1, [pc, #264]	; (8002130 <HAL_GPIO_EXTI_Callback+0x158>)
 8002026:	4840      	ldr	r0, [pc, #256]	; (8002128 <HAL_GPIO_EXTI_Callback+0x150>)
 8002028:	f000 fdb8 	bl	8002b9c <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 800202c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002030:	4943      	ldr	r1, [pc, #268]	; (8002140 <HAL_GPIO_EXTI_Callback+0x168>)
 8002032:	4844      	ldr	r0, [pc, #272]	; (8002144 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002034:	f000 fec6 	bl	8002dc4 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8002038:	2301      	movs	r3, #1
 800203a:	2200      	movs	r2, #0
 800203c:	4941      	ldr	r1, [pc, #260]	; (8002144 <HAL_GPIO_EXTI_Callback+0x16c>)
 800203e:	4842      	ldr	r0, [pc, #264]	; (8002148 <HAL_GPIO_EXTI_Callback+0x170>)
 8002040:	f7fe fea0 	bl	8000d84 <arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002044:	7823      	ldrb	r3, [r4, #0]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d060      	beq.n	800210c <HAL_GPIO_EXTI_Callback+0x134>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 800204a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800204e:	4a3f      	ldr	r2, [pc, #252]	; (800214c <HAL_GPIO_EXTI_Callback+0x174>)
 8002050:	493f      	ldr	r1, [pc, #252]	; (8002150 <HAL_GPIO_EXTI_Callback+0x178>)
 8002052:	483c      	ldr	r0, [pc, #240]	; (8002144 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002054:	f7ff f9c6 	bl	80013e4 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8002058:	2301      	movs	r3, #1
 800205a:	493c      	ldr	r1, [pc, #240]	; (800214c <HAL_GPIO_EXTI_Callback+0x174>)
 800205c:	461a      	mov	r2, r3
 800205e:	483a      	ldr	r0, [pc, #232]	; (8002148 <HAL_GPIO_EXTI_Callback+0x170>)
 8002060:	f7fe fe90 	bl	8000d84 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8002064:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002068:	493a      	ldr	r1, [pc, #232]	; (8002154 <HAL_GPIO_EXTI_Callback+0x17c>)
 800206a:	483b      	ldr	r0, [pc, #236]	; (8002158 <HAL_GPIO_EXTI_Callback+0x180>)
 800206c:	f000 feaa 	bl	8002dc4 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8002070:	7823      	ldrb	r3, [r4, #0]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d82d      	bhi.n	80020d2 <HAL_GPIO_EXTI_Callback+0xfa>
#ifdef RECEIVE_AM
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
#endif
	case LSB :
	case USB :
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8002076:	4939      	ldr	r1, [pc, #228]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 8002078:	4837      	ldr	r0, [pc, #220]	; (8002158 <HAL_GPIO_EXTI_Callback+0x180>)
 800207a:	f000 fff3 	bl	8003064 <SDR_demodSSB_CW_AGC>
#endif

#ifdef CW_TX_SIDETONE
	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 800207e:	4b38      	ldr	r3, [pc, #224]	; (8002160 <HAL_GPIO_EXTI_Callback+0x188>)
 8002080:	7819      	ldrb	r1, [r3, #0]
 8002082:	2900      	cmp	r1, #0
 8002084:	d038      	beq.n	80020f8 <HAL_GPIO_EXTI_Callback+0x120>
		for (int i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
			else
				fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 8002086:	4b37      	ldr	r3, [pc, #220]	; (8002164 <HAL_GPIO_EXTI_Callback+0x18c>)
 8002088:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002168 <HAL_GPIO_EXTI_Callback+0x190>
 800208c:	edd3 7a00 	vldr	s15, [r3]
		for (int i=0; i<BSIZE; i++)
 8002090:	2300      	movs	r3, #0
				fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
 8002092:	eddf 6a36 	vldr	s13, [pc, #216]	; 800216c <HAL_GPIO_EXTI_Callback+0x194>
				fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 8002096:	ee27 7a87 	vmul.f32	s14, s15, s14
 800209a:	4a30      	ldr	r2, [pc, #192]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
				fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
 800209c:	ee67 7aa6 	vmul.f32	s15, s15, s13
			if (i % 64 > 31)
 80020a0:	f013 0f20 	tst.w	r3, #32
		for (int i=0; i<BSIZE; i++)
 80020a4:	f103 0301 	add.w	r3, r3, #1
			if (i % 64 > 31)
 80020a8:	d10d      	bne.n	80020c6 <HAL_GPIO_EXTI_Callback+0xee>
		for (int i=0; i<BSIZE; i++)
 80020aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ae:	eca2 7a01 	vstmia	r2!, {s14}
 80020b2:	d1f5      	bne.n	80020a0 <HAL_GPIO_EXTI_Callback+0xc8>
#endif

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 80020b4:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <HAL_GPIO_EXTI_Callback+0x198>)
 80020b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020ba:	4828      	ldr	r0, [pc, #160]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 80020bc:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 80020be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 80020c2:	f000 be09 	b.w	8002cd8 <SDR_float_to_DAC_audio>
		for (int i=0; i<BSIZE; i++)
 80020c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ca:	ece2 7a01 	vstmia	r2!, {s15}
 80020ce:	d1e7      	bne.n	80020a0 <HAL_GPIO_EXTI_Callback+0xc8>
 80020d0:	e7f0      	b.n	80020b4 <HAL_GPIO_EXTI_Callback+0xdc>
	switch(CurrentMode)
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	d1d3      	bne.n	800207e <HAL_GPIO_EXTI_Callback+0xa6>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 80020d6:	4921      	ldr	r1, [pc, #132]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 80020d8:	481f      	ldr	r0, [pc, #124]	; (8002158 <HAL_GPIO_EXTI_Callback+0x180>)
 80020da:	f000 ffc3 	bl	8003064 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 80020de:	4b25      	ldr	r3, [pc, #148]	; (8002174 <HAL_GPIO_EXTI_Callback+0x19c>)
 80020e0:	78db      	ldrb	r3, [r3, #3]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1cb      	bne.n	800207e <HAL_GPIO_EXTI_Callback+0xa6>
			SDR_CWPeak(fAudio, BSIZE);
 80020e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ea:	481c      	ldr	r0, [pc, #112]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 80020ec:	f000 ff30 	bl	8002f50 <SDR_CWPeak>
	if (TXCarrierEnabled)
 80020f0:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_GPIO_EXTI_Callback+0x188>)
 80020f2:	7819      	ldrb	r1, [r3, #0]
 80020f4:	2900      	cmp	r1, #0
 80020f6:	d1c6      	bne.n	8002086 <HAL_GPIO_EXTI_Callback+0xae>
		if (TransmissionEnabled)
 80020f8:	4b1f      	ldr	r3, [pc, #124]	; (8002178 <HAL_GPIO_EXTI_Callback+0x1a0>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0d9      	beq.n	80020b4 <HAL_GPIO_EXTI_Callback+0xdc>
				fAudio[i] = 0.;
 8002100:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002104:	4815      	ldr	r0, [pc, #84]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 8002106:	f00f fd21 	bl	8011b4c <memset>
 800210a:	e7d3      	b.n	80020b4 <HAL_GPIO_EXTI_Callback+0xdc>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800210c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002110:	480c      	ldr	r0, [pc, #48]	; (8002144 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002112:	f000 fe71 	bl	8002df8 <SDR_mirror_LSB>
 8002116:	e798      	b.n	800204a <HAL_GPIO_EXTI_Callback+0x72>
 8002118:	2000f800 	.word	0x2000f800
 800211c:	2000b800 	.word	0x2000b800
 8002120:	2000d800 	.word	0x2000d800
 8002124:	20009800 	.word	0x20009800
 8002128:	20009000 	.word	0x20009000
 800212c:	24006164 	.word	0x24006164
 8002130:	20008800 	.word	0x20008800
 8002134:	24006158 	.word	0x24006158
 8002138:	240092fc 	.word	0x240092fc
 800213c:	24000eec 	.word	0x24000eec
 8002140:	240082fc 	.word	0x240082fc
 8002144:	20004800 	.word	0x20004800
 8002148:	08018a80 	.word	0x08018a80
 800214c:	20002800 	.word	0x20002800
 8002150:	20006800 	.word	0x20006800
 8002154:	20003800 	.word	0x20003800
 8002158:	2400b478 	.word	0x2400b478
 800215c:	24007afc 	.word	0x24007afc
 8002160:	240061a4 	.word	0x240061a4
 8002164:	24006148 	.word	0x24006148
 8002168:	be4ccccd 	.word	0xbe4ccccd
 800216c:	3e4ccccd 	.word	0x3e4ccccd
 8002170:	240072c0 	.word	0x240072c0
 8002174:	24007aec 	.word	0x24007aec
 8002178:	240061b0 	.word	0x240061b0

0800217c <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 800217c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR)
 8002180:	4d8e      	ldr	r5, [pc, #568]	; (80023bc <ADC_Stream0_Handler+0x240>)
{
 8002182:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR)
 8002186:	782b      	ldrb	r3, [r5, #0]
{
 8002188:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR)
 800218a:	b123      	cbz	r3, 8002196 <ADC_Stream0_Handler+0x1a>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 800218c:	4a8c      	ldr	r2, [pc, #560]	; (80023c0 <ADC_Stream0_Handler+0x244>)
 800218e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002190:	f023 0310 	bic.w	r3, r3, #16
 8002194:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8002196:	4f8b      	ldr	r7, [pc, #556]	; (80023c4 <ADC_Stream0_Handler+0x248>)
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8002198:	4b8b      	ldr	r3, [pc, #556]	; (80023c8 <ADC_Stream0_Handler+0x24c>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800219a:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 800219e:	781b      	ldrb	r3, [r3, #0]
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 80021a0:	2800      	cmp	r0, #0
 80021a2:	bf08      	it	eq
 80021a4:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 80021a6:	2b03      	cmp	r3, #3
 80021a8:	f000 8429 	beq.w	80029fe <ADC_Stream0_Handler+0x882>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 80021ac:	4b87      	ldr	r3, [pc, #540]	; (80023cc <ADC_Stream0_Handler+0x250>)
 80021ae:	ed93 0a00 	vldr	s0, [r3]
 80021b2:	f000 fc35 	bl	8002a20 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 80021b6:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 80021ba:	1eb8      	subs	r0, r7, #2
	sum = 0; k = BSIZE;
 80021bc:	ed9f 0a84 	vldr	s0, [pc, #528]	; 80023d0 <ADC_Stream0_Handler+0x254>
	{
		sum += pR[k-1];
 80021c0:	8814      	ldrh	r4, [r2, #0]
	while(k)
 80021c2:	3a08      	subs	r2, #8
		sum += pR[k-2];
 80021c4:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 80021c6:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 80021c8:	8896      	ldrh	r6, [r2, #4]
		sum += pR[k-2];
 80021ca:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 80021cc:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 80021ce:	ee07 4a90 	vmov	s15, r4
		sum += pR[k-3];
 80021d2:	b2b6      	uxth	r6, r6
		sum += pR[k-2];
 80021d4:	ee07 3a10 	vmov	s14, r3
		sum += pR[k-4];
 80021d8:	b289      	uxth	r1, r1
		sum += pR[k-1];
 80021da:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-3];
 80021de:	ee07 6a90 	vmov	s15, r6
		sum += pR[k-2];
 80021e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		sum += pR[k-4];
 80021e6:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 80021ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 80021ee:	4290      	cmp	r0, r2
		sum += pR[k-4];
 80021f0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80021f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021f8:	ee77 7a86 	vadd.f32	s15, s15, s12
 80021fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002200:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 8002204:	d1dc      	bne.n	80021c0 <ADC_Stream0_Handler+0x44>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 8002206:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 800220a:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800220c:	eddf 7a71 	vldr	s15, [pc, #452]	; 80023d4 <ADC_Stream0_Handler+0x258>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002210:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 8002212:	b29b      	uxth	r3, r3
 8002214:	4c70      	ldr	r4, [pc, #448]	; (80023d8 <ADC_Stream0_Handler+0x25c>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002216:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800221a:	4970      	ldr	r1, [pc, #448]	; (80023dc <ADC_Stream0_Handler+0x260>)
	TestSampledValue=pR[BSIZE/2];
 800221c:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002220:	4b6f      	ldr	r3, [pc, #444]	; (80023e0 <ADC_Stream0_Handler+0x264>)
 8002222:	8022      	strh	r2, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 8002224:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002228:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 800222c:	4b6d      	ldr	r3, [pc, #436]	; (80023e4 <ADC_Stream0_Handler+0x268>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800222e:	4a6e      	ldr	r2, [pc, #440]	; (80023e8 <ADC_Stream0_Handler+0x26c>)
	TestSampledValue=pR[BSIZE/2];
 8002230:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002234:	f000 fcde 	bl	8002bf4 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 8002238:	782b      	ldrb	r3, [r5, #0]
 800223a:	b30b      	cbz	r3, 8002280 <ADC_Stream0_Handler+0x104>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 800223c:	4d6b      	ldr	r5, [pc, #428]	; (80023ec <ADC_Stream0_Handler+0x270>)
 800223e:	496c      	ldr	r1, [pc, #432]	; (80023f0 <ADC_Stream0_Handler+0x274>)
 8002240:	f9b5 2000 	ldrsh.w	r2, [r5]
 8002244:	4b6b      	ldr	r3, [pc, #428]	; (80023f4 <ADC_Stream0_Handler+0x278>)
 8002246:	7809      	ldrb	r1, [r1, #0]
 8002248:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 800224c:	1c53      	adds	r3, r2, #1
 800224e:	4282      	cmp	r2, r0
 8002250:	b21b      	sxth	r3, r3
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002252:	485b      	ldr	r0, [pc, #364]	; (80023c0 <ADC_Stream0_Handler+0x244>)
 8002254:	4a68      	ldr	r2, [pc, #416]	; (80023f8 <ADC_Stream0_Handler+0x27c>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002256:	802b      	strh	r3, [r5, #0]
 8002258:	f2c0 8352 	blt.w	8002900 <ADC_Stream0_Handler+0x784>
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 800225c:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8002260:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
		}
		if (IntCounter == 8)
 8002262:	2b08      	cmp	r3, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002264:	4a65      	ldr	r2, [pc, #404]	; (80023fc <ADC_Stream0_Handler+0x280>)
 8002266:	ea02 0206 	and.w	r2, r2, r6
 800226a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800226e:	63c2      	str	r2, [r0, #60]	; 0x3c
		if (IntCounter == 8)
 8002270:	d101      	bne.n	8002276 <ADC_Stream0_Handler+0xfa>
		{
			IntCounter = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	802b      	strh	r3, [r5, #0]
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 8002276:	4a52      	ldr	r2, [pc, #328]	; (80023c0 <ADC_Stream0_Handler+0x244>)
 8002278:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800227a:	f043 0310 	orr.w	r3, r3, #16
 800227e:	62d3      	str	r3, [r2, #44]	; 0x2c
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 8002280:	4a5f      	ldr	r2, [pc, #380]	; (8002400 <ADC_Stream0_Handler+0x284>)
 8002282:	23ff      	movs	r3, #255	; 0xff
 8002284:	495f      	ldr	r1, [pc, #380]	; (8002404 <ADC_Stream0_Handler+0x288>)
 8002286:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800228a:	ed92 2a00 	vldr	s4, [r2]
 800228e:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8002292:	4a5d      	ldr	r2, [pc, #372]	; (8002408 <ADC_Stream0_Handler+0x28c>)
 8002294:	edd1 3a00 	vldr	s7, [r1]
 8002298:	edd2 1a00 	vldr	s3, [r2]
 800229c:	4a5b      	ldr	r2, [pc, #364]	; (800240c <ADC_Stream0_Handler+0x290>)
 800229e:	495c      	ldr	r1, [pc, #368]	; (8002410 <ADC_Stream0_Handler+0x294>)
 80022a0:	ed92 7a00 	vldr	s14, [r2]
 80022a4:	4a5b      	ldr	r2, [pc, #364]	; (8002414 <ADC_Stream0_Handler+0x298>)
 80022a6:	ed91 9a00 	vldr	s18, [r1]
 80022aa:	eeb0 6a47 	vmov.f32	s12, s14
 80022ae:	edd2 2a00 	vldr	s5, [r2]
 80022b2:	4959      	ldr	r1, [pc, #356]	; (8002418 <ADC_Stream0_Handler+0x29c>)
 80022b4:	4a59      	ldr	r2, [pc, #356]	; (800241c <ADC_Stream0_Handler+0x2a0>)
 80022b6:	edd1 ea00 	vldr	s29, [r1]
 80022ba:	edd2 8a00 	vldr	s17, [r2]
 80022be:	4958      	ldr	r1, [pc, #352]	; (8002420 <ADC_Stream0_Handler+0x2a4>)
 80022c0:	4a58      	ldr	r2, [pc, #352]	; (8002424 <ADC_Stream0_Handler+0x2a8>)
 80022c2:	edd1 6a00 	vldr	s13, [r1]
 80022c6:	ed92 5a00 	vldr	s10, [r2]
 80022ca:	4957      	ldr	r1, [pc, #348]	; (8002428 <ADC_Stream0_Handler+0x2ac>)
 80022cc:	4a57      	ldr	r2, [pc, #348]	; (800242c <ADC_Stream0_Handler+0x2b0>)
 80022ce:	edd1 ca00 	vldr	s25, [r1]
 80022d2:	edd2 fa00 	vldr	s31, [r2]
 80022d6:	4956      	ldr	r1, [pc, #344]	; (8002430 <ADC_Stream0_Handler+0x2b4>)
 80022d8:	4a56      	ldr	r2, [pc, #344]	; (8002434 <ADC_Stream0_Handler+0x2b8>)
 80022da:	ed91 da00 	vldr	s26, [r1]
 80022de:	ed92 8a00 	vldr	s16, [r2]
 80022e2:	4955      	ldr	r1, [pc, #340]	; (8002438 <ADC_Stream0_Handler+0x2bc>)
 80022e4:	4a55      	ldr	r2, [pc, #340]	; (800243c <ADC_Stream0_Handler+0x2c0>)
 80022e6:	edcd 6a02 	vstr	s13, [sp, #8]
 80022ea:	edd2 5a00 	vldr	s11, [r2]
 80022ee:	edd1 6a00 	vldr	s13, [r1]
 80022f2:	4a53      	ldr	r2, [pc, #332]	; (8002440 <ADC_Stream0_Handler+0x2c4>)
 80022f4:	4953      	ldr	r1, [pc, #332]	; (8002444 <ADC_Stream0_Handler+0x2c8>)
 80022f6:	ed92 fa00 	vldr	s30, [r2]
 80022fa:	ed91 ca00 	vldr	s24, [r1]
 80022fe:	4a52      	ldr	r2, [pc, #328]	; (8002448 <ADC_Stream0_Handler+0x2cc>)
 8002300:	4952      	ldr	r1, [pc, #328]	; (800244c <ADC_Stream0_Handler+0x2d0>)
 8002302:	edd2 ba00 	vldr	s23, [r2]
 8002306:	edcd 6a01 	vstr	s13, [sp, #4]
 800230a:	4a51      	ldr	r2, [pc, #324]	; (8002450 <ADC_Stream0_Handler+0x2d4>)
 800230c:	edd1 6a00 	vldr	s13, [r1]
 8002310:	4950      	ldr	r1, [pc, #320]	; (8002454 <ADC_Stream0_Handler+0x2d8>)
 8002312:	ed92 3a00 	vldr	s6, [r2]
 8002316:	edcd 6a03 	vstr	s13, [sp, #12]
 800231a:	4a4f      	ldr	r2, [pc, #316]	; (8002458 <ADC_Stream0_Handler+0x2dc>)
 800231c:	edd1 6a00 	vldr	s13, [r1]
 8002320:	494e      	ldr	r1, [pc, #312]	; (800245c <ADC_Stream0_Handler+0x2e0>)
 8002322:	edd2 9a00 	vldr	s19, [r2]
 8002326:	edcd 6a08 	vstr	s13, [sp, #32]
 800232a:	4a4d      	ldr	r2, [pc, #308]	; (8002460 <ADC_Stream0_Handler+0x2e4>)
 800232c:	edd1 6a00 	vldr	s13, [r1]
 8002330:	f8df a158 	ldr.w	sl, [pc, #344]	; 800248c <ADC_Stream0_Handler+0x310>
 8002334:	494b      	ldr	r1, [pc, #300]	; (8002464 <ADC_Stream0_Handler+0x2e8>)
 8002336:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8002490 <ADC_Stream0_Handler+0x314>
 800233a:	ed92 ba00 	vldr	s22, [r2]
 800233e:	ed9a 1a00 	vldr	s2, [sl]
 8002342:	edd9 7a00 	vldr	s15, [r9]
 8002346:	8023      	strh	r3, [r4, #0]
 8002348:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 800234c:	edd1 6a00 	vldr	s13, [r1]
 8002350:	4945      	ldr	r1, [pc, #276]	; (8002468 <ADC_Stream0_Handler+0x2ec>)
 8002352:	edcd 6a00 	vstr	s13, [sp]
 8002356:	edd1 6a00 	vldr	s13, [r1]
 800235a:	4944      	ldr	r1, [pc, #272]	; (800246c <ADC_Stream0_Handler+0x2f0>)
 800235c:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 8002360:	edd1 6a00 	vldr	s13, [r1]
 8002364:	4942      	ldr	r1, [pc, #264]	; (8002470 <ADC_Stream0_Handler+0x2f4>)
 8002366:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8002494 <ADC_Stream0_Handler+0x318>
 800236a:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 800236e:	edd1 6a00 	vldr	s13, [r1]
 8002372:	4f40      	ldr	r7, [pc, #256]	; (8002474 <ADC_Stream0_Handler+0x2f8>)
 8002374:	edcd 6a06 	vstr	s13, [sp, #24]
 8002378:	edd8 6a00 	vldr	s13, [r8]
 800237c:	4e3e      	ldr	r6, [pc, #248]	; (8002478 <ADC_Stream0_Handler+0x2fc>)
 800237e:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 8002382:	edd7 6a00 	vldr	s13, [r7]
 8002386:	493d      	ldr	r1, [pc, #244]	; (800247c <ADC_Stream0_Handler+0x300>)
 8002388:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 800238c:	edd6 6a00 	vldr	s13, [r6]
 8002390:	f8df b104 	ldr.w	fp, [pc, #260]	; 8002498 <ADC_Stream0_Handler+0x31c>
 8002394:	edcd 6a07 	vstr	s13, [sp, #28]
 8002398:	edd1 6a00 	vldr	s13, [r1]
 800239c:	4938      	ldr	r1, [pc, #224]	; (8002480 <ADC_Stream0_Handler+0x304>)
 800239e:	4a39      	ldr	r2, [pc, #228]	; (8002484 <ADC_Stream0_Handler+0x308>)
 80023a0:	f9bb 0000 	ldrsh.w	r0, [fp]
 80023a4:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 80023a8:	f502 6c00 	add.w	ip, r2, #2048	; 0x800
 80023ac:	edd1 6a00 	vldr	s13, [r1]
 80023b0:	4686      	mov	lr, r0
 80023b2:	4935      	ldr	r1, [pc, #212]	; (8002488 <ADC_Stream0_Handler+0x30c>)
 80023b4:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 80023b8:	e173      	b.n	80026a2 <ADC_Stream0_Handler+0x526>
 80023ba:	bf00      	nop
 80023bc:	240061b1 	.word	0x240061b1
 80023c0:	58024400 	.word	0x58024400
 80023c4:	240076e0 	.word	0x240076e0
 80023c8:	24000eec 	.word	0x24000eec
 80023cc:	24006128 	.word	0x24006128
 80023d0:	00000000 	.word	0x00000000
 80023d4:	3b000000 	.word	0x3b000000
 80023d8:	240005f0 	.word	0x240005f0
 80023dc:	20001800 	.word	0x20001800
 80023e0:	2400ace0 	.word	0x2400ace0
 80023e4:	240061ac 	.word	0x240061ac
 80023e8:	20001000 	.word	0x20001000
 80023ec:	2400055c 	.word	0x2400055c
 80023f0:	240072c6 	.word	0x240072c6
 80023f4:	24005108 	.word	0x24005108
 80023f8:	240050fc 	.word	0x240050fc
 80023fc:	ffff0007 	.word	0xffff0007
 8002400:	24000564 	.word	0x24000564
 8002404:	240005b4 	.word	0x240005b4
 8002408:	24000590 	.word	0x24000590
 800240c:	24000594 	.word	0x24000594
 8002410:	24000570 	.word	0x24000570
 8002414:	24000560 	.word	0x24000560
 8002418:	240005c8 	.word	0x240005c8
 800241c:	240005a8 	.word	0x240005a8
 8002420:	240005cc 	.word	0x240005cc
 8002424:	240005ac 	.word	0x240005ac
 8002428:	2400057c 	.word	0x2400057c
 800242c:	2400056c 	.word	0x2400056c
 8002430:	240005c0 	.word	0x240005c0
 8002434:	240005a0 	.word	0x240005a0
 8002438:	240005c4 	.word	0x240005c4
 800243c:	240005a4 	.word	0x240005a4
 8002440:	24000568 	.word	0x24000568
 8002444:	24000578 	.word	0x24000578
 8002448:	240005b8 	.word	0x240005b8
 800244c:	240005d8 	.word	0x240005d8
 8002450:	240005bc 	.word	0x240005bc
 8002454:	240005dc 	.word	0x240005dc
 8002458:	24000574 	.word	0x24000574
 800245c:	24000584 	.word	0x24000584
 8002460:	240005b0 	.word	0x240005b0
 8002464:	240005d0 	.word	0x240005d0
 8002468:	240005d4 	.word	0x240005d4
 800246c:	24000580 	.word	0x24000580
 8002470:	240005e8 	.word	0x240005e8
 8002474:	2400058c 	.word	0x2400058c
 8002478:	240005e0 	.word	0x240005e0
 800247c:	240005e4 	.word	0x240005e4
 8002480:	24000588 	.word	0x24000588
 8002484:	20001808 	.word	0x20001808
 8002488:	20001008 	.word	0x20001008
 800248c:	24000598 	.word	0x24000598
 8002490:	2400059c 	.word	0x2400059c
 8002494:	240005ec 	.word	0x240005ec
 8002498:	2400055e 	.word	0x2400055e
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800249c:	eea8 5a84 	vfma.f32	s10, s17, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80024a0:	0798      	lsls	r0, r3, #30
 80024a2:	eee8 5a04 	vfma.f32	s11, s16, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 80024a6:	ee7f faaa 	vadd.f32	s31, s31, s21
 80024aa:	ee3f fa0a 	vadd.f32	s30, s30, s20
 80024ae:	eeaf 5aa4 	vfma.f32	s10, s31, s9
 80024b2:	eeef 5a24 	vfma.f32	s11, s30, s9
 80024b6:	ee75 6a27 	vadd.f32	s13, s10, s15
 80024ba:	ee35 6a87 	vadd.f32	s12, s11, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80024be:	f100 8118 	bmi.w	80026f2 <ADC_Stream0_Handler+0x576>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80024c2:	eeab 3a84 	vfma.f32	s6, s23, s8

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80024c6:	075d      	lsls	r5, r3, #29
 80024c8:	eeeb 3a04 	vfma.f32	s7, s22, s8
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80024cc:	ee79 9a8e 	vadd.f32	s19, s19, s28
 80024d0:	ee39 9a2d 	vadd.f32	s18, s18, s27
 80024d4:	eea9 3aa4 	vfma.f32	s6, s19, s9
 80024d8:	eee9 3a24 	vfma.f32	s7, s18, s9
 80024dc:	ee33 9a26 	vadd.f32	s18, s6, s13
 80024e0:	ee73 9a86 	vadd.f32	s19, s7, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80024e4:	f100 8116 	bmi.w	8002714 <ADC_Stream0_Handler+0x598>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80024e8:	eddd 5a02 	vldr	s11, [sp, #8]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80024ec:	0718      	lsls	r0, r3, #28
 80024ee:	ed9d 5a01 	vldr	s10, [sp, #4]
 80024f2:	eeee 5a84 	vfma.f32	s11, s29, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80024f6:	eddd 3a05 	vldr	s7, [sp, #20]
 80024fa:	eead 5a04 	vfma.f32	s10, s26, s8
 80024fe:	ed9d 3a04 	vldr	s6, [sp, #16]
 8002502:	ee7c caa3 	vadd.f32	s25, s25, s7
 8002506:	ee3c ca03 	vadd.f32	s24, s24, s6
 800250a:	eeec 5aa4 	vfma.f32	s11, s25, s9
 800250e:	eeac 5a24 	vfma.f32	s10, s24, s9
 8002512:	ee39 ca25 	vadd.f32	s24, s18, s11
 8002516:	ee75 ca29 	vadd.f32	s25, s10, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 800251a:	f100 81a5 	bmi.w	8002868 <ADC_Stream0_Handler+0x6ec>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800251e:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002522:	f013 0010 	ands.w	r0, r3, #16
 8002526:	ed9d 3a03 	vldr	s6, [sp, #12]
 800252a:	eddd 5a00 	vldr	s11, [sp]
 800252e:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 8002532:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002536:	ed9d 5a11 	vldr	s10, [sp, #68]	; 0x44
 800253a:	eee5 fa84 	vfma.f32	s31, s11, s8
 800253e:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8002542:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002546:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 800254a:	eea5 faa4 	vfma.f32	s30, s11, s9
 800254e:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002552:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002554:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002558:	eee5 faa4 	vfma.f32	s31, s11, s9
 800255c:	ee3c fa0f 	vadd.f32	s30, s24, s30
 8002560:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 8002564:	ee7c faaf 	vadd.f32	s31, s25, s31
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002568:	f040 819b 	bne.w	80028a2 <ADC_Stream0_Handler+0x726>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800256c:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002570:	ea4f 008e 	mov.w	r0, lr, lsl #2
 8002574:	eddd 5a0c 	vldr	s11, [sp, #48]	; 0x30
 8002578:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 800257c:	eee3 5a84 	vfma.f32	s11, s7, s8
 8002580:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002584:	ed9d fa0d 	vldr	s30, [sp, #52]	; 0x34
 8002588:	eea3 5a84 	vfma.f32	s10, s7, s8
 800258c:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002590:	4ddd      	ldr	r5, [pc, #884]	; (8002908 <ADC_Stream0_Handler+0x78c>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002592:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8002596:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800259a:	4428      	add	r0, r5
 800259c:	4ddb      	ldr	r5, [pc, #876]	; (800290c <ADC_Stream0_Handler+0x790>)
 800259e:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025a2:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 80025a6:	ee73 3a8f 	vadd.f32	s7, s7, s30
 80025aa:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 80025ae:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025b2:	eddf 3ad7 	vldr	s7, [pc, #860]	; 8002910 <ADC_Stream0_Handler+0x794>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025b6:	ee75 5a8f 	vadd.f32	s11, s11, s30
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025ba:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025be:	ee35 5a2f 	vadd.f32	s10, s10, s31
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025c2:	ee25 5a23 	vmul.f32	s10, s10, s7
 80025c6:	ed80 5a00 	vstr	s10, [r0]
 80025ca:	f10e 0001 	add.w	r0, lr, #1
 80025ce:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 80025d2:	edce 5a00 	vstr	s11, [lr]
 80025d6:	fa0f fe80 	sxth.w	lr, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80025da:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 80025de:	f5be 6f00 	cmp.w	lr, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80025e2:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		if(idx < BSIZE*4)
 80025e6:	f2c0 81d3 	blt.w	8002990 <ADC_Stream0_Handler+0x814>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 80025ea:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80025ee:	eddd 3a06 	vldr	s7, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80025f2:	eddd 5a00 	vldr	s11, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80025f6:	eeb0 5a68 	vmov.f32	s10, s17
			EXTI->SWIER1 |= GPIO_PIN_14;
 80025fa:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80025fc:	eef0 8a67 	vmov.f32	s17, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002600:	ed8d da01 	vstr	s26, [sp, #4]
 8002604:	eeb0 da69 	vmov.f32	s26, s19
 8002608:	edcd ea02 	vstr	s29, [sp, #8]
 800260c:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002610:	edcd 3a0c 	vstr	s7, [sp, #48]	; 0x30
			EXTI->SWIER1 |= GPIO_PIN_14;
 8002614:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002618:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800261c:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002620:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002624:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002628:	eeb0 3a6b 	vmov.f32	s6, s23
		idx = 0;
 800262c:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002630:	eeb0 ba46 	vmov.f32	s22, s12
		inE6Rold = inER;                           inE6Iold = inEI;
 8002634:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002638:	eef0 ba66 	vmov.f32	s23, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 800263c:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002640:	eeb0 8a47 	vmov.f32	s16, s14
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002644:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002648:	edcd fa07 	vstr	s31, [sp, #28]
 800264c:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002650:	edcd ca00 	vstr	s25, [sp]
 8002654:	ed8d ca03 	vstr	s24, [sp, #12]
			EXTI->SWIER1 |= GPIO_PIN_14;
 8002658:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 800265a:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
 800265e:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002662:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 8002666:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 800266a:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800266e:	eeb0 9a6d 	vmov.f32	s18, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 8002672:	ed9d ca04 	vldr	s24, [sp, #16]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002676:	eef0 9a4e 	vmov.f32	s19, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 800267a:	eddd ca05 	vldr	s25, [sp, #20]
		inE2Rold = inER;                           inE2Iold = inEI;
 800267e:	eeb0 fa4a 	vmov.f32	s30, s20
 8002682:	eef0 fa6a 	vmov.f32	s31, s21
	while(k--)
 8002686:	3208      	adds	r2, #8
 8002688:	3b01      	subs	r3, #1
 800268a:	eef0 7a41 	vmov.f32	s15, s2
 800268e:	3108      	adds	r1, #8
 8002690:	4594      	cmp	ip, r2
 8002692:	eeb0 6a61 	vmov.f32	s12, s3
 8002696:	b29b      	uxth	r3, r3
 8002698:	d059      	beq.n	800274e <ADC_Stream0_Handler+0x5d2>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800269a:	eef0 1a60 	vmov.f32	s3, s1
 800269e:	eeb0 1a40 	vmov.f32	s2, s0
 80026a2:	eeb0 7a42 	vmov.f32	s14, s4
 80026a6:	ed12 0a01 	vldr	s0, [r2, #-4]
 80026aa:	ed12 2a02 	vldr	s4, [r2, #-8]
 80026ae:	eef0 6a62 	vmov.f32	s13, s5
 80026b2:	ed51 0a01 	vldr	s1, [r1, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80026b6:	07dd      	lsls	r5, r3, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80026b8:	ee72 2a07 	vadd.f32	s5, s4, s14
 80026bc:	eeb0 7a40 	vmov.f32	s14, s0
 80026c0:	eea1 7a04 	vfma.f32	s14, s2, s8
 80026c4:	eea2 7aa4 	vfma.f32	s14, s5, s9
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 80026c8:	ed51 2a02 	vldr	s5, [r1, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80026cc:	ee76 6aa2 	vadd.f32	s13, s13, s5
 80026d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026d4:	eeb0 7a60 	vmov.f32	s14, s1
 80026d8:	eea1 7a84 	vfma.f32	s14, s3, s8
 80026dc:	eea6 7aa4 	vfma.f32	s14, s13, s9
 80026e0:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80026e4:	f57f aeda 	bpl.w	800249c <ADC_Stream0_Handler+0x320>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 80026e8:	eeb0 aa47 	vmov.f32	s20, s14
 80026ec:	eef0 aa67 	vmov.f32	s21, s15
 80026f0:	e7c9      	b.n	8002686 <ADC_Stream0_Handler+0x50a>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80026f2:	eef0 5a48 	vmov.f32	s11, s16
 80026f6:	eeb0 5a68 	vmov.f32	s10, s17
 80026fa:	eeb0 8a47 	vmov.f32	s16, s14
 80026fe:	eef0 8a67 	vmov.f32	s17, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8002702:	eef0 da46 	vmov.f32	s27, s12
 8002706:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 800270a:	eeb0 fa4a 	vmov.f32	s30, s20
 800270e:	eef0 fa6a 	vmov.f32	s31, s21
 8002712:	e7b8      	b.n	8002686 <ADC_Stream0_Handler+0x50a>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002714:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002718:	edcd 9a04 	vstr	s19, [sp, #16]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800271c:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002720:	ed8d 9a05 	vstr	s18, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002724:	eef0 5a48 	vmov.f32	s11, s16
 8002728:	eeb0 5a68 	vmov.f32	s10, s17
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800272c:	eeb0 ba46 	vmov.f32	s22, s12
 8002730:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002734:	eeb0 8a47 	vmov.f32	s16, s14
 8002738:	eef0 8a67 	vmov.f32	s17, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800273c:	eeb0 9a6d 	vmov.f32	s18, s27
 8002740:	eef0 9a4e 	vmov.f32	s19, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 8002744:	eeb0 fa4a 	vmov.f32	s30, s20
 8002748:	eef0 fa6a 	vmov.f32	s31, s21
 800274c:	e79b      	b.n	8002686 <ADC_Stream0_Handler+0x50a>
 800274e:	4b71      	ldr	r3, [pc, #452]	; (8002914 <ADC_Stream0_Handler+0x798>)
 8002750:	eddd 7a02 	vldr	s15, [sp, #8]
 8002754:	ed83 2a00 	vstr	s4, [r3]
 8002758:	4b6f      	ldr	r3, [pc, #444]	; (8002918 <ADC_Stream0_Handler+0x79c>)
 800275a:	ed8a 0a00 	vstr	s0, [sl]
 800275e:	edc3 0a00 	vstr	s1, [r3]
 8002762:	4b6e      	ldr	r3, [pc, #440]	; (800291c <ADC_Stream0_Handler+0x7a0>)
 8002764:	ed89 1a00 	vstr	s2, [r9]
 8002768:	edc3 1a00 	vstr	s3, [r3]
 800276c:	4b6c      	ldr	r3, [pc, #432]	; (8002920 <ADC_Stream0_Handler+0x7a4>)
 800276e:	4a6d      	ldr	r2, [pc, #436]	; (8002924 <ADC_Stream0_Handler+0x7a8>)
 8002770:	edc3 2a00 	vstr	s5, [r3]
 8002774:	4b6c      	ldr	r3, [pc, #432]	; (8002928 <ADC_Stream0_Handler+0x7ac>)
 8002776:	edc3 8a00 	vstr	s17, [r3]
 800277a:	4b6c      	ldr	r3, [pc, #432]	; (800292c <ADC_Stream0_Handler+0x7b0>)
 800277c:	ed83 5a00 	vstr	s10, [r3]
 8002780:	4b6b      	ldr	r3, [pc, #428]	; (8002930 <ADC_Stream0_Handler+0x7b4>)
 8002782:	edc3 fa00 	vstr	s31, [r3]
 8002786:	4b6b      	ldr	r3, [pc, #428]	; (8002934 <ADC_Stream0_Handler+0x7b8>)
 8002788:	ed83 8a00 	vstr	s16, [r3]
 800278c:	4b6a      	ldr	r3, [pc, #424]	; (8002938 <ADC_Stream0_Handler+0x7bc>)
 800278e:	edc3 5a00 	vstr	s11, [r3]
 8002792:	4b6a      	ldr	r3, [pc, #424]	; (800293c <ADC_Stream0_Handler+0x7c0>)
 8002794:	ed83 fa00 	vstr	s30, [r3]
 8002798:	4b69      	ldr	r3, [pc, #420]	; (8002940 <ADC_Stream0_Handler+0x7c4>)
 800279a:	edc3 ba00 	vstr	s23, [r3]
 800279e:	4b69      	ldr	r3, [pc, #420]	; (8002944 <ADC_Stream0_Handler+0x7c8>)
 80027a0:	ed83 3a00 	vstr	s6, [r3]
 80027a4:	4b68      	ldr	r3, [pc, #416]	; (8002948 <ADC_Stream0_Handler+0x7cc>)
 80027a6:	edc3 9a00 	vstr	s19, [r3]
 80027aa:	4b68      	ldr	r3, [pc, #416]	; (800294c <ADC_Stream0_Handler+0x7d0>)
 80027ac:	ed83 ba00 	vstr	s22, [r3]
 80027b0:	4b67      	ldr	r3, [pc, #412]	; (8002950 <ADC_Stream0_Handler+0x7d4>)
 80027b2:	edc3 3a00 	vstr	s7, [r3]
 80027b6:	4b67      	ldr	r3, [pc, #412]	; (8002954 <ADC_Stream0_Handler+0x7d8>)
 80027b8:	ed83 9a00 	vstr	s18, [r3]
 80027bc:	4b66      	ldr	r3, [pc, #408]	; (8002958 <ADC_Stream0_Handler+0x7dc>)
 80027be:	edc3 ea00 	vstr	s29, [r3]
 80027c2:	4b66      	ldr	r3, [pc, #408]	; (800295c <ADC_Stream0_Handler+0x7e0>)
 80027c4:	edc3 7a00 	vstr	s15, [r3]
 80027c8:	4b65      	ldr	r3, [pc, #404]	; (8002960 <ADC_Stream0_Handler+0x7e4>)
 80027ca:	eddd 7a01 	vldr	s15, [sp, #4]
 80027ce:	edc3 ca00 	vstr	s25, [r3]
 80027d2:	4b64      	ldr	r3, [pc, #400]	; (8002964 <ADC_Stream0_Handler+0x7e8>)
 80027d4:	ed83 da00 	vstr	s26, [r3]
 80027d8:	4b63      	ldr	r3, [pc, #396]	; (8002968 <ADC_Stream0_Handler+0x7ec>)
 80027da:	edc3 7a00 	vstr	s15, [r3]
 80027de:	4b63      	ldr	r3, [pc, #396]	; (800296c <ADC_Stream0_Handler+0x7f0>)
 80027e0:	eddd 7a03 	vldr	s15, [sp, #12]
 80027e4:	ed83 ca00 	vstr	s24, [r3]
 80027e8:	4b61      	ldr	r3, [pc, #388]	; (8002970 <ADC_Stream0_Handler+0x7f4>)
 80027ea:	edc3 7a00 	vstr	s15, [r3]
 80027ee:	eddd 7a08 	vldr	s15, [sp, #32]
 80027f2:	4b60      	ldr	r3, [pc, #384]	; (8002974 <ADC_Stream0_Handler+0x7f8>)
 80027f4:	edc3 7a00 	vstr	s15, [r3]
 80027f8:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80027fc:	4b5e      	ldr	r3, [pc, #376]	; (8002978 <ADC_Stream0_Handler+0x7fc>)
 80027fe:	edc3 7a00 	vstr	s15, [r3]
 8002802:	eddd 7a00 	vldr	s15, [sp]
 8002806:	4b5d      	ldr	r3, [pc, #372]	; (800297c <ADC_Stream0_Handler+0x800>)
 8002808:	f8ab e000 	strh.w	lr, [fp]
 800280c:	edc3 7a00 	vstr	s15, [r3]
 8002810:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8002814:	4b5a      	ldr	r3, [pc, #360]	; (8002980 <ADC_Stream0_Handler+0x804>)
 8002816:	edc3 7a00 	vstr	s15, [r3]
 800281a:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 800281e:	4b59      	ldr	r3, [pc, #356]	; (8002984 <ADC_Stream0_Handler+0x808>)
 8002820:	edc3 7a00 	vstr	s15, [r3]
 8002824:	eddd 7a06 	vldr	s15, [sp, #24]
 8002828:	4b57      	ldr	r3, [pc, #348]	; (8002988 <ADC_Stream0_Handler+0x80c>)
 800282a:	edc3 7a00 	vstr	s15, [r3]
 800282e:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8002832:	4b56      	ldr	r3, [pc, #344]	; (800298c <ADC_Stream0_Handler+0x810>)
 8002834:	edc8 7a00 	vstr	s15, [r8]
 8002838:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 800283c:	edc7 7a00 	vstr	s15, [r7]
 8002840:	eddd 7a07 	vldr	s15, [sp, #28]
 8002844:	edc6 7a00 	vstr	s15, [r6]
 8002848:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 800284c:	edc3 7a00 	vstr	s15, [r3]
 8002850:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002854:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8002858:	8023      	strh	r3, [r4, #0]
 800285a:	edc2 7a00 	vstr	s15, [r2]
		}

		// LED_YELLOW_OFF;

	}
 800285e:	b015      	add	sp, #84	; 0x54
 8002860:	ecbd 8b10 	vpop	{d8-d15}
 8002864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002868:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800286c:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002870:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002874:	edcd ea02 	vstr	s29, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002878:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 800287c:	edcd ca10 	vstr	s25, [sp, #64]	; 0x40
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002880:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8002884:	ed8d ca11 	vstr	s24, [sp, #68]	; 0x44
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002888:	eeb0 da69 	vmov.f32	s26, s19
 800288c:	eef0 ea49 	vmov.f32	s29, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002890:	eeb0 ba46 	vmov.f32	s22, s12
 8002894:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002898:	eeb0 8a47 	vmov.f32	s16, s14
 800289c:	eef0 8a67 	vmov.f32	s17, s15
 80028a0:	e6e5      	b.n	800266e <ADC_Stream0_Handler+0x4f2>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028a2:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028a6:	eef0 3a4b 	vmov.f32	s7, s22
 80028aa:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028ae:	ed8d da01 	vstr	s26, [sp, #4]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028b2:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028b6:	eeb0 da69 	vmov.f32	s26, s19
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028ba:	eddd 5a03 	vldr	s11, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028be:	eeb0 ba46 	vmov.f32	s22, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028c2:	edcd ea02 	vstr	s29, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028c6:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028ca:	edcd 5a08 	vstr	s11, [sp, #32]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028ce:	eef0 ea49 	vmov.f32	s29, s18
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028d2:	eef0 5a48 	vmov.f32	s11, s16
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028d6:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028da:	eeb0 8a47 	vmov.f32	s16, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028de:	ed8d ca03 	vstr	s24, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028e2:	eeb0 5a68 	vmov.f32	s10, s17
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80028e6:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028ea:	eef0 8a67 	vmov.f32	s17, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80028ee:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80028f2:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80028f6:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 80028fa:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 80028fe:	e6b2      	b.n	8002666 <ADC_Stream0_Handler+0x4ea>
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002900:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002904:	1c51      	adds	r1, r2, #1
 8002906:	e4ab      	b.n	8002260 <ADC_Stream0_Handler+0xe4>
 8002908:	2000d800 	.word	0x2000d800
 800290c:	2000f800 	.word	0x2000f800
 8002910:	34000000 	.word	0x34000000
 8002914:	24000564 	.word	0x24000564
 8002918:	24000590 	.word	0x24000590
 800291c:	24000594 	.word	0x24000594
 8002920:	24000560 	.word	0x24000560
 8002924:	24000588 	.word	0x24000588
 8002928:	240005a8 	.word	0x240005a8
 800292c:	240005ac 	.word	0x240005ac
 8002930:	2400056c 	.word	0x2400056c
 8002934:	240005a0 	.word	0x240005a0
 8002938:	240005a4 	.word	0x240005a4
 800293c:	24000568 	.word	0x24000568
 8002940:	240005b8 	.word	0x240005b8
 8002944:	240005bc 	.word	0x240005bc
 8002948:	24000574 	.word	0x24000574
 800294c:	240005b0 	.word	0x240005b0
 8002950:	240005b4 	.word	0x240005b4
 8002954:	24000570 	.word	0x24000570
 8002958:	240005c8 	.word	0x240005c8
 800295c:	240005cc 	.word	0x240005cc
 8002960:	2400057c 	.word	0x2400057c
 8002964:	240005c0 	.word	0x240005c0
 8002968:	240005c4 	.word	0x240005c4
 800296c:	24000578 	.word	0x24000578
 8002970:	240005d8 	.word	0x240005d8
 8002974:	240005dc 	.word	0x240005dc
 8002978:	24000584 	.word	0x24000584
 800297c:	240005d0 	.word	0x240005d0
 8002980:	240005d4 	.word	0x240005d4
 8002984:	24000580 	.word	0x24000580
 8002988:	240005e8 	.word	0x240005e8
 800298c:	240005e4 	.word	0x240005e4
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002990:	eddd 5a06 	vldr	s11, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002994:	eeb0 5a68 	vmov.f32	s10, s17
 8002998:	eef0 8a67 	vmov.f32	s17, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 800299c:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029a0:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029a4:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029a8:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029ac:	eeb0 3a6b 	vmov.f32	s6, s23
		inE6Rold = inER;                           inE6Iold = inEI;
 80029b0:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029b4:	eeb0 ba46 	vmov.f32	s22, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029b8:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029bc:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029c0:	eddd 5a03 	vldr	s11, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 80029c4:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029c8:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029cc:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029d0:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80029d4:	ed8d da01 	vstr	s26, [sp, #4]
 80029d8:	eeb0 da69 	vmov.f32	s26, s19
 80029dc:	edcd ea02 	vstr	s29, [sp, #8]
 80029e0:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029e4:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029e8:	eeb0 8a47 	vmov.f32	s16, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029ec:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029f0:	edcd ca00 	vstr	s25, [sp]
 80029f4:	ed8d ca03 	vstr	s24, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 80029f8:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 80029fc:	e77b      	b.n	80028f6 <ADC_Stream0_Handler+0x77a>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 80029fe:	4a06      	ldr	r2, [pc, #24]	; (8002a18 <ADC_Stream0_Handler+0x89c>)
 8002a00:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <ADC_Stream0_Handler+0x8a0>)
 8002a02:	ed92 0a00 	vldr	s0, [r2]
 8002a06:	edd3 7a00 	vldr	s15, [r3]
 8002a0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002a0e:	f000 f807 	bl	8002a20 <SDR_ComputeLO>
 8002a12:	f7ff bbd0 	b.w	80021b6 <ADC_Stream0_Handler+0x3a>
 8002a16:	bf00      	nop
 8002a18:	24006128 	.word	0x24006128
 8002a1c:	24007af4 	.word	0x24007af4

08002a20 <SDR_ComputeLO>:

#include <arm_const_structs.h>

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8002a20:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 8002a22:	4b50      	ldr	r3, [pc, #320]	; (8002b64 <SDR_ComputeLO+0x144>)
 8002a24:	edd3 7a00 	vldr	s15, [r3]
 8002a28:	eef4 7a40 	vcmp.f32	s15, s0
{
 8002a2c:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8002a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a34:	d173      	bne.n	8002b1e <SDR_ComputeLO+0xfe>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a36:	4a4c      	ldr	r2, [pc, #304]	; (8002b68 <SDR_ComputeLO+0x148>)
 8002a38:	4b4c      	ldr	r3, [pc, #304]	; (8002b6c <SDR_ComputeLO+0x14c>)
 8002a3a:	ed92 8a00 	vldr	s16, [r2]
 8002a3e:	ed93 7a00 	vldr	s14, [r3]
 8002a42:	4d4b      	ldr	r5, [pc, #300]	; (8002b70 <SDR_ComputeLO+0x150>)
 8002a44:	4c4b      	ldr	r4, [pc, #300]	; (8002b74 <SDR_ComputeLO+0x154>)
 8002a46:	484c      	ldr	r0, [pc, #304]	; (8002b78 <SDR_ComputeLO+0x158>)
 8002a48:	4b4c      	ldr	r3, [pc, #304]	; (8002b7c <SDR_ComputeLO+0x15c>)
 8002a4a:	edd5 5a00 	vldr	s11, [r5]
 8002a4e:	edd4 7a00 	vldr	s15, [r4]
 8002a52:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002a56:	edd0 6a00 	vldr	s13, [r0]
 8002a5a:	4a49      	ldr	r2, [pc, #292]	; (8002b80 <SDR_ComputeLO+0x160>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a5c:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 8002a60:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a62:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002a66:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a68:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002a6c:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a6e:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a72:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a76:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a7a:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a7e:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a82:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a86:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a8a:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a8e:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a92:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a96:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a9a:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a9e:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002aa2:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002aa6:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aaa:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002aae:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ab2:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ab6:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aba:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002abe:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ac2:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ac6:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aca:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ace:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ad2:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ad6:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ada:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ade:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ae2:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8002ae6:	d1b9      	bne.n	8002a5c <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002ae8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8002aec:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002b84 <SDR_ComputeLO+0x164>
 8002af0:	edc4 7a00 	vstr	s15, [r4]
 8002af4:	eddf 4a24 	vldr	s9, [pc, #144]	; 8002b88 <SDR_ComputeLO+0x168>
 8002af8:	eee5 6a05 	vfma.f32	s13, s10, s10
 8002afc:	4a23      	ldr	r2, [pc, #140]	; (8002b8c <SDR_ComputeLO+0x16c>)
 8002afe:	4b24      	ldr	r3, [pc, #144]	; (8002b90 <SDR_ComputeLO+0x170>)
 8002b00:	edc5 5a00 	vstr	s11, [r5]
 8002b04:	ed82 5a00 	vstr	s10, [r2]
 8002b08:	ed83 6a00 	vstr	s12, [r3]
 8002b0c:	ee77 7a66 	vsub.f32	s15, s14, s13
}	
 8002b10:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002b14:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002b18:	edc0 7a00 	vstr	s15, [r0]
}	
 8002b1c:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002b1e:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002b94 <SDR_ComputeLO+0x174>
 8002b22:	4a1d      	ldr	r2, [pc, #116]	; (8002b98 <SDR_ComputeLO+0x178>)
 8002b24:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 8002b28:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002b2c:	ed92 7a00 	vldr	s14, [r2]
 8002b30:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8002b34:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8002b38:	eeb0 0b49 	vmov.f64	d0, d9
 8002b3c:	f012 f88c 	bl	8014c58 <cos>
 8002b40:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8002b44:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <SDR_ComputeLO+0x148>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002b46:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002b4a:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002b4e:	f012 f8cf 	bl	8014cf0 <sin>
 8002b52:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002b56:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <SDR_ComputeLO+0x14c>)
 8002b58:	eeb1 7a47 	vneg.f32	s14, s14
 8002b5c:	ed83 7a00 	vstr	s14, [r3]
 8002b60:	e76f      	b.n	8002a42 <SDR_ComputeLO+0x22>
 8002b62:	bf00      	nop
 8002b64:	24000204 	.word	0x24000204
 8002b68:	240005f4 	.word	0x240005f4
 8002b6c:	240005fc 	.word	0x240005fc
 8002b70:	24000208 	.word	0x24000208
 8002b74:	24000610 	.word	0x24000610
 8002b78:	24000200 	.word	0x24000200
 8002b7c:	24005938 	.word	0x24005938
 8002b80:	24005138 	.word	0x24005138
 8002b84:	46000200 	.word	0x46000200
 8002b88:	39000000 	.word	0x39000000
 8002b8c:	24000614 	.word	0x24000614
 8002b90:	24000618 	.word	0x24000618
 8002b94:	40c90fdb 	.word	0x40c90fdb
 8002b98:	24006150 	.word	0x24006150

08002b9c <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	d028      	beq.n	8002bf2 <SDR_2R_toC_f32+0x56>
 8002ba0:	3010      	adds	r0, #16
 8002ba2:	3110      	adds	r1, #16
 8002ba4:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002ba6:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002baa:	3110      	adds	r1, #16
 8002bac:	3010      	adds	r0, #16
 8002bae:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002bb0:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002bb4:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002bb8:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002bbc:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002bc0:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002bc4:	f842 cc38 	str.w	ip, [r2, #-56]
 8002bc8:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002bcc:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002bd0:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002bd4:	f842 cc30 	str.w	ip, [r2, #-48]
 8002bd8:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002bdc:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002be0:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8002be4:	f842 cc28 	str.w	ip, [r2, #-40]
 8002be8:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8002bec:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 8002bf0:	d1d9      	bne.n	8002ba6 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 8002bf2:	4770      	bx	lr

08002bf4 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8002bf4:	4b35      	ldr	r3, [pc, #212]	; (8002ccc <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 8002bf6:	3110      	adds	r1, #16
 8002bf8:	3210      	adds	r2, #16
 8002bfa:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002bfc:	eddf 5a34 	vldr	s11, [pc, #208]	; 8002cd0 <SDR_downconvert_f32+0xdc>
 8002c00:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 8002c04:	b510      	push	{r4, lr}
 8002c06:	4c33      	ldr	r4, [pc, #204]	; (8002cd4 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c08:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 8002c0c:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c0e:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 8002c12:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c14:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c18:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 8002c1c:	3310      	adds	r3, #16
 8002c1e:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c20:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c24:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c28:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 8002c2c:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c2e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 8002c32:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c36:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c3a:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c3e:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c42:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c46:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c4a:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c52:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c56:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c5a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c5e:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c62:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8002c66:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c6a:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c6e:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c72:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c76:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c7a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8002c7e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8002c82:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002c86:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8002c8a:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8002c8e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8002c92:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8002c96:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8002c9a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8002c9e:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8002ca2:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8002ca6:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002caa:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8002cae:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 8002cb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cb6:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8002cba:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8002cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc2:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 8002cc6:	d19f      	bne.n	8002c08 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 8002cc8:	bd10      	pop	{r4, pc}
 8002cca:	bf00      	nop
 8002ccc:	24005138 	.word	0x24005138
 8002cd0:	3a000000 	.word	0x3a000000
 8002cd4:	24005938 	.word	0x24005938

08002cd8 <SDR_float_to_DAC_audio>:
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8002cd8:	0893      	lsrs	r3, r2, #2
	while(blkCnt--)
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d058      	beq.n	8002d90 <SDR_float_to_DAC_audio+0xb8>
 8002cde:	f103 3cff 	add.w	ip, r3, #4294967295
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002ce2:	4b36      	ldr	r3, [pc, #216]	; (8002dbc <SDR_float_to_DAC_audio+0xe4>)
 8002ce4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ce8:	fa1f fc8c 	uxth.w	ip, ip
 8002cec:	edd3 7a00 	vldr	s15, [r3]
 8002cf0:	f100 0310 	add.w	r3, r0, #16
 8002cf4:	3020      	adds	r0, #32
 8002cf6:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 8002cfa:	f101 0008 	add.w	r0, r1, #8
{
 8002cfe:	b500      	push	{lr}
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d00:	eeb0 5a47 	vmov.f32	s10, s14
 8002d04:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d08:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 8002d0c:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d0e:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 8002d12:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d14:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d18:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d1c:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 8002d20:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d22:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d26:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d2a:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d2e:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d32:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d36:	ee15 ea10 	vmov	lr, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d3a:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d3e:	f820 ec10 	strh.w	lr, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d42:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d46:	ee15 ea90 	vmov	lr, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d4a:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d4e:	f820 ec0e 	strh.w	lr, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d52:	ee16 ea10 	vmov	lr, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d56:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d5a:	f820 ec0c 	strh.w	lr, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d5e:	ee16 ea90 	vmov	lr, s13
 8002d62:	f820 ec0a 	strh.w	lr, [r0, #-10]
	while(blkCnt--)
 8002d66:	d1cb      	bne.n	8002d00 <SDR_float_to_DAC_audio+0x28>
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8002d68:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002d6a:	f001 021f 	and.w	r2, r1, #31
 8002d6e:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d70:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002d74:	4812      	ldr	r0, [pc, #72]	; (8002dc0 <SDR_float_to_DAC_audio+0xe8>)
 8002d76:	440a      	add	r2, r1
 8002d78:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002d7c:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8002d7e:	1a53      	subs	r3, r2, r1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	dcf9      	bgt.n	8002d78 <SDR_float_to_DAC_audio+0xa0>
 8002d84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002d88:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 8002d8c:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( dsize > 0 ) { 
 8002d90:	0093      	lsls	r3, r2, #2
 8002d92:	b902      	cbnz	r2, 8002d96 <SDR_float_to_DAC_audio+0xbe>
 8002d94:	4770      	bx	lr
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002d96:	f001 021f 	and.w	r2, r1, #31
 8002d9a:	441a      	add	r2, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8002d9c:	f3bf 8f4f 	dsb	sy
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002da0:	4807      	ldr	r0, [pc, #28]	; (8002dc0 <SDR_float_to_DAC_audio+0xe8>)
 8002da2:	440a      	add	r2, r1
 8002da4:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002da8:	3120      	adds	r1, #32
      } while ( op_size > 0 );
 8002daa:	1a53      	subs	r3, r2, r1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	dcf9      	bgt.n	8002da4 <SDR_float_to_DAC_audio+0xcc>
 8002db0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002db4:	f3bf 8f6f 	isb	sy
	return;
 8002db8:	e7ec      	b.n	8002d94 <SDR_float_to_DAC_audio+0xbc>
 8002dba:	bf00      	nop
 8002dbc:	24006148 	.word	0x24006148
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 8002dc4:	0892      	lsrs	r2, r2, #2
 8002dc6:	d016      	beq.n	8002df6 <SDR_memcpy_f32+0x32>
 8002dc8:	3110      	adds	r1, #16
 8002dca:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 8002dcc:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 8002dd0:	3110      	adds	r1, #16
 8002dd2:	3a01      	subs	r2, #1
 8002dd4:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 8002dd8:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 8002ddc:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8002de0:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 8002de4:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8002de8:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 8002dec:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8002df0:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 8002df4:	d1ea      	bne.n	8002dcc <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 8002df6:	4770      	bx	lr

08002df8 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8002df8:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002dfa:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 8002dfe:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002e00:	440b      	add	r3, r1
	while(blkCnt--)
 8002e02:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002e06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 8002e0a:	d036      	beq.n	8002e7a <SDR_mirror_LSB+0x82>
 8002e0c:	f1a3 0220 	sub.w	r2, r3, #32
 8002e10:	f1a3 0c1c 	sub.w	ip, r3, #28
 8002e14:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8002e18:	4402      	add	r2, r0
 8002e1a:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e1c:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 8002e20:	3a20      	subs	r2, #32
 8002e22:	3820      	subs	r0, #32
 8002e24:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e26:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 8002e2a:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e2c:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 8002e30:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e34:	eef1 7a67 	vneg.f32	s15, s15
 8002e38:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e3c:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 8002e40:	f843 cc38 	str.w	ip, [r3, #-56]
 8002e44:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8002e48:	eef1 7a67 	vneg.f32	s15, s15
 8002e4c:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e50:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8002e54:	f843 cc30 	str.w	ip, [r3, #-48]
 8002e58:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8002e5c:	eef1 7a67 	vneg.f32	s15, s15
 8002e60:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e64:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8002e68:	f843 cc28 	str.w	ip, [r3, #-40]
 8002e6c:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8002e70:	eef1 7a67 	vneg.f32	s15, s15
 8002e74:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8002e78:	d1d0      	bne.n	8002e1c <SDR_mirror_LSB+0x24>
	}
}
 8002e7a:	4770      	bx	lr

08002e7c <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8002e7c:	492b      	ldr	r1, [pc, #172]	; (8002f2c <SDR_compute_IIR_parms+0xb0>)
 8002e7e:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8002f30 <SDR_compute_IIR_parms+0xb4>
 8002e82:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8002e86:	4a2b      	ldr	r2, [pc, #172]	; (8002f34 <SDR_compute_IIR_parms+0xb8>)
	wr = 2.f * cwpitch / rate * myPI;
 8002e88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e8c:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8002f38 <SDR_compute_IIR_parms+0xbc>
 8002e90:	ed92 7a00 	vldr	s14, [r2]
{
 8002e94:	b508      	push	{r3, lr}
 8002e96:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8002e9a:	eec7 8a87 	vdiv.f32	s17, s15, s14
	r = Qfactor;
 8002e9e:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <SDR_compute_IIR_parms+0xc0>)
 8002ea0:	edd3 9a00 	vldr	s19, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002ea4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 8002ea8:	ee69 aaa9 	vmul.f32	s21, s19, s19
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002eac:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8002eb0:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002eb4:	ee38 8a69 	vsub.f32	s16, s16, s19
	wr = 2.f * cwpitch / rate * myPI;
 8002eb8:	ee68 8a80 	vmul.f32	s17, s17, s0
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002ebc:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8002ec0:	f011 feca 	bl	8014c58 <cos>
 8002ec4:	ee8a 5a09 	vdiv.f32	s10, s20, s18
	a1 = -2.f * r * cosw0;
 8002ec8:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <SDR_compute_IIR_parms+0xc4>)
	a2 = r2;
 8002eca:	4a1e      	ldr	r2, [pc, #120]	; (8002f44 <SDR_compute_IIR_parms+0xc8>)
 8002ecc:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002ed0:	eeb0 6b40 	vmov.f64	d6, d0
	a1 = -2.f * r * cosw0;
 8002ed4:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002ed8:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8002edc:	eeb7 aaca 	vcvt.f64.f32	d10, s20
	a1 = -2.f * r * cosw0;
 8002ee0:	ee69 7aa7 	vmul.f32	s15, s19, s15
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002ee4:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002ee8:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8002eec:	ee25 6b06 	vmul.f64	d6, d5, d6
 8002ef0:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	a1 = -2.f * r * cosw0;
 8002ef4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ef8:	ed83 6a00 	vstr	s12, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002efc:	f011 feac 	bl	8014c58 <cos>
 8002f00:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8002f04:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002f48 <SDR_compute_IIR_parms+0xcc>
 8002f08:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <SDR_compute_IIR_parms+0xd0>)
 8002f0a:	ee28 7a07 	vmul.f32	s14, s16, s14
 8002f0e:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8002f12:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8002f16:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002f1a:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8002f1e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002f22:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002f26:	ed83 7a00 	vstr	s14, [r3]
}
 8002f2a:	bd08      	pop	{r3, pc}
 8002f2c:	24007af4 	.word	0x24007af4
 8002f30:	44000000 	.word	0x44000000
 8002f34:	24006150 	.word	0x24006150
 8002f38:	40490fdb 	.word	0x40490fdb
 8002f3c:	24006144 	.word	0x24006144
 8002f40:	240072cc 	.word	0x240072cc
 8002f44:	240072d0 	.word	0x240072d0
 8002f48:	3f99999a 	.word	0x3f99999a
 8002f4c:	24007ae8 	.word	0x24007ae8

08002f50 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8002f50:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 8002f52:	2900      	cmp	r1, #0
 8002f54:	d077      	beq.n	8003046 <SDR_CWPeak+0xf6>
 8002f56:	1e4b      	subs	r3, r1, #1
 8002f58:	f8df c104 	ldr.w	ip, [pc, #260]	; 8003060 <SDR_CWPeak+0x110>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002f5c:	493a      	ldr	r1, [pc, #232]	; (8003048 <SDR_CWPeak+0xf8>)
 8002f5e:	3010      	adds	r0, #16
 8002f60:	4a3a      	ldr	r2, [pc, #232]	; (800304c <SDR_CWPeak+0xfc>)
 8002f62:	eddc 2a00 	vldr	s5, [ip]
 8002f66:	ed91 6a00 	vldr	s12, [r1]
 8002f6a:	ed92 5a00 	vldr	s10, [r2]
{
 8002f6e:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002f70:	4c37      	ldr	r4, [pc, #220]	; (8003050 <SDR_CWPeak+0x100>)
 8002f72:	4f38      	ldr	r7, [pc, #224]	; (8003054 <SDR_CWPeak+0x104>)
 8002f74:	edd4 4a00 	vldr	s9, [r4]
 8002f78:	4e37      	ldr	r6, [pc, #220]	; (8003058 <SDR_CWPeak+0x108>)
 8002f7a:	4d38      	ldr	r5, [pc, #224]	; (800305c <SDR_CWPeak+0x10c>)
 8002f7c:	eeb1 2a64 	vneg.f32	s4, s9
 8002f80:	ed97 7a00 	vldr	s14, [r7]
 8002f84:	edd6 5a00 	vldr	s11, [r6]
 8002f88:	edd5 6a00 	vldr	s13, [r5]
 8002f8c:	ee66 3a47 	vnmul.f32	s7, s12, s14
 8002f90:	ed10 7a04 	vldr	s14, [r0, #-16]
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002f94:	ee26 4a66 	vnmul.f32	s8, s12, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002f98:	ed50 7a03 	vldr	s15, [r0, #-12]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002f9c:	ed50 6a02 	vldr	s13, [r0, #-8]
	while(blkCnt--)
 8002fa0:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fa2:	eee2 3a22 	vfma.f32	s7, s4, s5
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fa6:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002faa:	eea2 4a25 	vfma.f32	s8, s4, s11
	while(blkCnt--)
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fb4:	eee7 3a05 	vfma.f32	s7, s14, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002fb8:	eea3 4a85 	vfma.f32	s8, s7, s10
		*buf++ = y0;
 8002fbc:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fc0:	ed92 5a00 	vldr	s10, [r2]
 8002fc4:	ed91 6a00 	vldr	s12, [r1]
 8002fc8:	ee65 7a27 	vmul.f32	s15, s10, s15
 8002fcc:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fd0:	ee25 7a26 	vmul.f32	s14, s10, s13
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fd4:	ee65 6a03 	vmul.f32	s13, s10, s6
 8002fd8:	eee6 7a62 	vfms.f32	s15, s12, s5
 8002fdc:	eea6 7a63 	vfms.f32	s14, s12, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fe0:	eeb1 2a64 	vneg.f32	s4, s9
 8002fe4:	eee4 7ae3 	vfms.f32	s15, s9, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fe8:	eea4 7ae7 	vfms.f32	s14, s9, s15
 8002fec:	eee6 6a67 	vfms.f32	s13, s12, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002ff0:	ee65 7a27 	vmul.f32	s15, s10, s15
 8002ff4:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002ff8:	eee4 6ac7 	vfms.f32	s13, s9, s14
 8002ffc:	eef0 2a66 	vmov.f32	s5, s13
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003000:	ee65 6a07 	vmul.f32	s13, s10, s14
 8003004:	eee6 6a44 	vfms.f32	s13, s12, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003008:	eeb0 4a67 	vmov.f32	s8, s15
 800300c:	eed6 7a25 	vfnms.f32	s15, s12, s11
 8003010:	eea6 4a65 	vfms.f32	s8, s12, s11
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003014:	ee65 5a22 	vmul.f32	s11, s10, s5
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003018:	eee4 6aa7 	vfma.f32	s13, s9, s15
 800301c:	eee6 5a44 	vfms.f32	s11, s12, s8
		*buf++ = y0;
 8003020:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 8003024:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003028:	eee4 5ae6 	vfms.f32	s11, s9, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 800302c:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 8003030:	d1ac      	bne.n	8002f8c <SDR_CWPeak+0x3c>
 8003032:	ed87 7a00 	vstr	s14, [r7]
 8003036:	edc6 5a00 	vstr	s11, [r6]
 800303a:	edc5 6a00 	vstr	s13, [r5]
 800303e:	edcc 2a00 	vstr	s5, [ip]
	}
}
 8003042:	bcf0      	pop	{r4, r5, r6, r7}
 8003044:	4770      	bx	lr
 8003046:	4770      	bx	lr
 8003048:	240072d0 	.word	0x240072d0
 800304c:	24007ae8 	.word	0x24007ae8
 8003050:	240072cc 	.word	0x240072cc
 8003054:	24000608 	.word	0x24000608
 8003058:	24000604 	.word	0x24000604
 800305c:	2400060c 	.word	0x2400060c
 8003060:	24000600 	.word	0x24000600

08003064 <SDR_demodSSB_CW_AGC>:
#endif

//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003068:	4b3a      	ldr	r3, [pc, #232]	; (8003154 <SDR_demodSSB_CW_AGC+0xf0>)
 800306a:	f241 0e04 	movw	lr, #4100	; 0x1004
 800306e:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 800316c <SDR_demodSSB_CW_AGC+0x108>
		if(pk < sav)
 8003072:	4a39      	ldr	r2, [pc, #228]	; (8003158 <SDR_demodSSB_CW_AGC+0xf4>)
 8003074:	4486      	add	lr, r0
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003076:	889f      	ldrh	r7, [r3, #4]
 8003078:	885e      	ldrh	r6, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800307a:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800307e:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 8003080:	edd2 7a00 	vldr	s15, [r2]
 8003084:	f8d8 0000 	ldr.w	r0, [r8]
 8003088:	4d34      	ldr	r5, [pc, #208]	; (800315c <SDR_demodSSB_CW_AGC+0xf8>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800308a:	4c35      	ldr	r4, [pc, #212]	; (8003160 <SDR_demodSSB_CW_AGC+0xfc>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 800308c:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8003170 <SDR_demodSSB_CW_AGC+0x10c>
 8003090:	e014      	b.n	80030bc <SDR_demodSSB_CW_AGC+0x58>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003092:	f894 c000 	ldrb.w	ip, [r4]
 8003096:	f1bc 0f03 	cmp.w	ip, #3
 800309a:	d052      	beq.n	8003142 <SDR_demodSSB_CW_AGC+0xde>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 800309c:	f1bc 0f01 	cmp.w	ip, #1
 80030a0:	ed92 7a00 	vldr	s14, [r2]
 80030a4:	bf0c      	ite	eq
 80030a6:	edda 7a01 	vldreq	s15, [sl, #4]
 80030aa:	edda 7a02 	vldrne	s15, [sl, #8]
 80030ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b2:	edc2 7a00 	vstr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 80030b6:	3308      	adds	r3, #8
 80030b8:	459e      	cmp	lr, r3
 80030ba:	d02d      	beq.n	8003118 <SDR_demodSSB_CW_AGC+0xb4>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80030bc:	ed93 7a00 	vldr	s14, [r3]
 80030c0:	ed53 6a01 	vldr	s13, [r3, #-4]
 80030c4:	ee27 7a07 	vmul.f32	s14, s14, s14
 80030c8:	eea6 7aa6 	vfma.f32	s14, s13, s13
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 80030cc:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 80030d0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80030d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d8:	dd0f      	ble.n	80030fa <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80030da:	f894 c000 	ldrb.w	ip, [r4]
			pk = sav;
 80030de:	ed82 6a00 	vstr	s12, [r2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80030e2:	f1bc 0f03 	cmp.w	ip, #3
 80030e6:	d026      	beq.n	8003136 <SDR_demodSSB_CW_AGC+0xd2>
 80030e8:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80030ec:	f1bc 0f01 	cmp.w	ip, #1
 80030f0:	bf0c      	ite	eq
 80030f2:	4630      	moveq	r0, r6
 80030f4:	4638      	movne	r0, r7
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80030f6:	ed53 6a01 	vldr	s13, [r3, #-4]
 80030fa:	ed95 7a00 	vldr	s14, [r5]
 80030fe:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8003102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003106:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 800310a:	2800      	cmp	r0, #0
 800310c:	d0c1      	beq.n	8003092 <SDR_demodSSB_CW_AGC+0x2e>
	for(k=j=0; k<BSIZE*2; k+=2)
 800310e:	3308      	adds	r3, #8
		}
	}
	PeakAudioValue=pk;
 8003110:	edd2 7a00 	vldr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003114:	459e      	cmp	lr, r3
 8003116:	d1d1      	bne.n	80030bc <SDR_demodSSB_CW_AGC+0x58>
 8003118:	4a12      	ldr	r2, [pc, #72]	; (8003164 <SDR_demodSSB_CW_AGC+0x100>)
	if(hangcnt > 0)  hangcnt--;
 800311a:	2800      	cmp	r0, #0
	PeakAudioValue=pk;
 800311c:	4b12      	ldr	r3, [pc, #72]	; (8003168 <SDR_demodSSB_CW_AGC+0x104>)
 800311e:	f8c8 0000 	str.w	r0, [r8]
 8003122:	ed82 6a00 	vstr	s12, [r2]
 8003126:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 800312a:	dd02      	ble.n	8003132 <SDR_demodSSB_CW_AGC+0xce>
 800312c:	3801      	subs	r0, #1
 800312e:	f8c8 0000 	str.w	r0, [r8]
}
 8003132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003136:	eef0 7a46 	vmov.f32	s15, s12
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 800313a:	ed53 6a01 	vldr	s13, [r3, #-4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800313e:	4648      	mov	r0, r9
 8003140:	e7db      	b.n	80030fa <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003142:	ed92 7a00 	vldr	s14, [r2]
 8003146:	edda 7a03 	vldr	s15, [sl, #12]
 800314a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800314e:	edc2 7a00 	vstr	s15, [r2]
 8003152:	e7b0      	b.n	80030b6 <SDR_demodSSB_CW_AGC+0x52>
 8003154:	2400511c 	.word	0x2400511c
 8003158:	2400ad0c 	.word	0x2400ad0c
 800315c:	240006d0 	.word	0x240006d0
 8003160:	24000eec 	.word	0x24000eec
 8003164:	240005f8 	.word	0x240005f8
 8003168:	24006140 	.word	0x24006140
 800316c:	2400a428 	.word	0x2400a428
 8003170:	24000ef0 	.word	0x24000ef0

08003174 <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 8003174:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 8003176:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 800317a:	b082      	sub	sp, #8
 800317c:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 8003184:	f7fd f90c 	bl	80003a0 <strlen>
	if( call_len > 6 ) {
 8003188:	2806      	cmp	r0, #6
 800318a:	f200 808f 	bhi.w	80032ac <pack_call+0x138>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 800318e:	78a2      	ldrb	r2, [r4, #2]
 8003190:	4b5b      	ldr	r3, [pc, #364]	; (8003300 <pack_call+0x18c>)
 8003192:	5cd2      	ldrb	r2, [r2, r3]
 8003194:	0752      	lsls	r2, r2, #29
 8003196:	d57c      	bpl.n	8003292 <pack_call+0x11e>
		for (i=0; i<call_len; i++) {
 8003198:	b120      	cbz	r0, 80031a4 <pack_call+0x30>
			call6[i]=callsign[i];
 800319a:	4602      	mov	r2, r0
 800319c:	4621      	mov	r1, r4
 800319e:	4668      	mov	r0, sp
 80031a0:	f00e fcc6 	bl	8011b30 <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 80031a4:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 80031a8:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80031ac:	fa5f fe8c 	uxtb.w	lr, ip
 80031b0:	f1be 0f09 	cmp.w	lr, #9
 80031b4:	d908      	bls.n	80031c8 <pack_call+0x54>
	if( ch == 32 ) {  //space
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	f000 809a 	beq.w	80032f0 <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80031bc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80031c0:	2a19      	cmp	r2, #25
 80031c2:	d976      	bls.n	80032b2 <pack_call+0x13e>
	return -1;
 80031c4:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80031c8:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 80031cc:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80031d0:	fa5f f48c 	uxtb.w	r4, ip
 80031d4:	2c09      	cmp	r4, #9
 80031d6:	d907      	bls.n	80031e8 <pack_call+0x74>
	if( ch == 32 ) {  //space
 80031d8:	2b20      	cmp	r3, #32
 80031da:	f000 8087 	beq.w	80032ec <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80031de:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80031e2:	2a19      	cmp	r2, #25
 80031e4:	d979      	bls.n	80032da <pack_call+0x166>
	return -1;
 80031e6:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80031e8:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 80031ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80031f0:	b2d2      	uxtb	r2, r2
 80031f2:	2a09      	cmp	r2, #9
 80031f4:	d906      	bls.n	8003204 <pack_call+0x90>
	if( ch == 32 ) {  //space
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	d076      	beq.n	80032e8 <pack_call+0x174>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80031fa:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80031fe:	2a19      	cmp	r2, #25
 8003200:	d968      	bls.n	80032d4 <pack_call+0x160>
	return -1;
 8003202:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003204:	f89d 1003 	ldrb.w	r1, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8003208:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b09      	cmp	r3, #9
 8003210:	d906      	bls.n	8003220 <pack_call+0xac>
	if( ch == 32 ) {  //space
 8003212:	2920      	cmp	r1, #32
 8003214:	d066      	beq.n	80032e4 <pack_call+0x170>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003216:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 800321a:	2b19      	cmp	r3, #25
 800321c:	d956      	bls.n	80032cc <pack_call+0x158>
	return -1;
 800321e:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003220:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 8003224:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 8003228:	b2c9      	uxtb	r1, r1
 800322a:	2909      	cmp	r1, #9
 800322c:	d906      	bls.n	800323c <pack_call+0xc8>
	if( ch == 32 ) {  //space
 800322e:	2820      	cmp	r0, #32
 8003230:	d061      	beq.n	80032f6 <pack_call+0x182>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003232:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 8003236:	2919      	cmp	r1, #25
 8003238:	d940      	bls.n	80032bc <pack_call+0x148>
	return -1;
 800323a:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 800323c:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 8003240:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 8003244:	b2c0      	uxtb	r0, r0
 8003246:	2809      	cmp	r0, #9
 8003248:	d907      	bls.n	800325a <pack_call+0xe6>
	if( ch == 32 ) {  //space
 800324a:	f1bc 0f20 	cmp.w	ip, #32
 800324e:	d054      	beq.n	80032fa <pack_call+0x186>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003250:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 8003254:	2819      	cmp	r0, #25
 8003256:	d935      	bls.n	80032c4 <pack_call+0x150>
	return -1;
 8003258:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 800325a:	f04f 0c24 	mov.w	ip, #36	; 0x24
	n = n*10+call6[2];
	n = n*27+call6[3]-10;
 800325e:	3b0a      	subs	r3, #10
	n = n*27+call6[4]-10;
 8003260:	390a      	subs	r1, #10
	n = n*27+call6[5]-10;
 8003262:	380a      	subs	r0, #10
	n = n*36+call6[1];
 8003264:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 8003268:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 800326c:	eb02 024c 	add.w	r2, r2, ip, lsl #1
	n = n*27+call6[3]-10;
 8003270:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003274:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8003278:	4413      	add	r3, r2
	n = n*27+call6[4]-10;
 800327a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800327e:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8003282:	440b      	add	r3, r1
	n = n*27+call6[5]-10;
 8003284:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003288:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800328c:	4418      	add	r0, r3
	return n;
}
 800328e:	b002      	add	sp, #8
 8003290:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 8003292:	7862      	ldrb	r2, [r4, #1]
 8003294:	5cd3      	ldrb	r3, [r2, r3]
 8003296:	075b      	lsls	r3, r3, #29
 8003298:	d584      	bpl.n	80031a4 <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 800329a:	2800      	cmp	r0, #0
 800329c:	d082      	beq.n	80031a4 <pack_call+0x30>
			call6[i]=callsign[i-1];
 800329e:	4602      	mov	r2, r0
 80032a0:	4621      	mov	r1, r4
 80032a2:	f10d 0001 	add.w	r0, sp, #1
 80032a6:	f00e fc43 	bl	8011b30 <memcpy>
 80032aa:	e77b      	b.n	80031a4 <pack_call+0x30>
		return 0;
 80032ac:	2000      	movs	r0, #0
}
 80032ae:	b002      	add	sp, #8
 80032b0:	bd10      	pop	{r4, pc}
		return ch-55;
 80032b2:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 80032b6:	fa5f fe8c 	uxtb.w	lr, ip
 80032ba:	e785      	b.n	80031c8 <pack_call+0x54>
 80032bc:	f1a0 0137 	sub.w	r1, r0, #55	; 0x37
 80032c0:	b2c9      	uxtb	r1, r1
 80032c2:	e7bb      	b.n	800323c <pack_call+0xc8>
 80032c4:	f1ac 0037 	sub.w	r0, ip, #55	; 0x37
 80032c8:	b2c0      	uxtb	r0, r0
 80032ca:	e7c6      	b.n	800325a <pack_call+0xe6>
 80032cc:	f1a1 0337 	sub.w	r3, r1, #55	; 0x37
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	e7a5      	b.n	8003220 <pack_call+0xac>
 80032d4:	3b37      	subs	r3, #55	; 0x37
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	e794      	b.n	8003204 <pack_call+0x90>
 80032da:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 80032de:	fa5f f48c 	uxtb.w	r4, ip
 80032e2:	e781      	b.n	80031e8 <pack_call+0x74>
		return 36;
 80032e4:	2324      	movs	r3, #36	; 0x24
 80032e6:	e79b      	b.n	8003220 <pack_call+0xac>
 80032e8:	2224      	movs	r2, #36	; 0x24
 80032ea:	e78b      	b.n	8003204 <pack_call+0x90>
 80032ec:	2424      	movs	r4, #36	; 0x24
 80032ee:	e77b      	b.n	80031e8 <pack_call+0x74>
 80032f0:	f04f 0e24 	mov.w	lr, #36	; 0x24
 80032f4:	e768      	b.n	80031c8 <pack_call+0x54>
 80032f6:	2124      	movs	r1, #36	; 0x24
 80032f8:	e7a0      	b.n	800323c <pack_call+0xc8>
 80032fa:	2024      	movs	r0, #36	; 0x24
 80032fc:	e7ad      	b.n	800325a <pack_call+0xe6>
 80032fe:	bf00      	nop
 8003300:	0801d109 	.word	0x0801d109

08003304 <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 8003304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			0,0,0,0,1,0,0,1,0,0,1,1,1,0,1,1,0,0,1,1,
			0,1,0,0,0,1,1,1,0,0,0,0,0,1,0,1,0,0,1,1,
			0,0,0,0,0,0,0,1,1,0,1,0,1,1,0,0,0,1,1,0,
			0,0
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003308:	4abb      	ldr	r2, [pc, #748]	; (80035f8 <get_wspr_channel_symbols+0x2f4>)
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 800330a:	2300      	movs	r3, #0
{
 800330c:	4605      	mov	r5, r0
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 800330e:	4614      	mov	r4, r2
{
 8003310:	ed2d 8b02 	vpush	{d8}
 8003314:	b0ed      	sub	sp, #436	; 0x1b4
 8003316:	af00      	add	r7, sp, #0
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 8003318:	f890 c000 	ldrb.w	ip, [r0]
	memset(message,0,sizeof(char)*23);
 800331c:	62fb      	str	r3, [r7, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 800331e:	f107 0634 	add.w	r6, r7, #52	; 0x34
{
 8003322:	6039      	str	r1, [r7, #0]
	memset(message,0,sizeof(char)*23);
 8003324:	f8c7 302f 	str.w	r3, [r7, #47]	; 0x2f
 8003328:	e9c7 3307 	strd	r3, r3, [r7, #28]
 800332c:	e9c7 3309 	strd	r3, r3, [r7, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003332:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003334:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003336:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003338:	e894 0003 	ldmia.w	r4, {r0, r1}
 800333c:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 8003340:	f1bc 0f00 	cmp.w	ip, #0
 8003344:	d00d      	beq.n	8003362 <get_wspr_channel_symbols+0x5e>
 8003346:	f107 021c 	add.w	r2, r7, #28
 800334a:	1c6b      	adds	r3, r5, #1
 800334c:	43e8      	mvns	r0, r5
 800334e:	4664      	mov	r4, ip
 8003350:	e000      	b.n	8003354 <get_wspr_channel_symbols+0x50>
 8003352:	b134      	cbz	r4, 8003362 <get_wspr_channel_symbols+0x5e>
		message[i]=rawmessage[i];
 8003354:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 8003358:	f813 4b01 	ldrb.w	r4, [r3], #1
 800335c:	18c1      	adds	r1, r0, r3
 800335e:	2917      	cmp	r1, #23
 8003360:	d1f7      	bne.n	8003352 <get_wspr_channel_symbols+0x4e>
		i++;
	}

	size_t i1=strcspn(message," ");
 8003362:	49a6      	ldr	r1, [pc, #664]	; (80035fc <get_wspr_channel_symbols+0x2f8>)
 8003364:	f107 001c 	add.w	r0, r7, #28
 8003368:	f00f f9fa 	bl	8012760 <strcspn>
	size_t i2=strcspn(message,"/");
 800336c:	49a4      	ldr	r1, [pc, #656]	; (8003600 <get_wspr_channel_symbols+0x2fc>)
	size_t i1=strcspn(message," ");
 800336e:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 8003370:	f107 001c 	add.w	r0, r7, #28
 8003374:	f00f f9f4 	bl	8012760 <strcspn>
	size_t i3=strcspn(message,"<");
 8003378:	49a2      	ldr	r1, [pc, #648]	; (8003604 <get_wspr_channel_symbols+0x300>)
	size_t i2=strcspn(message,"/");
 800337a:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 800337c:	f107 001c 	add.w	r0, r7, #28
 8003380:	f00f f9ee 	bl	8012760 <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003384:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 8003386:	49a0      	ldr	r1, [pc, #640]	; (8003608 <get_wspr_channel_symbols+0x304>)
	size_t i3=strcspn(message,"<");
 8003388:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 800338a:	f107 001c 	add.w	r0, r7, #28
 800338e:	f00f f9e7 	bl	8012760 <strcspn>
 8003392:	4680      	mov	r8, r0
	size_t mlen=strlen(message);
 8003394:	f107 001c 	add.w	r0, r7, #28
 8003398:	f7fd f802 	bl	80003a0 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 800339c:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 800339e:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80033a0:	d804      	bhi.n	80033ac <get_wspr_channel_symbols+0xa8>
 80033a2:	4286      	cmp	r6, r0
 80033a4:	d102      	bne.n	80033ac <get_wspr_channel_symbols+0xa8>
 80033a6:	4285      	cmp	r5, r0
 80033a8:	f000 8136 	beq.w	8003618 <get_wspr_channel_symbols+0x314>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 80033ac:	b90d      	cbnz	r5, 80033b2 <get_wspr_channel_symbols+0xae>
 80033ae:	4598      	cmp	r8, r3
 80033b0:	d37e      	bcc.n	80034b0 <get_wspr_channel_symbols+0x1ac>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 80033b2:	429e      	cmp	r6, r3
 80033b4:	d307      	bcc.n	80033c6 <get_wspr_channel_symbols+0xc2>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 80033b6:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 80033b8:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 80033bc:	46bd      	mov	sp, r7
 80033be:	ecbd 8b02 	vpop	{d8}
 80033c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 80033c6:	498d      	ldr	r1, [pc, #564]	; (80035fc <get_wspr_channel_symbols+0x2f8>)
 80033c8:	f107 001c 	add.w	r0, r7, #28
 80033cc:	f00f f9da 	bl	8012784 <strtok>
 80033d0:	4604      	mov	r4, r0
 80033d2:	4682      	mov	sl, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 80033d4:	2e00      	cmp	r6, #0
 80033d6:	d0ee      	beq.n	80033b6 <get_wspr_channel_symbols+0xb2>
 80033d8:	f7fc ffe2 	bl	80003a0 <strlen>
 80033dc:	42b0      	cmp	r0, r6
 80033de:	d3ea      	bcc.n	80033b6 <get_wspr_channel_symbols+0xb2>
		powstr = strtok (NULL," ");
 80033e0:	4986      	ldr	r1, [pc, #536]	; (80035fc <get_wspr_channel_symbols+0x2f8>)
 80033e2:	2000      	movs	r0, #0
 80033e4:	f00f f9ce 	bl	8012784 <strtok>
		int power = atoi (powstr);
 80033e8:	f00e fb62 	bl	8011ab0 <atoi>
		if( power < 0 ) power=0;
 80033ec:	283c      	cmp	r0, #60	; 0x3c
 80033ee:	4605      	mov	r5, r0
		power=power+nu[power%10];
 80033f0:	4b86      	ldr	r3, [pc, #536]	; (800360c <get_wspr_channel_symbols+0x308>)
 80033f2:	bfa8      	it	ge
 80033f4:	253c      	movge	r5, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 80033f6:	4982      	ldr	r1, [pc, #520]	; (8003600 <get_wspr_channel_symbols+0x2fc>)
 80033f8:	4620      	mov	r0, r4
 80033fa:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
		power=power+nu[power%10];
 80033fe:	fba3 2305 	umull	r2, r3, r3, r5
 8003402:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003406:	08db      	lsrs	r3, r3, #3
 8003408:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800340c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
 8003410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003414:	441d      	add	r5, r3
	size_t i1 = strcspn(callsign,"/");
 8003416:	f00f f9a3 	bl	8012760 <strcspn>
	if( callsign[i1+2] == 0 ) {
 800341a:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 800341e:	4606      	mov	r6, r0
	if( callsign[i1+2] == 0 ) {
 8003420:	f814 3008 	ldrb.w	r3, [r4, r8]
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 843f 	beq.w	8003ca8 <get_wspr_channel_symbols+0x9a4>
	} else if( callsign[i1+3]==0 ) {
 800342a:	eb04 0900 	add.w	r9, r4, r0
 800342e:	f899 3003 	ldrb.w	r3, [r9, #3]
 8003432:	2b00      	cmp	r3, #0
 8003434:	f040 8522 	bne.w	8003e7c <get_wspr_channel_symbols+0xb78>
		for (i=0; i<i1; i++) {
 8003438:	b300      	cbz	r0, 800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 800343a:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 800343c:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 800343e:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003442:	d01b      	beq.n	800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8003444:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8003446:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8003448:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 800344c:	d016      	beq.n	800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 800344e:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 8003450:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 8003452:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8003456:	d011      	beq.n	800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8003458:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 800345a:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 800345c:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8003460:	d00c      	beq.n	800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8003462:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 8003464:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 8003466:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 800346a:	d007      	beq.n	800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 800346c:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 800346e:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 8003470:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8003474:	d002      	beq.n	800347c <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8003476:	79a3      	ldrb	r3, [r4, #6]
 8003478:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		*n=pack_call(call6);
 800347c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003480:	4618      	mov	r0, r3
 8003482:	ee08 3a10 	vmov	s16, r3
 8003486:	f7ff fe75 	bl	8003174 <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 800348a:	f899 3001 	ldrb.w	r3, [r9, #1]
 800348e:	f81a 2008 	ldrb.w	r2, [sl, r8]
		*n=pack_call(call6);
 8003492:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8003494:	3b30      	subs	r3, #48	; 0x30
 8003496:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800349a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
		*m=60000 + 26 + *m;
 800349e:	f64e 234a 	movw	r3, #59978	; 0xea4a
 80034a2:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80034a4:	01db      	lsls	r3, r3, #7
		*nadd=1;
 80034a6:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 80034a8:	3541      	adds	r5, #65	; 0x41
 80034aa:	4428      	add	r0, r5
 80034ac:	18c5      	adds	r5, r0, r3
		n=n1;
 80034ae:	e11a      	b.n	80036e6 <get_wspr_channel_symbols+0x3e2>
		callsign=strtok(message,"<> ");
 80034b0:	4957      	ldr	r1, [pc, #348]	; (8003610 <get_wspr_channel_symbols+0x30c>)
 80034b2:	f107 001c 	add.w	r0, r7, #28
 80034b6:	f00f f965 	bl	8012784 <strtok>
		grid=strtok(NULL," ");
 80034ba:	4950      	ldr	r1, [pc, #320]	; (80035fc <get_wspr_channel_symbols+0x2f8>)
		callsign=strtok(message,"<> ");
 80034bc:	4606      	mov	r6, r0
		grid=strtok(NULL," ");
 80034be:	2000      	movs	r0, #0
 80034c0:	f00f f960 	bl	8012784 <strtok>
		powstr=strtok(NULL," ");
 80034c4:	494d      	ldr	r1, [pc, #308]	; (80035fc <get_wspr_channel_symbols+0x2f8>)
		grid=strtok(NULL," ");
 80034c6:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 80034c8:	2000      	movs	r0, #0
 80034ca:	f00f f95b 	bl	8012784 <strtok>
		callsign=strtok(message,"<> ");
 80034ce:	46b0      	mov	r8, r6
		int power = atoi(powstr);
 80034d0:	f00e faee 	bl	8011ab0 <atoi>
		if( power < 0 ) power=0;
 80034d4:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 80034d6:	4b4d      	ldr	r3, [pc, #308]	; (800360c <get_wspr_channel_symbols+0x308>)
 80034d8:	bfa8      	it	ge
 80034da:	203c      	movge	r0, #60	; 0x3c
 80034dc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 80034e0:	4630      	mov	r0, r6
		power=power+nu[power%10];
 80034e2:	fba3 1302 	umull	r1, r3, r3, r2
 80034e6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80034ea:	08db      	lsrs	r3, r3, #3
 80034ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034f0:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 80034f4:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 80034f8:	442a      	add	r2, r5
		ntype=-(power+1);
 80034fa:	43d5      	mvns	r5, r2
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 80034fc:	f7fc ff50 	bl	80003a0 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003500:	4b44      	ldr	r3, [pc, #272]	; (8003614 <get_wspr_channel_symbols+0x310>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003502:	07b1      	lsls	r1, r6, #30
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003504:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003506:	f000 8296 	beq.w	8003a36 <get_wspr_channel_symbols+0x732>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 800350a:	4632      	mov	r2, r6
 800350c:	07d2      	lsls	r2, r2, #31
 800350e:	f140 8366 	bpl.w	8003bde <get_wspr_channel_symbols+0x8da>
		while (length > 12)
 8003512:	280c      	cmp	r0, #12
 8003514:	f240 8514 	bls.w	8003f40 <get_wspr_channel_symbols+0xc3c>
 8003518:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800351a:	461a      	mov	r2, r3
 800351c:	4619      	mov	r1, r3
 800351e:	46a1      	mov	r9, r4
 8003520:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 8003522:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 8003526:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 8003528:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 800352c:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			c += ((uint32_t)k[11])<<24;
 8003530:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 8003534:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 8003536:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			a += ((uint32_t)k[2])<<16;
 800353a:	f816 3c0a 	ldrb.w	r3, [r6, #-10]
 800353e:	ea4f 4403 	mov.w	r4, r3, lsl #16
			c += k[8];
 8003542:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			c += ((uint32_t)k[11])<<24;
 8003546:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8003548:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 800354c:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 8003550:	eb04 2403 	add.w	r4, r4, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 8003554:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 8003558:	4472      	add	r2, lr
			a += k[0];
 800355a:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 800355e:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 8003562:	4474      	add	r4, lr
			b += ((uint32_t)k[5])<<8;
 8003564:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 8003568:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 800356c:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 8003570:	eb04 640e 	add.w	r4, r4, lr, lsl #24
 8003574:	46b6      	mov	lr, r6
		while (length > 12)
 8003576:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 800357a:	eba4 0402 	sub.w	r4, r4, r2
 800357e:	4464      	add	r4, ip
			b += k[4];
 8003580:	f816 cc14 	ldrb.w	ip, [r6, #-20]
			b += ((uint32_t)k[7])<<24;
 8003584:	4463      	add	r3, ip
 8003586:	f816 cc11 	ldrb.w	ip, [r6, #-17]
			mix(a,b,c);
 800358a:	ea84 7432 	eor.w	r4, r4, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 800358e:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 8003592:	440b      	add	r3, r1
			mix(a,b,c);
 8003594:	4621      	mov	r1, r4
 8003596:	441a      	add	r2, r3
 8003598:	eba3 0304 	sub.w	r3, r3, r4
 800359c:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 80035a0:	4411      	add	r1, r2
 80035a2:	eba2 0203 	sub.w	r2, r2, r3
 80035a6:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 80035aa:	440b      	add	r3, r1
 80035ac:	eba1 0102 	sub.w	r1, r1, r2
 80035b0:	ea81 4432 	eor.w	r4, r1, r2, ror #16
 80035b4:	441a      	add	r2, r3
 80035b6:	eba3 0304 	sub.w	r3, r3, r4
 80035ba:	eb04 0c02 	add.w	ip, r4, r2
 80035be:	ea83 3174 	eor.w	r1, r3, r4, ror #13
 80035c2:	eba2 0201 	sub.w	r2, r2, r1
 80035c6:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 80035ca:	4461      	add	r1, ip
		while (length > 12)
 80035cc:	d8a9      	bhi.n	8003522 <get_wspr_channel_symbols+0x21e>
 80035ce:	464c      	mov	r4, r9
 80035d0:	4663      	mov	r3, ip
 80035d2:	46f0      	mov	r8, lr
		switch(length)                   /* all the case statements fall through */
 80035d4:	3801      	subs	r0, #1
 80035d6:	280b      	cmp	r0, #11
 80035d8:	f200 82bd 	bhi.w	8003b56 <get_wspr_channel_symbols+0x852>
 80035dc:	e8df f010 	tbh	[pc, r0, lsl #1]
 80035e0:	029b029f 	.word	0x029b029f
 80035e4:	02930297 	.word	0x02930297
 80035e8:	028c0290 	.word	0x028c0290
 80035ec:	02840288 	.word	0x02840288
 80035f0:	027d0281 	.word	0x027d0281
 80035f4:	02750279 	.word	0x02750279
 80035f8:	08015c40 	.word	0x08015c40
 80035fc:	0801cd40 	.word	0x0801cd40
 8003600:	0801cb68 	.word	0x0801cb68
 8003604:	0801cb6c 	.word	0x0801cb6c
 8003608:	0801cb70 	.word	0x0801cb70
 800360c:	cccccccd 	.word	0xcccccccd
 8003610:	0801cb74 	.word	0x0801cb74
 8003614:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8003618:	49ce      	ldr	r1, [pc, #824]	; (8003954 <get_wspr_channel_symbols+0x650>)
 800361a:	f107 001c 	add.w	r0, r7, #28
 800361e:	f00f f8b1 	bl	8012784 <strtok>
		grid = strtok(NULL," ");
 8003622:	49cc      	ldr	r1, [pc, #816]	; (8003954 <get_wspr_channel_symbols+0x650>)
		callsign = strtok(message," ");
 8003624:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8003626:	2000      	movs	r0, #0
 8003628:	f00f f8ac 	bl	8012784 <strtok>
		powstr = strtok(NULL," ");
 800362c:	49c9      	ldr	r1, [pc, #804]	; (8003954 <get_wspr_channel_symbols+0x650>)
		grid = strtok(NULL," ");
 800362e:	4606      	mov	r6, r0
		powstr = strtok(NULL," ");
 8003630:	2000      	movs	r0, #0
 8003632:	f00f f8a7 	bl	8012784 <strtok>
		int power = atoi(powstr);
 8003636:	f00e fa3b 	bl	8011ab0 <atoi>
 800363a:	4605      	mov	r5, r0
		n = pack_call(callsign);
 800363c:	4620      	mov	r0, r4
 800363e:	f7ff fd99 	bl	8003174 <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8003642:	7833      	ldrb	r3, [r6, #0]
		n = pack_call(callsign);
 8003644:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8003646:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800364a:	b2d2      	uxtb	r2, r2
 800364c:	2a09      	cmp	r2, #9
 800364e:	d908      	bls.n	8003662 <get_wspr_channel_symbols+0x35e>
	if( ch == 32 ) {  //space
 8003650:	2b20      	cmp	r3, #32
 8003652:	f000 845c 	beq.w	8003f0e <get_wspr_channel_symbols+0xc0a>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003656:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800365a:	b2d2      	uxtb	r2, r2
	return -1;
 800365c:	2a12      	cmp	r2, #18
 800365e:	bf28      	it	cs
 8003660:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003662:	7871      	ldrb	r1, [r6, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8003664:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b09      	cmp	r3, #9
 800366c:	d908      	bls.n	8003680 <get_wspr_channel_symbols+0x37c>
	if( ch == 32 ) {  //space
 800366e:	2920      	cmp	r1, #32
 8003670:	f000 844a 	beq.w	8003f08 <get_wspr_channel_symbols+0xc04>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003674:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 8003678:	b2db      	uxtb	r3, r3
	return -1;
 800367a:	2b12      	cmp	r3, #18
 800367c:	bf28      	it	cs
 800367e:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003680:	78b1      	ldrb	r1, [r6, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8003682:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 8003686:	b2c0      	uxtb	r0, r0
 8003688:	2809      	cmp	r0, #9
 800368a:	d907      	bls.n	800369c <get_wspr_channel_symbols+0x398>
	if( ch == 32 ) {  //space
 800368c:	2920      	cmp	r1, #32
 800368e:	f000 8441 	beq.w	8003f14 <get_wspr_channel_symbols+0xc10>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003692:	3941      	subs	r1, #65	; 0x41
 8003694:	b2c8      	uxtb	r0, r1
	return -1;
 8003696:	2812      	cmp	r0, #18
 8003698:	bf28      	it	cs
 800369a:	20ff      	movcs	r0, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 800369c:	78f6      	ldrb	r6, [r6, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 800369e:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 80036a2:	b2c9      	uxtb	r1, r1
 80036a4:	2909      	cmp	r1, #9
 80036a6:	d908      	bls.n	80036ba <get_wspr_channel_symbols+0x3b6>
	if( ch == 32 ) {  //space
 80036a8:	2e20      	cmp	r6, #32
 80036aa:	f000 8427 	beq.w	8003efc <get_wspr_channel_symbols+0xbf8>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 80036ae:	f1a6 0141 	sub.w	r1, r6, #65	; 0x41
 80036b2:	b2c9      	uxtb	r1, r1
	return -1;
 80036b4:	2912      	cmp	r1, #18
 80036b6:	bf28      	it	cs
 80036b8:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 80036ba:	f06f 0609 	mvn.w	r6, #9
 80036be:	b21b      	sxth	r3, r3
 80036c0:	fb06 f202 	mul.w	r2, r6, r2
 80036c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80036c8:	32b3      	adds	r2, #179	; 0xb3
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	1a12      	subs	r2, r2, r0
 80036ce:	20b4      	movs	r0, #180	; 0xb4
 80036d0:	fb00 3302 	mla	r3, r0, r2, r3
 80036d4:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80036d8:	440b      	add	r3, r1
 80036da:	ee08 2a10 	vmov	s16, r2
 80036de:	eb05 13c3 	add.w	r3, r5, r3, lsl #7
	m=m*128+power+64;
 80036e2:	f103 0540 	add.w	r5, r3, #64	; 0x40
	it=0xFF & (n>>20);
 80036e6:	0d23      	lsrs	r3, r4, #20
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 80036e8:	f3c5 4283 	ubfx	r2, r5, #18, #4
	memset(data,0,sizeof(data));
 80036ec:	2600      	movs	r6, #0
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 80036ee:	ee18 0a10 	vmov	r0, s16
	it=0xFF & (n>>20);
 80036f2:	743b      	strb	r3, [r7, #16]
	it=0xFF & (n>>12);
 80036f4:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 80036f6:	eb02 1204 	add.w	r2, r2, r4, lsl #4
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 80036fa:	4631      	mov	r1, r6
	it=0xFF & (n>>12);
 80036fc:	747b      	strb	r3, [r7, #17]
	it=0xFF & (m>>10);
 80036fe:	12ab      	asrs	r3, r5, #10
	it=0xFF & (n>>4);
 8003700:	0924      	lsrs	r4, r4, #4
	data[3]=it;
 8003702:	74fa      	strb	r2, [r7, #19]
	it=0xFF & (m>>10);
 8003704:	753b      	strb	r3, [r7, #20]
	it=0xFF & (m>>2);
 8003706:	10ab      	asrs	r3, r5, #2
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003708:	22b0      	movs	r2, #176	; 0xb0
	it=0xFF & (n>>4);
 800370a:	74bc      	strb	r4, [r7, #18]
	it=0xFF & (m>>2);
 800370c:	757b      	strb	r3, [r7, #21]
	it=(m & 0x03)<<6 ;
 800370e:	01ab      	lsls	r3, r5, #6
	memset(data,0,sizeof(data));
 8003710:	f8c7 6017 	str.w	r6, [r7, #23]
	it=(m & 0x03)<<6 ;
 8003714:	75bb      	strb	r3, [r7, #22]
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 8003716:	466b      	mov	r3, sp
			ENCODE(sym,encstate);
 8003718:	4d8f      	ldr	r5, [pc, #572]	; (8003958 <get_wspr_channel_symbols+0x654>)
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 800371a:	ee08 3a90 	vmov	s17, r3
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 800371e:	f00e fa15 	bl	8011b4c <memset>
	while(nbytes-- != 0) {
 8003722:	f107 0310 	add.w	r3, r7, #16
 8003726:	4a8d      	ldr	r2, [pc, #564]	; (800395c <get_wspr_channel_symbols+0x658>)
			ENCODE(sym,encstate);
 8003728:	4c8d      	ldr	r4, [pc, #564]	; (8003960 <get_wspr_channel_symbols+0x65c>)
 800372a:	60bb      	str	r3, [r7, #8]
 800372c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003730:	60fe      	str	r6, [r7, #12]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003732:	68b8      	ldr	r0, [r7, #8]
	while(nbytes-- != 0) {
 8003734:	3310      	adds	r3, #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003736:	68f9      	ldr	r1, [r7, #12]
 8003738:	f810 9b01 	ldrb.w	r9, [r0], #1
 800373c:	60b8      	str	r0, [r7, #8]
 800373e:	ea4f 10d9 	mov.w	r0, r9, lsr #7
 8003742:	f3c9 1880 	ubfx	r8, r9, #6, #1
 8003746:	f3c9 1e40 	ubfx	lr, r9, #5, #1
 800374a:	ea40 0141 	orr.w	r1, r0, r1, lsl #1
 800374e:	f3c9 1c00 	ubfx	ip, r9, #4, #1
 8003752:	f3c9 0680 	ubfx	r6, r9, #2, #1
 8003756:	ea48 0841 	orr.w	r8, r8, r1, lsl #1
			ENCODE(sym,encstate);
 800375a:	ea01 0005 	and.w	r0, r1, r5
 800375e:	4021      	ands	r1, r4
 8003760:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003764:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003768:	ea4e 0e48 	orr.w	lr, lr, r8, lsl #1
			ENCODE(sym,encstate);
 800376c:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8003770:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003774:	b2c9      	uxtb	r1, r1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003776:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
			ENCODE(sym,encstate);
 800377a:	f812 a001 	ldrb.w	sl, [r2, r1]
 800377e:	b2c0      	uxtb	r0, r0
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003780:	f3c9 01c0 	ubfx	r1, r9, #3, #1
			ENCODE(sym,encstate);
 8003784:	5c10      	ldrb	r0, [r2, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003786:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
			ENCODE(sym,encstate);
 800378a:	ea4a 0a40 	orr.w	sl, sl, r0, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 800378e:	f3c9 0040 	ubfx	r0, r9, #1, #1
 8003792:	ea46 0641 	orr.w	r6, r6, r1, lsl #1
 8003796:	6079      	str	r1, [r7, #4]
 8003798:	f009 0101 	and.w	r1, r9, #1
			ENCODE(sym,encstate);
 800379c:	ea08 0905 	and.w	r9, r8, r5
 80037a0:	ea08 0804 	and.w	r8, r8, r4
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037a4:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
			ENCODE(sym,encstate);
 80037a8:	ea89 4919 	eor.w	r9, r9, r9, lsr #16
 80037ac:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 80037b0:	ea89 2919 	eor.w	r9, r9, r9, lsr #8
 80037b4:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 80037b8:	fa5f f989 	uxtb.w	r9, r9
 80037bc:	fa5f f888 	uxtb.w	r8, r8
 80037c0:	f812 9009 	ldrb.w	r9, [r2, r9]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037c4:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
			ENCODE(sym,encstate);
 80037c8:	f812 8008 	ldrb.w	r8, [r2, r8]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037cc:	60f9      	str	r1, [r7, #12]
			ENCODE(sym,encstate);
 80037ce:	ea48 0949 	orr.w	r9, r8, r9, lsl #1
 80037d2:	ea0e 0805 	and.w	r8, lr, r5
 80037d6:	ea0e 0e04 	and.w	lr, lr, r4
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 80037e0:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 80037e4:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 80037e8:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 80037ec:	fa5f f888 	uxtb.w	r8, r8
 80037f0:	fa5f fe8e 	uxtb.w	lr, lr
 80037f4:	f812 8008 	ldrb.w	r8, [r2, r8]
 80037f8:	f812 e00e 	ldrb.w	lr, [r2, lr]
 80037fc:	ea4e 0848 	orr.w	r8, lr, r8, lsl #1
 8003800:	ea0c 0e05 	and.w	lr, ip, r5
 8003804:	ea0c 0c04 	and.w	ip, ip, r4
 8003808:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 800380c:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8003810:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 8003814:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 8003818:	fa5f fe8e 	uxtb.w	lr, lr
 800381c:	fa5f fc8c 	uxtb.w	ip, ip
 8003820:	f812 e00e 	ldrb.w	lr, [r2, lr]
 8003824:	f812 c00c 	ldrb.w	ip, [r2, ip]
 8003828:	ea4c 0e4e 	orr.w	lr, ip, lr, lsl #1
 800382c:	ea01 0c05 	and.w	ip, r1, r5
 8003830:	4021      	ands	r1, r4
 8003832:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8003836:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 800383a:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 800383e:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8003842:	fa5f fc8c 	uxtb.w	ip, ip
 8003846:	b2c9      	uxtb	r1, r1
 8003848:	f812 c00c 	ldrb.w	ip, [r2, ip]
 800384c:	5c51      	ldrb	r1, [r2, r1]
 800384e:	ea41 0c4c 	orr.w	ip, r1, ip, lsl #1
 8003852:	ea06 0105 	and.w	r1, r6, r5
 8003856:	4026      	ands	r6, r4
 8003858:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 800385c:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003860:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8003864:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003868:	b2c9      	uxtb	r1, r1
 800386a:	b2f6      	uxtb	r6, r6
 800386c:	5c51      	ldrb	r1, [r2, r1]
 800386e:	5d96      	ldrb	r6, [r2, r6]
 8003870:	ea46 0141 	orr.w	r1, r6, r1, lsl #1
 8003874:	ea00 0605 	and.w	r6, r0, r5
 8003878:	4020      	ands	r0, r4
 800387a:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 800387e:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003882:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003886:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 800388a:	b2f6      	uxtb	r6, r6
 800388c:	b2c0      	uxtb	r0, r0
 800388e:	5d96      	ldrb	r6, [r2, r6]
 8003890:	5c10      	ldrb	r0, [r2, r0]
 8003892:	ea40 0646 	orr.w	r6, r0, r6, lsl #1
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	4028      	ands	r0, r5
 800389a:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 800389e:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 80038a2:	b2c0      	uxtb	r0, r0
 80038a4:	f812 b000 	ldrb.w	fp, [r2, r0]
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	4020      	ands	r0, r4
 80038ac:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 80038b0:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 80038b4:	b2c0      	uxtb	r0, r0
 80038b6:	5c10      	ldrb	r0, [r2, r0]
 80038b8:	ea40 0b4b 	orr.w	fp, r0, fp, lsl #1
			*symbols++ = sym >> 1;
 80038bc:	ea4f 006a 	mov.w	r0, sl, asr #1
			*symbols++ = sym & 1;
 80038c0:	f00a 0a01 	and.w	sl, sl, #1
			*symbols++ = sym >> 1;
 80038c4:	f803 0c20 	strb.w	r0, [r3, #-32]
 80038c8:	ea4f 0069 	mov.w	r0, r9, asr #1
			*symbols++ = sym & 1;
 80038cc:	f009 0901 	and.w	r9, r9, #1
 80038d0:	f803 ac1f 	strb.w	sl, [r3, #-31]
			*symbols++ = sym >> 1;
 80038d4:	f803 0c1e 	strb.w	r0, [r3, #-30]
 80038d8:	ea4f 0068 	mov.w	r0, r8, asr #1
			*symbols++ = sym & 1;
 80038dc:	f008 0801 	and.w	r8, r8, #1
 80038e0:	f803 9c1d 	strb.w	r9, [r3, #-29]
			*symbols++ = sym >> 1;
 80038e4:	f803 0c1c 	strb.w	r0, [r3, #-28]
 80038e8:	ea4f 006e 	mov.w	r0, lr, asr #1
			*symbols++ = sym & 1;
 80038ec:	f00e 0e01 	and.w	lr, lr, #1
 80038f0:	f803 8c1b 	strb.w	r8, [r3, #-27]
			*symbols++ = sym >> 1;
 80038f4:	f803 0c1a 	strb.w	r0, [r3, #-26]
 80038f8:	ea4f 006c 	mov.w	r0, ip, asr #1
			*symbols++ = sym & 1;
 80038fc:	f803 ec19 	strb.w	lr, [r3, #-25]
 8003900:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 8003904:	f803 0c18 	strb.w	r0, [r3, #-24]
 8003908:	1048      	asrs	r0, r1, #1
			*symbols++ = sym & 1;
 800390a:	f001 0101 	and.w	r1, r1, #1
 800390e:	f803 cc17 	strb.w	ip, [r3, #-23]
			*symbols++ = sym >> 1;
 8003912:	f803 0c16 	strb.w	r0, [r3, #-22]
 8003916:	1070      	asrs	r0, r6, #1
			*symbols++ = sym & 1;
 8003918:	f803 1c15 	strb.w	r1, [r3, #-21]
 800391c:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003920:	f803 0c14 	strb.w	r0, [r3, #-20]
 8003924:	ea4f 006b 	mov.w	r0, fp, asr #1
	while(nbytes-- != 0) {
 8003928:	f107 011b 	add.w	r1, r7, #27
			*symbols++ = sym & 1;
 800392c:	f00b 0b01 	and.w	fp, fp, #1
			*symbols++ = sym >> 1;
 8003930:	f803 0c12 	strb.w	r0, [r3, #-18]
	while(nbytes-- != 0) {
 8003934:	68b8      	ldr	r0, [r7, #8]
			*symbols++ = sym & 1;
 8003936:	f803 6c13 	strb.w	r6, [r3, #-19]
	while(nbytes-- != 0) {
 800393a:	4288      	cmp	r0, r1
			*symbols++ = sym & 1;
 800393c:	f803 bc11 	strb.w	fp, [r3, #-17]
	while(nbytes-- != 0) {
 8003940:	f47f aef7 	bne.w	8003732 <get_wspr_channel_symbols+0x42e>
 8003944:	f04f 0e00 	mov.w	lr, #0
 8003948:	f107 0b5c 	add.w	fp, r7, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 800394c:	f8df a014 	ldr.w	sl, [pc, #20]	; 8003964 <get_wspr_channel_symbols+0x660>
	i = p = 0;
 8003950:	46f4      	mov	ip, lr
 8003952:	e009      	b.n	8003968 <get_wspr_channel_symbols+0x664>
 8003954:	0801cd40 	.word	0x0801cd40
 8003958:	f2d05351 	.word	0xf2d05351
 800395c:	0801cb88 	.word	0x0801cb88
 8003960:	e4613c47 	.word	0xe4613c47
 8003964:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003968:	fa5f f58e 	uxtb.w	r5, lr
			tmp[j] = sym[p];
 800396c:	f50c 72d0 	add.w	r2, ip, #416	; 0x1a0
 8003970:	f107 0110 	add.w	r1, r7, #16
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003974:	2300      	movs	r3, #0
			p++;
 8003976:	f10c 0001 	add.w	r0, ip, #1
			tmp[j] = sym[p];
 800397a:	1854      	adds	r4, r2, r1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 800397c:	462a      	mov	r2, r5
 800397e:	02ad      	lsls	r5, r5, #10
 8003980:	18ad      	adds	r5, r5, r2
 8003982:	f143 0300 	adc.w	r3, r3, #0
 8003986:	052a      	lsls	r2, r5, #20
 8003988:	051e      	lsls	r6, r3, #20
 800398a:	18aa      	adds	r2, r5, r2
 800398c:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 8003990:	eb43 0306 	adc.w	r3, r3, r6
 8003994:	1892      	adds	r2, r2, r2
 8003996:	415b      	adcs	r3, r3
 8003998:	ea02 060a 	and.w	r6, r2, sl
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	0235      	lsls	r5, r6, #8
 80039a2:	021a      	lsls	r2, r3, #8
 80039a4:	19ad      	adds	r5, r5, r6
 80039a6:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 80039aa:	ea4f 4105 	mov.w	r1, r5, lsl #16
 80039ae:	eb43 0202 	adc.w	r2, r3, r2
 80039b2:	1869      	adds	r1, r5, r1
 80039b4:	ea4f 4902 	mov.w	r9, r2, lsl #16
 80039b8:	ea4f 2801 	mov.w	r8, r1, lsl #8
 80039bc:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 80039c0:	eb42 0209 	adc.w	r2, r2, r9
 80039c4:	eb18 0606 	adds.w	r6, r8, r6
 80039c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80039cc:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
 80039d0:	eb43 0302 	adc.w	r3, r3, r2
 80039d4:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 80039d6:	2ba1      	cmp	r3, #161	; 0xa1
 80039d8:	f200 80fa 	bhi.w	8003bd0 <get_wspr_channel_symbols+0x8cc>
			p++;
 80039dc:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 80039e0:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 80039e4:	f10e 0e01 	add.w	lr, lr, #1
 80039e8:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 80039ec:	f80b 2003 	strb.w	r2, [fp, r3]
	while (p < 162) {
 80039f0:	d1ba      	bne.n	8003968 <get_wspr_channel_symbols+0x664>
	memcpy(sym, tmp, sizeof(tmp));
 80039f2:	22a2      	movs	r2, #162	; 0xa2
 80039f4:	4659      	mov	r1, fp
 80039f6:	ee18 0a10 	vmov	r0, s16
 80039fa:	f207 15a1 	addw	r5, r7, #417	; 0x1a1
 80039fe:	f00e f897 	bl	8011b30 <memcpy>
	for (i=0; i < 162; i++) {
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	f107 02ff 	add.w	r2, r7, #255	; 0xff
 8003a08:	48d3      	ldr	r0, [pc, #844]	; (8003d58 <get_wspr_channel_symbols+0xa54>)
 8003a0a:	1e59      	subs	r1, r3, #1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003a0c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8003a10:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8003a14:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 8003a18:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003a1a:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 8003a1e:	d1f5      	bne.n	8003a0c <get_wspr_channel_symbols+0x708>
	return 1;
 8003a20:	ee18 3a90 	vmov	r3, s17
 8003a24:	2001      	movs	r0, #1
}
 8003a26:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 8003a2a:	469d      	mov	sp, r3
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	ecbd 8b02 	vpop	{d8}
 8003a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 8003a36:	280c      	cmp	r0, #12
 8003a38:	f240 8263 	bls.w	8003f02 <get_wspr_channel_symbols+0xbfe>
 8003a3c:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003a3e:	461a      	mov	r2, r3
 8003a40:	4619      	mov	r1, r3
 8003a42:	46a6      	mov	lr, r4
			c += k[2];
 8003a44:	f856 4c04 	ldr.w	r4, [r6, #-4]
			length -= 12;
 8003a48:	380c      	subs	r0, #12
 8003a4a:	46b4      	mov	ip, r6
		while (length > 12)
 8003a4c:	360c      	adds	r6, #12
			c += k[2];
 8003a4e:	4422      	add	r2, r4
			mix(a,b,c);
 8003a50:	f856 4c18 	ldr.w	r4, [r6, #-24]
		while (length > 12)
 8003a54:	280c      	cmp	r0, #12
			mix(a,b,c);
 8003a56:	eba4 0402 	sub.w	r4, r4, r2
 8003a5a:	4423      	add	r3, r4
 8003a5c:	ea83 7332 	eor.w	r3, r3, r2, ror #28
 8003a60:	461c      	mov	r4, r3
			b += k[1];
 8003a62:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8003a66:	440b      	add	r3, r1
			mix(a,b,c);
 8003a68:	4621      	mov	r1, r4
 8003a6a:	441a      	add	r2, r3
 8003a6c:	eba3 0304 	sub.w	r3, r3, r4
 8003a70:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 8003a74:	4411      	add	r1, r2
 8003a76:	eba2 0203 	sub.w	r2, r2, r3
 8003a7a:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003a7e:	440b      	add	r3, r1
 8003a80:	eba1 0102 	sub.w	r1, r1, r2
 8003a84:	ea81 4132 	eor.w	r1, r1, r2, ror #16
 8003a88:	441a      	add	r2, r3
 8003a8a:	460c      	mov	r4, r1
 8003a8c:	eba3 0301 	sub.w	r3, r3, r1
 8003a90:	ea83 3171 	eor.w	r1, r3, r1, ror #13
 8003a94:	4623      	mov	r3, r4
 8003a96:	4413      	add	r3, r2
 8003a98:	eba2 0201 	sub.w	r2, r2, r1
 8003a9c:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003aa0:	4419      	add	r1, r3
		while (length > 12)
 8003aa2:	d8cf      	bhi.n	8003a44 <get_wspr_channel_symbols+0x740>
 8003aa4:	4674      	mov	r4, lr
 8003aa6:	46e0      	mov	r8, ip
		switch(length)
 8003aa8:	3801      	subs	r0, #1
 8003aaa:	280b      	cmp	r0, #11
 8003aac:	d853      	bhi.n	8003b56 <get_wspr_channel_symbols+0x852>
 8003aae:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003ab2:	0036      	.short	0x0036
 8003ab4:	017d013f 	.word	0x017d013f
 8003ab8:	01720179 	.word	0x01720179
 8003abc:	0164016b 	.word	0x0164016b
 8003ac0:	0159015d 	.word	0x0159015d
 8003ac4:	014c0155 	.word	0x014c0155
 8003ac8:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 8003aca:	f898 000b 	ldrb.w	r0, [r8, #11]
 8003ace:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 8003ad2:	f898 000a 	ldrb.w	r0, [r8, #10]
 8003ad6:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 8003ada:	f898 0009 	ldrb.w	r0, [r8, #9]
 8003ade:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 8003ae2:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003ae6:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 8003ae8:	f898 0007 	ldrb.w	r0, [r8, #7]
 8003aec:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 8003af0:	f898 0006 	ldrb.w	r0, [r8, #6]
 8003af4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 8003af8:	f898 0005 	ldrb.w	r0, [r8, #5]
 8003afc:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 8003b00:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003b04:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 8003b06:	f898 0003 	ldrb.w	r0, [r8, #3]
 8003b0a:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 8003b0e:	f898 0002 	ldrb.w	r0, [r8, #2]
 8003b12:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 8003b16:	f898 0001 	ldrb.w	r0, [r8, #1]
 8003b1a:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 8003b1e:	f898 0000 	ldrb.w	r0, [r8]
 8003b22:	4403      	add	r3, r0
	final(a,b,c);
 8003b24:	404a      	eors	r2, r1
 8003b26:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 8003b2a:	4043      	eors	r3, r0
 8003b2c:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 8003b30:	4059      	eors	r1, r3
 8003b32:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 8003b36:	ea80 0102 	eor.w	r1, r0, r2
 8003b3a:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 8003b3e:	404b      	eors	r3, r1
 8003b40:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8003b44:	405a      	eors	r2, r3
 8003b46:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 8003b4a:	ea81 0203 	eor.w	r2, r1, r3
 8003b4e:	eba2 2333 	sub.w	r3, r2, r3, ror #8
	c=(32767&c);
 8003b52:	f3c3 020e 	ubfx	r2, r3, #0, #15
		m=128*ihash + ntype + 64;
 8003b56:	eb05 13c2 	add.w	r3, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 8003b5a:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8003b5e:	2200      	movs	r2, #0
		j=strlen(grid);
 8003b60:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 8003b62:	ee08 1a10 	vmov	s16, r1
		m=128*ihash + ntype + 64;
 8003b66:	f103 0540 	add.w	r5, r3, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 8003b6a:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 8003b6e:	f8c7 2103 	str.w	r2, [r7, #259]	; 0x103
		j=strlen(grid);
 8003b72:	f7fc fc15 	bl	80003a0 <strlen>
		for(i=0; i<j-1; i++) {
 8003b76:	3801      	subs	r0, #1
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	dd20      	ble.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003b7c:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 8003b7e:	2801      	cmp	r0, #1
			grid6[i]=grid[i+1];
 8003b80:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8003b84:	d01b      	beq.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003b86:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 8003b88:	2802      	cmp	r0, #2
			grid6[i]=grid[i+1];
 8003b8a:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 8003b8e:	d016      	beq.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003b90:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 8003b92:	2803      	cmp	r0, #3
			grid6[i]=grid[i+1];
 8003b94:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 8003b98:	d011      	beq.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003b9a:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 8003b9c:	2804      	cmp	r0, #4
			grid6[i]=grid[i+1];
 8003b9e:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 8003ba2:	d00c      	beq.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003ba4:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 8003ba6:	2805      	cmp	r0, #5
			grid6[i]=grid[i+1];
 8003ba8:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 8003bac:	d007      	beq.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bae:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 8003bb0:	2806      	cmp	r0, #6
			grid6[i]=grid[i+1];
 8003bb2:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 8003bb6:	d002      	beq.n	8003bbe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bb8:	79e3      	ldrb	r3, [r4, #7]
 8003bba:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		grid6[5]=grid[0];
 8003bbe:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 8003bc0:	ee18 0a10 	vmov	r0, s16
		grid6[5]=grid[0];
 8003bc4:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		n = pack_call(grid6);
 8003bc8:	f7ff fad4 	bl	8003174 <pack_call>
 8003bcc:	4604      	mov	r4, r0
 8003bce:	e58a      	b.n	80036e6 <get_wspr_channel_symbols+0x3e2>
	while (p < 162) {
 8003bd0:	f1bc 0fa1 	cmp.w	ip, #161	; 0xa1
 8003bd4:	f10e 0e01 	add.w	lr, lr, #1
 8003bd8:	f67f aec6 	bls.w	8003968 <get_wspr_channel_symbols+0x664>
 8003bdc:	e709      	b.n	80039f2 <get_wspr_channel_symbols+0x6ee>
		while (length > 12)
 8003bde:	280c      	cmp	r0, #12
 8003be0:	f240 81ab 	bls.w	8003f3a <get_wspr_channel_symbols+0xc36>
 8003be4:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003be6:	461a      	mov	r2, r3
 8003be8:	4619      	mov	r1, r3
 8003bea:	46a6      	mov	lr, r4
			c += k[4] + (((uint32_t)k[5])<<16);
 8003bec:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 8003bf0:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8003bf2:	f836 4c04 	ldrh.w	r4, [r6, #-4]
		while (length > 12)
 8003bf6:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8003bf8:	eb04 440c 	add.w	r4, r4, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 8003bfc:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 8003c00:	4422      	add	r2, r4
 8003c02:	4614      	mov	r4, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 8003c04:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 8003c08:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 8003c0c:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 8003c10:	eba2 0204 	sub.w	r2, r2, r4
 8003c14:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 8003c16:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 8003c1a:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 8003c1e:	46b4      	mov	ip, r6
			mix(a,b,c);
 8003c20:	ea82 7234 	eor.w	r2, r2, r4, ror #28
		while (length > 12)
 8003c24:	f106 060c 	add.w	r6, r6, #12
			b += k[2] + (((uint32_t)k[3])<<16);
 8003c28:	440b      	add	r3, r1
			mix(a,b,c);
 8003c2a:	eb03 0104 	add.w	r1, r3, r4
 8003c2e:	eba3 0302 	sub.w	r3, r3, r2
 8003c32:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 8003c36:	440a      	add	r2, r1
 8003c38:	eba1 0103 	sub.w	r1, r1, r3
 8003c3c:	ea81 6133 	eor.w	r1, r1, r3, ror #24
 8003c40:	4413      	add	r3, r2
 8003c42:	eba2 0201 	sub.w	r2, r2, r1
 8003c46:	eb01 0403 	add.w	r4, r1, r3
 8003c4a:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 8003c4e:	eba3 0302 	sub.w	r3, r3, r2
 8003c52:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 8003c56:	eb02 0304 	add.w	r3, r2, r4
 8003c5a:	eba4 0201 	sub.w	r2, r4, r1
 8003c5e:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003c62:	4419      	add	r1, r3
		while (length > 12)
 8003c64:	d8c2      	bhi.n	8003bec <get_wspr_channel_symbols+0x8e8>
 8003c66:	4674      	mov	r4, lr
 8003c68:	46e0      	mov	r8, ip
		switch(length)
 8003c6a:	3801      	subs	r0, #1
 8003c6c:	280b      	cmp	r0, #11
 8003c6e:	f63f af72 	bhi.w	8003b56 <get_wspr_channel_symbols+0x852>
 8003c72:	a601      	add	r6, pc, #4	; (adr r6, 8003c78 <get_wspr_channel_symbols+0x974>)
 8003c74:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 8003c78:	08003b1f 	.word	0x08003b1f
 8003c7c:	08003d31 	.word	0x08003d31
 8003c80:	08003d29 	.word	0x08003d29
 8003c84:	08003e2d 	.word	0x08003e2d
 8003c88:	08003e27 	.word	0x08003e27
 8003c8c:	08003e11 	.word	0x08003e11
 8003c90:	08003e09 	.word	0x08003e09
 8003c94:	08003deb 	.word	0x08003deb
 8003c98:	08003de5 	.word	0x08003de5
 8003c9c:	08003dc1 	.word	0x08003dc1
 8003ca0:	08003db9 	.word	0x08003db9
 8003ca4:	08003e3d 	.word	0x08003e3d
		for (i=0; i<i1; i++) {
 8003ca8:	b300      	cbz	r0, 8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003caa:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 8003cac:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 8003cae:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003cb2:	d01b      	beq.n	8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cb4:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8003cb6:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8003cb8:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8003cbc:	d016      	beq.n	8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cbe:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 8003cc0:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 8003cc2:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8003cc6:	d011      	beq.n	8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cc8:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 8003cca:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 8003ccc:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8003cd0:	d00c      	beq.n	8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cd2:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 8003cd4:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 8003cd6:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 8003cda:	d007      	beq.n	8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cdc:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 8003cde:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 8003ce0:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8003ce4:	d002      	beq.n	8003cec <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003ce6:	79a3      	ldrb	r3, [r4, #6]
 8003ce8:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		call6[i] = '\0';
 8003cec:	f107 0210 	add.w	r2, r7, #16
 8003cf0:	f506 73d0 	add.w	r3, r6, #416	; 0x1a0
 8003cf4:	4413      	add	r3, r2
		*n=pack_call(call6);
 8003cf6:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8003cfa:	4610      	mov	r0, r2
 8003cfc:	ee08 2a10 	vmov	s16, r2
		call6[i] = '\0';
 8003d00:	2200      	movs	r2, #0
 8003d02:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 8003d06:	f7ff fa35 	bl	8003174 <pack_call>
		int nc = callsign[i1+1];
 8003d0a:	4653      	mov	r3, sl
		*n=pack_call(call6);
 8003d0c:	4604      	mov	r4, r0
		int nc = callsign[i1+1];
 8003d0e:	4433      	add	r3, r6
 8003d10:	785a      	ldrb	r2, [r3, #1]
		if( nc >= 48 && nc <= 57 ) {
 8003d12:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8003d16:	2b09      	cmp	r3, #9
 8003d18:	f200 80a6 	bhi.w	8003e68 <get_wspr_channel_symbols+0xb64>
		*m=60000-32768+*m;
 8003d1c:	f646 2330 	movw	r3, #27184	; 0x6a30
 8003d20:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003d22:	01db      	lsls	r3, r3, #7
 8003d24:	f7ff bbbf 	b.w	80034a6 <get_wspr_channel_symbols+0x1a2>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 8003d28:	f898 0002 	ldrb.w	r0, [r8, #2]
 8003d2c:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 8003d30:	f8b8 0000 	ldrh.w	r0, [r8]
 8003d34:	4403      	add	r3, r0
		break;
 8003d36:	e6f5      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 8003d38:	4646      	mov	r6, r8
 8003d3a:	f8d8 0008 	ldr.w	r0, [r8, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8003d3e:	4402      	add	r2, r0
 8003d40:	6870      	ldr	r0, [r6, #4]
 8003d42:	4401      	add	r1, r0
 8003d44:	6830      	ldr	r0, [r6, #0]
 8003d46:	4403      	add	r3, r0
 8003d48:	e6ec      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
 8003d4a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8003d4e:	4646      	mov	r6, r8
 8003d50:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003d54:	e7f3      	b.n	8003d3e <get_wspr_channel_symbols+0xa3a>
 8003d56:	bf00      	nop
 8003d58:	0801cc87 	.word	0x0801cc87
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 8003d5c:	4646      	mov	r6, r8
 8003d5e:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 8003d62:	e7ec      	b.n	8003d3e <get_wspr_channel_symbols+0xa3a>
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 8003d64:	4646      	mov	r6, r8
 8003d66:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003d6a:	e7e8      	b.n	8003d3e <get_wspr_channel_symbols+0xa3a>
		case 8 : b+=k[1]; a+=k[0]; break;
 8003d6c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8003d70:	4401      	add	r1, r0
 8003d72:	f8d8 0000 	ldr.w	r0, [r8]
 8003d76:	4403      	add	r3, r0
 8003d78:	e6d4      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 8003d7a:	e9d8 6000 	ldrd	r6, r0, [r8]
 8003d7e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003d82:	4433      	add	r3, r6
 8003d84:	4401      	add	r1, r0
 8003d86:	e6cd      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 8003d88:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003d8c:	4401      	add	r1, r0
 8003d8e:	f8d8 0000 	ldr.w	r0, [r8]
 8003d92:	4403      	add	r3, r0
 8003d94:	e6c6      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 8003d96:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003d9a:	4401      	add	r1, r0
 8003d9c:	f8d8 0000 	ldr.w	r0, [r8]
 8003da0:	4403      	add	r3, r0
 8003da2:	e6bf      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 4 : a+=k[0]; break;
 8003da4:	f8d8 0000 	ldr.w	r0, [r8]
 8003da8:	4403      	add	r3, r0
 8003daa:	e6bb      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 3 : a+=k[0]&0xffffff; break;
 8003dac:	f8d8 0000 	ldr.w	r0, [r8]
 8003db0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003db4:	4403      	add	r3, r0
 8003db6:	e6b5      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 8003db8:	f898 000a 	ldrb.w	r0, [r8, #10]
 8003dbc:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003dc0:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003dc4:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003dc6:	f8b8 0000 	ldrh.w	r0, [r8]
 8003dca:	4418      	add	r0, r3
		case 10: c+=k[4];
 8003dcc:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8003dd0:	441a      	add	r2, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003dd2:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003dd6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003dda:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003dde:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003de2:	e69f      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 9 : c+=k8[8];                      /* fall through */
 8003de4:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003de8:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 8003dea:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003dee:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003df0:	f8b8 0000 	ldrh.w	r0, [r8]
 8003df4:	4418      	add	r0, r3
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 8003df6:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003dfa:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003dfe:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e02:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e06:	e68d      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 8003e08:	f898 0006 	ldrb.w	r0, [r8, #6]
 8003e0c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e10:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e14:	4418      	add	r0, r3
		case 6 : b+=k[2];
 8003e16:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8003e1a:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e1c:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e20:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e24:	e67e      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 5 : b+=k8[4];                      /* fall through */
 8003e26:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003e2a:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 8003e2c:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e30:	4418      	add	r0, r3
 8003e32:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e36:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e3a:	e673      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003e3c:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 8003e40:	4402      	add	r2, r0
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003e42:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003e46:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e48:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e4c:	4418      	add	r0, r3
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003e4e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8003e52:	eb02 4203 	add.w	r2, r2, r3, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003e56:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003e5a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e5e:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e62:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e66:	e65d      	b.n	8003b24 <get_wspr_channel_symbols+0x820>
		} else if ( nc >= 65 && nc <= 90 ) {
 8003e68:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8003e6c:	2b19      	cmp	r3, #25
 8003e6e:	d854      	bhi.n	8003f1a <get_wspr_channel_symbols+0xc16>
		*m=60000-32768+*m;
 8003e70:	f646 2329 	movw	r3, #27177	; 0x6a29
 8003e74:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003e76:	01db      	lsls	r3, r3, #7
 8003e78:	f7ff bb15 	b.w	80034a6 <get_wspr_channel_symbols+0x1a2>
		char const * pfx = strtok (callsign,"/");
 8003e7c:	4936      	ldr	r1, [pc, #216]	; (8003f58 <get_wspr_channel_symbols+0xc54>)
 8003e7e:	4620      	mov	r0, r4
 8003e80:	f00e fc80 	bl	8012784 <strtok>
		char const * call = strtok(NULL," ");
 8003e84:	4935      	ldr	r1, [pc, #212]	; (8003f5c <get_wspr_channel_symbols+0xc58>)
		char const * pfx = strtok (callsign,"/");
 8003e86:	4606      	mov	r6, r0
		char const * call = strtok(NULL," ");
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f00e fc7b 	bl	8012784 <strtok>
		*n = pack_call (call);
 8003e8e:	f7ff f971 	bl	8003174 <pack_call>
 8003e92:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 8003e94:	4630      	mov	r0, r6
 8003e96:	f7fc fa83 	bl	80003a0 <strlen>
		if( plen ==1 ) {
 8003e9a:	2801      	cmp	r0, #1
 8003e9c:	d042      	beq.n	8003f24 <get_wspr_channel_symbols+0xc20>
		} else if( plen == 2 ) {
 8003e9e:	2802      	cmp	r0, #2
 8003ea0:	d03e      	beq.n	8003f20 <get_wspr_channel_symbols+0xc1c>
		for (i=0; i<plen; i++) {
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	d050      	beq.n	8003f48 <get_wspr_channel_symbols+0xc44>
			*m=0;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f10a 3cff 	add.w	ip, sl, #4294967295
 8003eac:	46d0      	mov	r8, sl
			} else if ( nc >= 65 && nc <= 90 ) {
 8003eae:	4662      	mov	r2, ip
			int nc = callsign[i];
 8003eb0:	f81c 6f01 	ldrb.w	r6, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 8003eb4:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 8003eb8:	f1a6 0e41 	sub.w	lr, r6, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 8003ebc:	2909      	cmp	r1, #9
 8003ebe:	d906      	bls.n	8003ece <get_wspr_channel_symbols+0xbca>
			} else if ( nc >= 65 && nc <= 90 ) {
 8003ec0:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 8003ec4:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 8003ec8:	bf98      	it	ls
 8003eca:	f1a6 0137 	subls.w	r1, r6, #55	; 0x37
		for (i=0; i<plen; i++) {
 8003ece:	4646      	mov	r6, r8
 8003ed0:	3202      	adds	r2, #2
 8003ed2:	1b92      	subs	r2, r2, r6
			*m=37*(*m)+nc;
 8003ed4:	eb03 06c3 	add.w	r6, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 8003ed8:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 8003eda:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8003ede:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 8003ee0:	d8e5      	bhi.n	8003eae <get_wspr_channel_symbols+0xbaa>
		if( *m > 32768 ) {
 8003ee2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee6:	dd20      	ble.n	8003f2a <get_wspr_channel_symbols+0xc26>
			*m=*m-32768;
 8003ee8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8003eec:	f507 7280 	add.w	r2, r7, #256	; 0x100
			*nadd=1;
 8003ef0:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 8003ef2:	01db      	lsls	r3, r3, #7
 8003ef4:	ee08 2a10 	vmov	s16, r2
 8003ef8:	f7ff bad6 	b.w	80034a8 <get_wspr_channel_symbols+0x1a4>
		return 36;
 8003efc:	2124      	movs	r1, #36	; 0x24
 8003efe:	f7ff bbdc 	b.w	80036ba <get_wspr_channel_symbols+0x3b6>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003f02:	461a      	mov	r2, r3
 8003f04:	4619      	mov	r1, r3
 8003f06:	e5cf      	b.n	8003aa8 <get_wspr_channel_symbols+0x7a4>
		return 36;
 8003f08:	2324      	movs	r3, #36	; 0x24
 8003f0a:	f7ff bbb9 	b.w	8003680 <get_wspr_channel_symbols+0x37c>
 8003f0e:	2224      	movs	r2, #36	; 0x24
 8003f10:	f7ff bba7 	b.w	8003662 <get_wspr_channel_symbols+0x35e>
 8003f14:	2024      	movs	r0, #36	; 0x24
 8003f16:	f7ff bbc1 	b.w	800369c <get_wspr_channel_symbols+0x398>
 8003f1a:	4b11      	ldr	r3, [pc, #68]	; (8003f60 <get_wspr_channel_symbols+0xc5c>)
		*m=60000-32768+*m;
 8003f1c:	f7ff bac3 	b.w	80034a6 <get_wspr_channel_symbols+0x1a2>
			*m=36;
 8003f20:	2324      	movs	r3, #36	; 0x24
		for (i=0; i<plen; i++) {
 8003f22:	e7c1      	b.n	8003ea8 <get_wspr_channel_symbols+0xba4>
			*m=37*(*m)+36;
 8003f24:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 8003f28:	e7be      	b.n	8003ea8 <get_wspr_channel_symbols+0xba4>
 8003f2a:	f507 7280 	add.w	r2, r7, #256	; 0x100
		m=128*ng+ntype+64;
 8003f2e:	01db      	lsls	r3, r3, #7
		*nadd=0;
 8003f30:	2000      	movs	r0, #0
 8003f32:	ee08 2a10 	vmov	s16, r2
 8003f36:	f7ff bab7 	b.w	80034a8 <get_wspr_channel_symbols+0x1a4>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	e694      	b.n	8003c6a <get_wspr_channel_symbols+0x966>
 8003f40:	461a      	mov	r2, r3
 8003f42:	4619      	mov	r1, r3
 8003f44:	f7ff bb46 	b.w	80035d4 <get_wspr_channel_symbols+0x2d0>
 8003f48:	f507 7280 	add.w	r2, r7, #256	; 0x100
		for (i=0; i<plen; i++) {
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	ee08 2a10 	vmov	s16, r2
 8003f52:	f7ff baa9 	b.w	80034a8 <get_wspr_channel_symbols+0x1a4>
 8003f56:	bf00      	nop
 8003f58:	0801cb68 	.word	0x0801cb68
 8003f5c:	0801cd40 	.word	0x0801cd40
 8003f60:	00354300 	.word	0x00354300
 8003f64:	00000000 	.word	0x00000000

08003f68 <SendWSPR>:
{
 8003f68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8003f6c:	496c      	ldr	r1, [pc, #432]	; (8004120 <SendWSPR+0x1b8>)
 8003f6e:	486d      	ldr	r0, [pc, #436]	; (8004124 <SendWSPR+0x1bc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003f70:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8004160 <SendWSPR+0x1f8>
 8003f74:	f8df b1ec 	ldr.w	fp, [pc, #492]	; 8004164 <SendWSPR+0x1fc>
{
 8003f78:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8003f7c:	f7ff f9c2 	bl	8003304 <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 8003f80:	4b69      	ldr	r3, [pc, #420]	; (8004128 <SendWSPR+0x1c0>)
 8003f82:	486a      	ldr	r0, [pc, #424]	; (800412c <SendWSPR+0x1c4>)
	LastTXFreq = LOfreq;
 8003f84:	4a6a      	ldr	r2, [pc, #424]	; (8004130 <SendWSPR+0x1c8>)
	LOfreq = (double)WSPR_FREQ;
 8003f86:	6003      	str	r3, [r0, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003f88:	496a      	ldr	r1, [pc, #424]	; (8004134 <SendWSPR+0x1cc>)
 8003f8a:	486b      	ldr	r0, [pc, #428]	; (8004138 <SendWSPR+0x1d0>)
	LastTXFreq = LOfreq;
 8003f8c:	6013      	str	r3, [r2, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003f8e:	ed9f 0b62 	vldr	d0, [pc, #392]	; 8004118 <SendWSPR+0x1b0>
 8003f92:	f000 fbb1 	bl	80046f8 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 8003f96:	2214      	movs	r2, #20
 8003f98:	4968      	ldr	r1, [pc, #416]	; (800413c <SendWSPR+0x1d4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003f9a:	f8d8 3000 	ldr.w	r3, [r8]
	WSPRTXFraction = 20; //percentage
 8003f9e:	700a      	strb	r2, [r1, #0]
				LED_GREEN_ON;
 8003fa0:	4d67      	ldr	r5, [pc, #412]	; (8004140 <SendWSPR+0x1d8>)
			if(KEYER_DASH || KEYER_DOT)
 8003fa2:	4c68      	ldr	r4, [pc, #416]	; (8004144 <SendWSPR+0x1dc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003fa4:	e014      	b.n	8003fd0 <SendWSPR+0x68>
 8003fa6:	f8db 3000 	ldr.w	r3, [fp]
 8003faa:	07da      	lsls	r2, r3, #31
 8003fac:	d51e      	bpl.n	8003fec <SendWSPR+0x84>
				LED_GREEN_ON;
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f006 f874 	bl	800a09c <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 8003fb4:	2140      	movs	r1, #64	; 0x40
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	f006 f86a 	bl	800a090 <HAL_GPIO_ReadPin>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2180      	movs	r1, #128	; 0x80
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d036      	beq.n	8004034 <SendWSPR+0xcc>
 8003fc6:	f006 f863 	bl	800a090 <HAL_GPIO_ReadPin>
 8003fca:	b398      	cbz	r0, 8004034 <SendWSPR+0xcc>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003fcc:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 8003fd0:	2200      	movs	r2, #0
				LED_GREEN_ON;
 8003fd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fd6:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0e4      	beq.n	8003fa6 <SendWSPR+0x3e>
			if (SystemSeconds % 2 == 0)
 8003fdc:	07de      	lsls	r6, r3, #31
 8003fde:	d5e6      	bpl.n	8003fae <SendWSPR+0x46>
				LED_GREEN_OFF;
 8003fe0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fe4:	4628      	mov	r0, r5
 8003fe6:	f006 f859 	bl	800a09c <HAL_GPIO_WritePin>
 8003fea:	e7e3      	b.n	8003fb4 <SendWSPR+0x4c>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 8003fec:	f00e fb52 	bl	8012694 <rand>
 8003ff0:	4b52      	ldr	r3, [pc, #328]	; (800413c <SendWSPR+0x1d4>)
 8003ff2:	2165      	movs	r1, #101	; 0x65
 8003ff4:	781a      	ldrb	r2, [r3, #0]
 8003ff6:	4b54      	ldr	r3, [pc, #336]	; (8004148 <SendWSPR+0x1e0>)
 8003ff8:	fb83 3400 	smull	r3, r4, r3, r0
 8003ffc:	17c3      	asrs	r3, r0, #31
 8003ffe:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 8004002:	4c52      	ldr	r4, [pc, #328]	; (800414c <SendWSPR+0x1e4>)
 8004004:	fb01 0013 	mls	r0, r1, r3, r0
 8004008:	4290      	cmp	r0, r2
 800400a:	dd17      	ble.n	800403c <SendWSPR+0xd4>
 800400c:	7823      	ldrb	r3, [r4, #0]
 800400e:	b9ab      	cbnz	r3, 800403c <SendWSPR+0xd4>
				if(KEYER_DASH || KEYER_DOT)
 8004010:	4c4c      	ldr	r4, [pc, #304]	; (8004144 <SendWSPR+0x1dc>)
 8004012:	e002      	b.n	800401a <SendWSPR+0xb2>
 8004014:	f006 f83c 	bl	800a090 <HAL_GPIO_ReadPin>
 8004018:	b160      	cbz	r0, 8004034 <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 800401a:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 800401e:	2140      	movs	r1, #64	; 0x40
 8004020:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 8004022:	2b01      	cmp	r3, #1
 8004024:	d0bc      	beq.n	8003fa0 <SendWSPR+0x38>
				if(KEYER_DASH || KEYER_DOT)
 8004026:	f006 f833 	bl	800a090 <HAL_GPIO_ReadPin>
 800402a:	4603      	mov	r3, r0
 800402c:	2180      	movs	r1, #128	; 0x80
 800402e:	4620      	mov	r0, r4
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1ef      	bne.n	8004014 <SendWSPR+0xac>
}
 8004034:	ecbd 8b02 	vpop	{d8}
 8004038:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 800403c:	4b44      	ldr	r3, [pc, #272]	; (8004150 <SendWSPR+0x1e8>)
 800403e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004042:	4944      	ldr	r1, [pc, #272]	; (8004154 <SendWSPR+0x1ec>)
 8004044:	6818      	ldr	r0, [r3, #0]
 8004046:	f004 f869 	bl	800811c <HAL_ADCEx_MultiModeStart_DMA>
 800404a:	2800      	cmp	r0, #0
 800404c:	d161      	bne.n	8004112 <SendWSPR+0x1aa>
			WSPRFirstTime = 0;
 800404e:	2300      	movs	r3, #0
			TXSwitch(1);
 8004050:	2001      	movs	r0, #1
			WSPRFirstTime = 0;
 8004052:	7023      	strb	r3, [r4, #0]
			TXSwitch(1);
 8004054:	f000 fdf4 	bl	8004c40 <TXSwitch>
			CarrierEnable(1);
 8004058:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 800405a:	4c3a      	ldr	r4, [pc, #232]	; (8004144 <SendWSPR+0x1dc>)
			CarrierEnable(1);
 800405c:	f000 fe54 	bl	8004d08 <CarrierEnable>
			while (SystemSeconds != 1)
 8004060:	e00a      	b.n	8004078 <SendWSPR+0x110>
				if(KEYER_DASH || KEYER_DOT)
 8004062:	f006 f815 	bl	800a090 <HAL_GPIO_ReadPin>
 8004066:	4603      	mov	r3, r0
 8004068:	2180      	movs	r1, #128	; 0x80
 800406a:	4620      	mov	r0, r4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d0e1      	beq.n	8004034 <SendWSPR+0xcc>
 8004070:	f006 f80e 	bl	800a090 <HAL_GPIO_ReadPin>
 8004074:	2800      	cmp	r0, #0
 8004076:	d0dd      	beq.n	8004034 <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 8004078:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 800407c:	2140      	movs	r1, #64	; 0x40
 800407e:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 8004080:	2f01      	cmp	r7, #1
 8004082:	d1ee      	bne.n	8004062 <SendWSPR+0xfa>
			WSPRTone = syms[txIndex++];
 8004084:	4b26      	ldr	r3, [pc, #152]	; (8004120 <SendWSPR+0x1b8>)
 8004086:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8004168 <SendWSPR+0x200>
 800408a:	781a      	ldrb	r2, [r3, #0]
 800408c:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 800408e:	4d32      	ldr	r5, [pc, #200]	; (8004158 <SendWSPR+0x1f0>)
						LED_GREEN_OFF;
 8004090:	ed9f 8a2b 	vldr	s16, [pc, #172]	; 8004140 <SendWSPR+0x1d8>
			WSPRTone = syms[txIndex++];
 8004094:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 8004098:	f002 fe22 	bl	8006ce0 <HAL_GetTick>
 800409c:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800409e:	4b2f      	ldr	r3, [pc, #188]	; (800415c <SendWSPR+0x1f4>)
 80040a0:	037c      	lsls	r4, r7, #13
 80040a2:	fba3 3404 	umull	r3, r4, r3, r4
 80040a6:	07fb      	lsls	r3, r7, #31
 80040a8:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 80040ac:	d524      	bpl.n	80040f8 <SendWSPR+0x190>
 80040ae:	e001      	b.n	80040b4 <SendWSPR+0x14c>
						LED_GREEN_OFF;
 80040b0:	f005 fff4 	bl	800a09c <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80040b4:	f002 fe14 	bl	8006ce0 <HAL_GetTick>
 80040b8:	682e      	ldr	r6, [r5, #0]
 80040ba:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 80040bc:	2200      	movs	r2, #0
 80040be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040c2:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80040c6:	1b9b      	subs	r3, r3, r6
 80040c8:	429c      	cmp	r4, r3
 80040ca:	d8f1      	bhi.n	80040b0 <SendWSPR+0x148>
				WSPRTone = syms[txIndex++];
 80040cc:	3701      	adds	r7, #1
 80040ce:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 80040d2:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 80040d4:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 80040d8:	d1e1      	bne.n	800409e <SendWSPR+0x136>
			TXSwitch(0);
 80040da:	2000      	movs	r0, #0
 80040dc:	f000 fdb0 	bl	8004c40 <TXSwitch>
			CarrierEnable(0);
 80040e0:	2000      	movs	r0, #0
 80040e2:	f000 fe11 	bl	8004d08 <CarrierEnable>
			HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 80040e6:	4b1a      	ldr	r3, [pc, #104]	; (8004150 <SendWSPR+0x1e8>)
 80040e8:	6818      	ldr	r0, [r3, #0]
 80040ea:	f004 f893 	bl	8008214 <HAL_ADCEx_MultiModeStop_DMA>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80040ee:	f8d8 3000 	ldr.w	r3, [r8]
 80040f2:	e755      	b.n	8003fa0 <SendWSPR+0x38>
						LED_GREEN_ON;
 80040f4:	f005 ffd2 	bl	800a09c <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80040f8:	f002 fdf2 	bl	8006ce0 <HAL_GetTick>
 80040fc:	682e      	ldr	r6, [r5, #0]
 80040fe:	4603      	mov	r3, r0
						LED_GREEN_ON;
 8004100:	2201      	movs	r2, #1
 8004102:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004106:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800410a:	1b9b      	subs	r3, r3, r6
 800410c:	42a3      	cmp	r3, r4
 800410e:	d3f1      	bcc.n	80040f4 <SendWSPR+0x18c>
 8004110:	e7dc      	b.n	80040cc <SendWSPR+0x164>
				Error_Handler();
 8004112:	f000 fe57 	bl	8004dc4 <Error_Handler>
 8004116:	e79a      	b.n	800404e <SendWSPR+0xe6>
 8004118:	c0000000 	.word	0xc0000000
 800411c:	415adb21 	.word	0x415adb21
 8004120:	24000620 	.word	0x24000620
 8004124:	0801cb78 	.word	0x0801cb78
 8004128:	4ad6d90e 	.word	0x4ad6d90e
 800412c:	24006128 	.word	0x24006128
 8004130:	24006130 	.word	0x24006130
 8004134:	24005108 	.word	0x24005108
 8004138:	240050fc 	.word	0x240050fc
 800413c:	240072c5 	.word	0x240072c5
 8004140:	58020400 	.word	0x58020400
 8004144:	58020000 	.word	0x58020000
 8004148:	288df0cb 	.word	0x288df0cb
 800414c:	2400020c 	.word	0x2400020c
 8004150:	24005114 	.word	0x24005114
 8004154:	240072e0 	.word	0x240072e0
 8004158:	2400061c 	.word	0x2400061c
 800415c:	aaaaaaab 	.word	0xaaaaaaab
 8004160:	240061a0 	.word	0x240061a0
 8004164:	2400619c 	.word	0x2400619c
 8004168:	240072c6 	.word	0x240072c6

0800416c <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 800416c:	4b7b      	ldr	r3, [pc, #492]	; (800435c <DisplayStatus.part.0+0x1f0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 8004174:	b570      	push	{r4, r5, r6, lr}
 8004176:	b084      	sub	sp, #16
		switch(Fstep)
 8004178:	f000 80e7 	beq.w	800434a <DisplayStatus.part.0+0x1de>
 800417c:	d81f      	bhi.n	80041be <DisplayStatus.part.0+0x52>
 800417e:	2b0a      	cmp	r3, #10
 8004180:	f000 80d5 	beq.w	800432e <DisplayStatus.part.0+0x1c2>
 8004184:	2b64      	cmp	r3, #100	; 0x64
 8004186:	d110      	bne.n	80041aa <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 8004188:	4b75      	ldr	r3, [pc, #468]	; (8004360 <DisplayStatus.part.0+0x1f4>)
 800418a:	4a76      	ldr	r2, [pc, #472]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 800418c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004190:	6010      	str	r0, [r2, #0]
 8004192:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 8004194:	4b74      	ldr	r3, [pc, #464]	; (8004368 <DisplayStatus.part.0+0x1fc>)
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2b03      	cmp	r3, #3
 800419a:	f200 80dd 	bhi.w	8004358 <DisplayStatus.part.0+0x1ec>
 800419e:	e8df f013 	tbh	[pc, r3, lsl #1]
 80041a2:	00bd      	.short	0x00bd
 80041a4:	009800b9 	.word	0x009800b9
 80041a8:	0029      	.short	0x0029
		switch(Fstep)
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	f040 80ba 	bne.w	8004324 <DisplayStatus.part.0+0x1b8>
		case 1:			strcpy(StringStep,"   1 "); break;
 80041b0:	4b6e      	ldr	r3, [pc, #440]	; (800436c <DisplayStatus.part.0+0x200>)
 80041b2:	4a6c      	ldr	r2, [pc, #432]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 80041b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80041b8:	6010      	str	r0, [r2, #0]
 80041ba:	8091      	strh	r1, [r2, #4]
 80041bc:	e7ea      	b.n	8004194 <DisplayStatus.part.0+0x28>
		switch(Fstep)
 80041be:	f242 7210 	movw	r2, #10000	; 0x2710
 80041c2:	4293      	cmp	r3, r2
 80041c4:	f000 80ba 	beq.w	800433c <DisplayStatus.part.0+0x1d0>
 80041c8:	4a69      	ldr	r2, [pc, #420]	; (8004370 <DisplayStatus.part.0+0x204>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d106      	bne.n	80041dc <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 80041ce:	4b69      	ldr	r3, [pc, #420]	; (8004374 <DisplayStatus.part.0+0x208>)
 80041d0:	4a64      	ldr	r2, [pc, #400]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 80041d2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80041d6:	6010      	str	r0, [r2, #0]
 80041d8:	8091      	strh	r1, [r2, #4]
 80041da:	e7db      	b.n	8004194 <DisplayStatus.part.0+0x28>
		switch(Fstep)
 80041dc:	f242 3228 	movw	r2, #9000	; 0x2328
 80041e0:	4293      	cmp	r3, r2
 80041e2:	f040 809f 	bne.w	8004324 <DisplayStatus.part.0+0x1b8>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 80041e6:	4b64      	ldr	r3, [pc, #400]	; (8004378 <DisplayStatus.part.0+0x20c>)
 80041e8:	4a5e      	ldr	r2, [pc, #376]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 80041ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80041ee:	6010      	str	r0, [r2, #0]
 80041f0:	8091      	strh	r1, [r2, #4]
 80041f2:	e7cf      	b.n	8004194 <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 80041f4:	4b61      	ldr	r3, [pc, #388]	; (800437c <DisplayStatus.part.0+0x210>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4e61      	ldr	r6, [pc, #388]	; (8004380 <DisplayStatus.part.0+0x214>)
 80041fa:	0c19      	lsrs	r1, r3, #16
 80041fc:	8033      	strh	r3, [r6, #0]
 80041fe:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 8004200:	4b60      	ldr	r3, [pc, #384]	; (8004384 <DisplayStatus.part.0+0x218>)
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d06b      	beq.n	80042e0 <DisplayStatus.part.0+0x174>
 8004208:	2b01      	cmp	r3, #1
 800420a:	d104      	bne.n	8004216 <DisplayStatus.part.0+0xaa>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 800420c:	495e      	ldr	r1, [pc, #376]	; (8004388 <DisplayStatus.part.0+0x21c>)
 800420e:	4b5f      	ldr	r3, [pc, #380]	; (800438c <DisplayStatus.part.0+0x220>)
 8004210:	c903      	ldmia	r1, {r0, r1}
 8004212:	6018      	str	r0, [r3, #0]
 8004214:	7119      	strb	r1, [r3, #4]
		}
		switch (CurrentBW)
 8004216:	4b5e      	ldr	r3, [pc, #376]	; (8004390 <DisplayStatus.part.0+0x224>)
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d069      	beq.n	80042f2 <DisplayStatus.part.0+0x186>
 800421e:	2b01      	cmp	r3, #1
 8004220:	d17e      	bne.n	8004320 <DisplayStatus.part.0+0x1b4>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 8004222:	4b5c      	ldr	r3, [pc, #368]	; (8004394 <DisplayStatus.part.0+0x228>)
 8004224:	4c5c      	ldr	r4, [pc, #368]	; (8004398 <DisplayStatus.part.0+0x22c>)
 8004226:	e893 0003 	ldmia.w	r3, {r0, r1}
 800422a:	6020      	str	r0, [r4, #0]
 800422c:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 800422e:	4b5b      	ldr	r3, [pc, #364]	; (800439c <DisplayStatus.part.0+0x230>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004236:	d069      	beq.n	800430c <DisplayStatus.part.0+0x1a0>
 8004238:	f640 71ff 	movw	r1, #4095	; 0xfff
 800423c:	4d58      	ldr	r5, [pc, #352]	; (80043a0 <DisplayStatus.part.0+0x234>)
 800423e:	428b      	cmp	r3, r1
 8004240:	d072      	beq.n	8004328 <DisplayStatus.part.0+0x1bc>
 8004242:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 8004246:	bf04      	itt	eq
 8004248:	4b56      	ldreq	r3, [pc, #344]	; (80043a4 <DisplayStatus.part.0+0x238>)
 800424a:	602b      	streq	r3, [r5, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		//		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGGprovaprova %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
		//sprintf((char *)UartTXString, "\e[6;1H123456789012345678901234567890123456789012345678901234567890\r");
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s    \r", LOfreq/1000.f, StringStep, StringMode, StringWidth);
 800424c:	4b56      	ldr	r3, [pc, #344]	; (80043a8 <DisplayStatus.part.0+0x23c>)
 800424e:	9402      	str	r4, [sp, #8]
 8004250:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80043ac <DisplayStatus.part.0+0x240>
 8004254:	edd3 7a00 	vldr	s15, [r3]
 8004258:	4955      	ldr	r1, [pc, #340]	; (80043b0 <DisplayStatus.part.0+0x244>)
 800425a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800425e:	4855      	ldr	r0, [pc, #340]	; (80043b4 <DisplayStatus.part.0+0x248>)
 8004260:	e9cd 2600 	strd	r2, r6, [sp]
 8004264:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004268:	ec53 2b17 	vmov	r2, r3, d7
 800426c:	f00e fa50 	bl	8012710 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 8004270:	4850      	ldr	r0, [pc, #320]	; (80043b4 <DisplayStatus.part.0+0x248>)
 8004272:	f7fc f895 	bl	80003a0 <strlen>
  return tud_cdc_n_write_char(0, ch);
}

static inline uint32_t tud_cdc_write (void const* buffer, uint32_t bufsize)
{
  return tud_cdc_n_write(0, buffer, bufsize);
 8004276:	494f      	ldr	r1, [pc, #316]	; (80043b4 <DisplayStatus.part.0+0x248>)
 8004278:	4602      	mov	r2, r0
 800427a:	2000      	movs	r0, #0
 800427c:	f00a fd78 	bl	800ed70 <tud_cdc_n_write>
  return tud_cdc_n_write_str(0, str);
}

static inline uint32_t tud_cdc_write_flush (void)
{
  return tud_cdc_n_write_flush(0);
 8004280:	2000      	movs	r0, #0
 8004282:	f00a fd31 	bl	800ece8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 8004286:	2001      	movs	r0, #1
 8004288:	f002 fd30 	bl	8006cec <HAL_Delay>
		//TODO: TinyUSB seems to have a 64 byte limit in USB out buffer. For now we split the string.
		//		Best solution would be to have an auto split write function

		PrintUI(UartTXString);
		sprintf((char *)UartTXString, "\e[6;1HAGC %s ERR %d WPM %d PWR %s Volume %1.1f   \r", StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
 800428c:	494a      	ldr	r1, [pc, #296]	; (80043b8 <DisplayStatus.part.0+0x24c>)
 800428e:	4a4b      	ldr	r2, [pc, #300]	; (80043bc <DisplayStatus.part.0+0x250>)
 8004290:	ed91 7a00 	vldr	s14, [r1]
 8004294:	6810      	ldr	r0, [r2, #0]
 8004296:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800429a:	4b49      	ldr	r3, [pc, #292]	; (80043c0 <DisplayStatus.part.0+0x254>)
 800429c:	4949      	ldr	r1, [pc, #292]	; (80043c4 <DisplayStatus.part.0+0x258>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a3a      	ldr	r2, [pc, #232]	; (800438c <DisplayStatus.part.0+0x220>)
 80042a2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80042a6:	e9cd 0500 	strd	r0, r5, [sp]
 80042aa:	4842      	ldr	r0, [pc, #264]	; (80043b4 <DisplayStatus.part.0+0x248>)
 80042ac:	f00e fa30 	bl	8012710 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 80042b0:	4840      	ldr	r0, [pc, #256]	; (80043b4 <DisplayStatus.part.0+0x248>)
 80042b2:	f7fc f875 	bl	80003a0 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 80042b6:	493f      	ldr	r1, [pc, #252]	; (80043b4 <DisplayStatus.part.0+0x248>)
 80042b8:	4602      	mov	r2, r0
 80042ba:	2000      	movs	r0, #0
 80042bc:	f00a fd58 	bl	800ed70 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 80042c0:	2000      	movs	r0, #0
 80042c2:	f00a fd11 	bl	800ece8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 80042c6:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 80042c8:	b004      	add	sp, #16
 80042ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 80042ce:	f002 bd0d 	b.w	8006cec <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 80042d2:	4b3d      	ldr	r3, [pc, #244]	; (80043c8 <DisplayStatus.part.0+0x25c>)
 80042d4:	4e2a      	ldr	r6, [pc, #168]	; (8004380 <DisplayStatus.part.0+0x214>)
 80042d6:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 80042d8:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <DisplayStatus.part.0+0x218>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d193      	bne.n	8004208 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 80042e0:	493a      	ldr	r1, [pc, #232]	; (80043cc <DisplayStatus.part.0+0x260>)
 80042e2:	4b2a      	ldr	r3, [pc, #168]	; (800438c <DisplayStatus.part.0+0x220>)
 80042e4:	c903      	ldmia	r1, {r0, r1}
 80042e6:	6018      	str	r0, [r3, #0]
 80042e8:	7119      	strb	r1, [r3, #4]
		switch (CurrentBW)
 80042ea:	4b29      	ldr	r3, [pc, #164]	; (8004390 <DisplayStatus.part.0+0x224>)
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d195      	bne.n	800421e <DisplayStatus.part.0+0xb2>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 80042f2:	4b37      	ldr	r3, [pc, #220]	; (80043d0 <DisplayStatus.part.0+0x264>)
 80042f4:	4c28      	ldr	r4, [pc, #160]	; (8004398 <DisplayStatus.part.0+0x22c>)
 80042f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80042fa:	0c0b      	lsrs	r3, r1, #16
 80042fc:	6020      	str	r0, [r4, #0]
 80042fe:	80a1      	strh	r1, [r4, #4]
 8004300:	71a3      	strb	r3, [r4, #6]
		switch (TxPowerOut)
 8004302:	4b26      	ldr	r3, [pc, #152]	; (800439c <DisplayStatus.part.0+0x230>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800430a:	d195      	bne.n	8004238 <DisplayStatus.part.0+0xcc>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 800430c:	4d24      	ldr	r5, [pc, #144]	; (80043a0 <DisplayStatus.part.0+0x234>)
 800430e:	4b31      	ldr	r3, [pc, #196]	; (80043d4 <DisplayStatus.part.0+0x268>)
 8004310:	602b      	str	r3, [r5, #0]
 8004312:	e79b      	b.n	800424c <DisplayStatus.part.0+0xe0>
		case LSB: strcpy(StringMode,"LSB"); break;
 8004314:	4e1a      	ldr	r6, [pc, #104]	; (8004380 <DisplayStatus.part.0+0x214>)
 8004316:	4b30      	ldr	r3, [pc, #192]	; (80043d8 <DisplayStatus.part.0+0x26c>)
 8004318:	6033      	str	r3, [r6, #0]
 800431a:	e771      	b.n	8004200 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 800431c:	4b2f      	ldr	r3, [pc, #188]	; (80043dc <DisplayStatus.part.0+0x270>)
 800431e:	e76a      	b.n	80041f6 <DisplayStatus.part.0+0x8a>
 8004320:	4c1d      	ldr	r4, [pc, #116]	; (8004398 <DisplayStatus.part.0+0x22c>)
 8004322:	e784      	b.n	800422e <DisplayStatus.part.0+0xc2>
 8004324:	4a0f      	ldr	r2, [pc, #60]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 8004326:	e735      	b.n	8004194 <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 8004328:	4b2d      	ldr	r3, [pc, #180]	; (80043e0 <DisplayStatus.part.0+0x274>)
 800432a:	602b      	str	r3, [r5, #0]
 800432c:	e78e      	b.n	800424c <DisplayStatus.part.0+0xe0>
		case 10: 		strcpy(StringStep,"  10 "); break;
 800432e:	4b2d      	ldr	r3, [pc, #180]	; (80043e4 <DisplayStatus.part.0+0x278>)
 8004330:	4a0c      	ldr	r2, [pc, #48]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 8004332:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004336:	6010      	str	r0, [r2, #0]
 8004338:	8091      	strh	r1, [r2, #4]
 800433a:	e72b      	b.n	8004194 <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 800433c:	4b2a      	ldr	r3, [pc, #168]	; (80043e8 <DisplayStatus.part.0+0x27c>)
 800433e:	4a09      	ldr	r2, [pc, #36]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 8004340:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004344:	6010      	str	r0, [r2, #0]
 8004346:	8091      	strh	r1, [r2, #4]
 8004348:	e724      	b.n	8004194 <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 800434a:	4b28      	ldr	r3, [pc, #160]	; (80043ec <DisplayStatus.part.0+0x280>)
 800434c:	4a05      	ldr	r2, [pc, #20]	; (8004364 <DisplayStatus.part.0+0x1f8>)
 800434e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004352:	6010      	str	r0, [r2, #0]
 8004354:	8091      	strh	r1, [r2, #4]
 8004356:	e71d      	b.n	8004194 <DisplayStatus.part.0+0x28>
 8004358:	4e09      	ldr	r6, [pc, #36]	; (8004380 <DisplayStatus.part.0+0x214>)
 800435a:	e751      	b.n	8004200 <DisplayStatus.part.0+0x94>
 800435c:	24005110 	.word	0x24005110
 8004360:	0801cd3c 	.word	0x0801cd3c
 8004364:	24006184 	.word	0x24006184
 8004368:	24000eec 	.word	0x24000eec
 800436c:	0801cd2c 	.word	0x0801cd2c
 8004370:	000186a0 	.word	0x000186a0
 8004374:	0801cd5c 	.word	0x0801cd5c
 8004378:	0801cd4c 	.word	0x0801cd4c
 800437c:	0801cd68 	.word	0x0801cd68
 8004380:	2400617c 	.word	0x2400617c
 8004384:	24000eea 	.word	0x24000eea
 8004388:	0801cd74 	.word	0x0801cd74
 800438c:	24006174 	.word	0x24006174
 8004390:	24000eeb 	.word	0x24000eeb
 8004394:	0801cd84 	.word	0x0801cd84
 8004398:	24006194 	.word	0x24006194
 800439c:	240061b4 	.word	0x240061b4
 80043a0:	2400618c 	.word	0x2400618c
 80043a4:	00776f4c 	.word	0x00776f4c
 80043a8:	24006128 	.word	0x24006128
 80043ac:	3a83126f 	.word	0x3a83126f
 80043b0:	0801cd8c 	.word	0x0801cd8c
 80043b4:	240062c0 	.word	0x240062c0
 80043b8:	24006148 	.word	0x24006148
 80043bc:	2400acd4 	.word	0x2400acd4
 80043c0:	240061a8 	.word	0x240061a8
 80043c4:	0801cdc0 	.word	0x0801cdc0
 80043c8:	00425355 	.word	0x00425355
 80043cc:	0801cd6c 	.word	0x0801cd6c
 80043d0:	0801cd7c 	.word	0x0801cd7c
 80043d4:	0064694d 	.word	0x0064694d
 80043d8:	0042534c 	.word	0x0042534c
 80043dc:	0801cd64 	.word	0x0801cd64
 80043e0:	0078614d 	.word	0x0078614d
 80043e4:	0801cd34 	.word	0x0801cd34
 80043e8:	0801cd54 	.word	0x0801cd54
 80043ec:	0801cd44 	.word	0x0801cd44

080043f0 <tud_mount_cb>:
}
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop

080043f4 <tud_umount_cb>:
}
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop

080043f8 <tud_suspend_cb>:
}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop

080043fc <tud_resume_cb>:
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop

08004400 <tud_audio_get_req_entity_cb>:
{
 8004400:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 8004402:	794d      	ldrb	r5, [r1, #5]
{
 8004404:	b08f      	sub	sp, #60	; 0x3c
 8004406:	460c      	mov	r4, r1
 8004408:	4606      	mov	r6, r0
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 800440a:	2d04      	cmp	r5, #4
 800440c:	d004      	beq.n	8004418 <tud_audio_get_req_entity_cb+0x18>
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 800440e:	2d02      	cmp	r5, #2
 8004410:	d010      	beq.n	8004434 <tud_audio_get_req_entity_cb+0x34>
	return false;
 8004412:	2000      	movs	r0, #0
}
 8004414:	b00f      	add	sp, #60	; 0x3c
 8004416:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 8004418:	78cf      	ldrb	r7, [r1, #3]
 800441a:	2f01      	cmp	r7, #1
 800441c:	d01e      	beq.n	800445c <tud_audio_get_req_entity_cb+0x5c>
	else if (request->bControlSelector == AUDIO_CS_CTRL_CLK_VALID &&
 800441e:	2f02      	cmp	r7, #2
 8004420:	d1f7      	bne.n	8004412 <tud_audio_get_req_entity_cb+0x12>
 8004422:	784b      	ldrb	r3, [r1, #1]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d1f4      	bne.n	8004412 <tud_audio_get_req_entity_cb+0x12>
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 8004428:	aa01      	add	r2, sp, #4
		audio_control_cur_1_t cur_valid = { .bCur = 1 };
 800442a:	f88d 3004 	strb.w	r3, [sp, #4]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 800442e:	f00a fb75 	bl	800eb1c <tud_audio_buffer_and_schedule_control_xfer>
 8004432:	e7ef      	b.n	8004414 <tud_audio_get_req_entity_cb+0x14>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 8004434:	78cb      	ldrb	r3, [r1, #3]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d04c      	beq.n	80044d4 <tud_audio_get_req_entity_cb+0xd4>
	else if (UAC2_ENTITY_SPK_FEATURE_UNIT && request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 800443a:	2b02      	cmp	r3, #2
 800443c:	d1e9      	bne.n	8004412 <tud_audio_get_req_entity_cb+0x12>
		if (request->bRequest == AUDIO_CS_REQ_RANGE)
 800443e:	784a      	ldrb	r2, [r1, #1]
 8004440:	2a02      	cmp	r2, #2
 8004442:	d05b      	beq.n	80044fc <tud_audio_get_req_entity_cb+0xfc>
		else if (request->bRequest == AUDIO_CS_REQ_CUR)
 8004444:	2a01      	cmp	r2, #1
 8004446:	d1e4      	bne.n	8004412 <tud_audio_get_req_entity_cb+0x12>
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 8004448:	788c      	ldrb	r4, [r1, #2]
 800444a:	4a32      	ldr	r2, [pc, #200]	; (8004514 <tud_audio_get_req_entity_cb+0x114>)
 800444c:	f832 4014 	ldrh.w	r4, [r2, r4, lsl #1]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 8004450:	aa01      	add	r2, sp, #4
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 8004452:	f8ad 4004 	strh.w	r4, [sp, #4]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 8004456:	f00a fb61 	bl	800eb1c <tud_audio_buffer_and_schedule_control_xfer>
 800445a:	e7db      	b.n	8004414 <tud_audio_get_req_entity_cb+0x14>
		if (request->bRequest == AUDIO_CS_REQ_CUR)
 800445c:	784b      	ldrb	r3, [r1, #1]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d044      	beq.n	80044ec <tud_audio_get_req_entity_cb+0xec>
		else if (request->bRequest == AUDIO_CS_REQ_RANGE)
 8004462:	2b02      	cmp	r3, #2
 8004464:	d1d5      	bne.n	8004412 <tud_audio_get_req_entity_cb+0x12>
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 8004466:	222a      	movs	r2, #42	; 0x2a
 8004468:	2100      	movs	r1, #0
 800446a:	a803      	add	r0, sp, #12
 800446c:	f00d fb6e 	bl	8011b4c <memset>
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004470:	2300      	movs	r3, #0
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 8004472:	4621      	mov	r1, r4
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004474:	f64a 4444 	movw	r4, #44100	; 0xac44
 8004478:	f645 0288 	movw	r2, #22664	; 0x5888
 800447c:	f8ad 3008 	strh.w	r3, [sp, #8]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004480:	f8ad 300c 	strh.w	r3, [sp, #12]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 8004484:	4630      	mov	r0, r6
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004486:	f8ad 3014 	strh.w	r3, [sp, #20]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 800448a:	f8ad 3018 	strh.w	r3, [sp, #24]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 800448e:	f44f 43ee 	mov.w	r3, #30464	; 0x7700
 8004492:	f8ad 4006 	strh.w	r4, [sp, #6]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004496:	f8ad 400a 	strh.w	r4, [sp, #10]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 800449a:	f64b 3480 	movw	r4, #48000	; 0xbb80
 800449e:	f8ad 201e 	strh.w	r2, [sp, #30]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044a2:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044a6:	aa01      	add	r2, sp, #4
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044a8:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044ac:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044b0:	2332      	movs	r3, #50	; 0x32
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 80044b2:	f8ad 5004 	strh.w	r5, [sp, #4]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044b6:	f8ad 7020 	strh.w	r7, [sp, #32]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044ba:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044be:	f8ad 702c 	strh.w	r7, [sp, #44]	; 0x2c
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044c2:	f8ad 7030 	strh.w	r7, [sp, #48]	; 0x30
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044c6:	f8ad 4012 	strh.w	r4, [sp, #18]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044ca:	f8ad 4016 	strh.w	r4, [sp, #22]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044ce:	f00a fb25 	bl	800eb1c <tud_audio_buffer_and_schedule_control_xfer>
 80044d2:	e79f      	b.n	8004414 <tud_audio_get_req_entity_cb+0x14>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 80044d4:	784b      	ldrb	r3, [r1, #1]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d19b      	bne.n	8004412 <tud_audio_get_req_entity_cb+0x12>
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 80044da:	788a      	ldrb	r2, [r1, #2]
 80044dc:	4c0e      	ldr	r4, [pc, #56]	; (8004518 <tud_audio_get_req_entity_cb+0x118>)
 80044de:	5ca4      	ldrb	r4, [r4, r2]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 80044e0:	aa01      	add	r2, sp, #4
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 80044e2:	f88d 4004 	strb.w	r4, [sp, #4]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 80044e6:	f00a fb19 	bl	800eb1c <tud_audio_buffer_and_schedule_control_xfer>
 80044ea:	e793      	b.n	8004414 <tud_audio_get_req_entity_cb+0x14>
			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 80044ec:	4c0b      	ldr	r4, [pc, #44]	; (800451c <tud_audio_get_req_entity_cb+0x11c>)
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 80044ee:	462b      	mov	r3, r5
 80044f0:	aa01      	add	r2, sp, #4
			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 80044f2:	6824      	ldr	r4, [r4, #0]
 80044f4:	9401      	str	r4, [sp, #4]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 80044f6:	f00a fb11 	bl	800eb1c <tud_audio_buffer_and_schedule_control_xfer>
 80044fa:	e78b      	b.n	8004414 <tud_audio_get_req_entity_cb+0x14>
			audio_control_range_2_n_t(1) range_vol = {
 80044fc:	4b08      	ldr	r3, [pc, #32]	; (8004520 <tud_audio_get_req_entity_cb+0x120>)
 80044fe:	aa01      	add	r2, sp, #4
 8004500:	e893 0003 	ldmia.w	r3, {r0, r1}
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 8004504:	2308      	movs	r3, #8
			audio_control_range_2_n_t(1) range_vol = {
 8004506:	e882 0003 	stmia.w	r2, {r0, r1}
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 800450a:	4621      	mov	r1, r4
 800450c:	4630      	mov	r0, r6
 800450e:	f00a fb05 	bl	800eb1c <tud_audio_buffer_and_schedule_control_xfer>
 8004512:	e77f      	b.n	8004414 <tud_audio_get_req_entity_cb+0x14>
 8004514:	2400c4ac 	.word	0x2400c4ac
 8004518:	2400ad04 	.word	0x2400ad04
 800451c:	24000310 	.word	0x24000310
 8004520:	08015c68 	.word	0x08015c68

08004524 <tud_audio_set_req_entity_cb>:
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 8004524:	794b      	ldrb	r3, [r1, #5]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d010      	beq.n	800454c <tud_audio_set_req_entity_cb+0x28>
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 800452a:	2b04      	cmp	r3, #4
 800452c:	d001      	beq.n	8004532 <tud_audio_set_req_entity_cb+0xe>
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 800452e:	2000      	movs	r0, #0
}
 8004530:	4770      	bx	lr
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 8004532:	784b      	ldrb	r3, [r1, #1]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d1fa      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 8004538:	78c8      	ldrb	r0, [r1, #3]
 800453a:	2801      	cmp	r0, #1
 800453c:	d1f7      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_4_t));
 800453e:	88cb      	ldrh	r3, [r1, #6]
 8004540:	2b04      	cmp	r3, #4
 8004542:	d1f4      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
		current_sample_rate = (uint32_t) ((audio_control_cur_4_t const *)buf)->bCur;
 8004544:	4b0f      	ldr	r3, [pc, #60]	; (8004584 <tud_audio_set_req_entity_cb+0x60>)
 8004546:	6812      	ldr	r2, [r2, #0]
 8004548:	601a      	str	r2, [r3, #0]
		return true;
 800454a:	4770      	bx	lr
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 800454c:	7848      	ldrb	r0, [r1, #1]
 800454e:	2801      	cmp	r0, #1
 8004550:	d1ed      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE)
 8004552:	78cb      	ldrb	r3, [r1, #3]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d00b      	beq.n	8004570 <tud_audio_set_req_entity_cb+0x4c>
	else if (request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 8004558:	2b02      	cmp	r3, #2
 800455a:	d1e8      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_2_t));
 800455c:	88cb      	ldrh	r3, [r1, #6]
 800455e:	2b02      	cmp	r3, #2
 8004560:	d1e5      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
		volume[request->bChannelNumber] = ((audio_control_cur_2_t const *)buf)->bCur;
 8004562:	f9b2 c000 	ldrsh.w	ip, [r2]
 8004566:	4b08      	ldr	r3, [pc, #32]	; (8004588 <tud_audio_set_req_entity_cb+0x64>)
 8004568:	788a      	ldrb	r2, [r1, #2]
 800456a:	f823 c012 	strh.w	ip, [r3, r2, lsl #1]
		return true;
 800456e:	4770      	bx	lr
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_1_t));
 8004570:	88c8      	ldrh	r0, [r1, #6]
 8004572:	2801      	cmp	r0, #1
 8004574:	d1db      	bne.n	800452e <tud_audio_set_req_entity_cb+0xa>
		mute[request->bChannelNumber] = ((audio_control_cur_1_t const *)buf)->bCur;
 8004576:	f992 c000 	ldrsb.w	ip, [r2]
 800457a:	788b      	ldrb	r3, [r1, #2]
 800457c:	4a03      	ldr	r2, [pc, #12]	; (800458c <tud_audio_set_req_entity_cb+0x68>)
 800457e:	f802 c003 	strb.w	ip, [r2, r3]
		return true;
 8004582:	4770      	bx	lr
 8004584:	24000310 	.word	0x24000310
 8004588:	2400c4ac 	.word	0x2400c4ac
 800458c:	2400ad04 	.word	0x2400ad04

08004590 <tud_audio_set_itf_close_EP_cb>:
}
 8004590:	2001      	movs	r0, #1
 8004592:	4770      	bx	lr

08004594 <tud_audio_set_itf_cb>:
	uint8_t const alt = tu_u16_low(tu_le16toh(p_request->wValue));
 8004594:	884b      	ldrh	r3, [r1, #2]
	spk_data_size = 0;
 8004596:	2000      	movs	r0, #0
 8004598:	4a05      	ldr	r2, [pc, #20]	; (80045b0 <tud_audio_set_itf_cb+0x1c>)

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_high16(uint32_t ui32) { return (uint16_t) (ui32 >> 16); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_low16 (uint32_t ui32) { return (uint16_t) (ui32 & 0x0000ffffu); }

TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800459a:	b2db      	uxtb	r3, r3
 800459c:	6010      	str	r0, [r2, #0]
	if(alt != 0)
 800459e:	b12b      	cbz	r3, 80045ac <tud_audio_set_itf_cb+0x18>
		current_resolution = resolutions_per_format[alt-1];
 80045a0:	4a04      	ldr	r2, [pc, #16]	; (80045b4 <tud_audio_set_itf_cb+0x20>)
 80045a2:	4905      	ldr	r1, [pc, #20]	; (80045b8 <tud_audio_set_itf_cb+0x24>)
 80045a4:	4413      	add	r3, r2
 80045a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80045aa:	700b      	strb	r3, [r1, #0]
}
 80045ac:	2001      	movs	r0, #1
 80045ae:	4770      	bx	lr
 80045b0:	2400b474 	.word	0x2400b474
 80045b4:	0801ce2c 	.word	0x0801ce2c
 80045b8:	24007af0 	.word	0x24007af0

080045bc <tud_audio_rx_done_pre_read_cb>:
{
 80045bc:	460a      	mov	r2, r1
  return tud_audio_n_available(0);
}

static inline uint16_t tud_audio_read(void* buffer, uint16_t bufsize)
{
  return tud_audio_n_read(0, buffer, bufsize);
 80045be:	2000      	movs	r0, #0
 80045c0:	4904      	ldr	r1, [pc, #16]	; (80045d4 <tud_audio_rx_done_pre_read_cb+0x18>)
 80045c2:	b508      	push	{r3, lr}
 80045c4:	f009 ff58 	bl	800e478 <tud_audio_n_read>
	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 80045c8:	4b03      	ldr	r3, [pc, #12]	; (80045d8 <tud_audio_rx_done_pre_read_cb+0x1c>)
 80045ca:	4602      	mov	r2, r0
}
 80045cc:	2001      	movs	r0, #1
	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 80045ce:	601a      	str	r2, [r3, #0]
}
 80045d0:	bd08      	pop	{r3, pc}
 80045d2:	bf00      	nop
 80045d4:	2400ae64 	.word	0x2400ae64
 80045d8:	2400b474 	.word	0x2400b474

080045dc <tud_audio_tx_done_pre_load_cb>:
}
 80045dc:	2001      	movs	r0, #1
 80045de:	4770      	bx	lr

080045e0 <tud_audio_tx_done_post_load_cb>:
}
 80045e0:	2001      	movs	r0, #1
 80045e2:	4770      	bx	lr

080045e4 <tud_cdc_line_state_cb>:
}
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop

080045e8 <tud_cdc_rx_cb>:
}
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop

080045ec <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM13)
 80045ec:	4a0e      	ldr	r2, [pc, #56]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80045ee:	6803      	ldr	r3, [r0, #0]
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d003      	beq.n	80045fc <HAL_TIM_PeriodElapsedCallback+0x10>
	if (htim->Instance == TIM7)
 80045f4:	4a0d      	ldr	r2, [pc, #52]	; (800462c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d010      	beq.n	800461c <HAL_TIM_PeriodElapsedCallback+0x30>
 80045fa:	4770      	bx	lr

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void)
{
  tud_task_ext(UINT32_MAX, false);
 80045fc:	2100      	movs	r1, #0
{
 80045fe:	b510      	push	{r4, lr}
 8004600:	4604      	mov	r4, r0
 8004602:	f04f 30ff 	mov.w	r0, #4294967295
 8004606:	f00b fa17 	bl	800fa38 <tud_task_ext>
		MainLoopCounter++;  //used with debugger to check frequency of main loop
 800460a:	4909      	ldr	r1, [pc, #36]	; (8004630 <HAL_TIM_PeriodElapsedCallback+0x44>)
	if (htim->Instance == TIM7)
 800460c:	6823      	ldr	r3, [r4, #0]
		MainLoopCounter++;  //used with debugger to check frequency of main loop
 800460e:	680a      	ldr	r2, [r1, #0]
 8004610:	3201      	adds	r2, #1
 8004612:	600a      	str	r2, [r1, #0]
	if (htim->Instance == TIM7)
 8004614:	4a05      	ldr	r2, [pc, #20]	; (800462c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d002      	beq.n	8004620 <HAL_TIM_PeriodElapsedCallback+0x34>
}
 800461a:	bd10      	pop	{r4, pc}
		DoKeyer();
 800461c:	f7fc bf74 	b.w	8001508 <DoKeyer>
}
 8004620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		DoKeyer();
 8004624:	f7fc bf70 	b.w	8001508 <DoKeyer>
 8004628:	40001c00 	.word	0x40001c00
 800462c:	40001400 	.word	0x40001400
 8004630:	24006138 	.word	0x24006138

08004634 <HAL_ADC_ConvCpltCallback>:
{
 8004634:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004636:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004638:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800463c:	490a      	ldr	r1, [pc, #40]	; (8004668 <HAL_ADC_ConvCpltCallback+0x34>)
 800463e:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8004642:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004646:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004648:	4293      	cmp	r3, r2
 800464a:	d1fa      	bne.n	8004642 <HAL_ADC_ConvCpltCallback+0xe>
 800464c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004650:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 8004654:	2001      	movs	r0, #1
 8004656:	f7fd fd91 	bl	800217c <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 800465a:	4b04      	ldr	r3, [pc, #16]	; (800466c <HAL_ADC_ConvCpltCallback+0x38>)
 800465c:	2201      	movs	r2, #1
 800465e:	701a      	strb	r2, [r3, #0]
}
 8004660:	bd08      	pop	{r3, pc}
 8004662:	bf00      	nop
 8004664:	240076e0 	.word	0x240076e0
 8004668:	e000ed00 	.word	0xe000ed00
 800466c:	2400c4aa 	.word	0x2400c4aa

08004670 <HAL_ADC_ConvHalfCpltCallback>:
{
 8004670:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004672:	4b0b      	ldr	r3, [pc, #44]	; (80046a0 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004674:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004678:	490a      	ldr	r1, [pc, #40]	; (80046a4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800467a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800467e:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004682:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004684:	4293      	cmp	r3, r2
 8004686:	d1fa      	bne.n	800467e <HAL_ADC_ConvHalfCpltCallback+0xe>
 8004688:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800468c:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 8004690:	2000      	movs	r0, #0
 8004692:	f7fd fd73 	bl	800217c <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 8004696:	4b04      	ldr	r3, [pc, #16]	; (80046a8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]
}
 800469c:	bd08      	pop	{r3, pc}
 800469e:	bf00      	nop
 80046a0:	240072e0 	.word	0x240072e0
 80046a4:	e000ed00 	.word	0xe000ed00
 80046a8:	2400c4aa 	.word	0x2400c4aa

080046ac <HAL_DAC_ConvCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[BSIZE];
 80046ac:	4b01      	ldr	r3, [pc, #4]	; (80046b4 <HAL_DAC_ConvCpltCallbackCh1+0x8>)
 80046ae:	4a02      	ldr	r2, [pc, #8]	; (80046b8 <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 80046b0:	601a      	str	r2, [r3, #0]
}
 80046b2:	4770      	bx	lr
 80046b4:	240072c0 	.word	0x240072c0
 80046b8:	24000ae0 	.word	0x24000ae0

080046bc <HAL_DAC_ConvHalfCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[0];
 80046bc:	4b01      	ldr	r3, [pc, #4]	; (80046c4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x8>)
 80046be:	4a02      	ldr	r2, [pc, #8]	; (80046c8 <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>)
 80046c0:	601a      	str	r2, [r3, #0]
}
 80046c2:	4770      	bx	lr
 80046c4:	240072c0 	.word	0x240072c0
 80046c8:	240006e0 	.word	0x240006e0

080046cc <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80046cc:	4907      	ldr	r1, [pc, #28]	; (80046ec <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 80046ce:	2002      	movs	r0, #2
 80046d0:	4b07      	ldr	r3, [pc, #28]	; (80046f0 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80046d2:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80046d4:	4a07      	ldr	r2, [pc, #28]	; (80046f4 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 80046d6:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80046d8:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80046da:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80046dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046e0:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80046e2:	6853      	ldr	r3, [r2, #4]
 80046e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046e8:	6053      	str	r3, [r2, #4]
}
 80046ea:	4770      	bx	lr
 80046ec:	2400a2fc 	.word	0x2400a2fc
 80046f0:	2400613e 	.word	0x2400613e
 80046f4:	2400a360 	.word	0x2400a360

080046f8 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 80046f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fod, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 80046fc:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 80046fe:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 8004702:	4aab      	ldr	r2, [pc, #684]	; (80049b0 <SetWSPRPLLCoeff+0x2b8>)
{
 8004704:	ed2d 8b0c 	vpush	{d8-d13}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004708:	f20f 2b94 	addw	fp, pc, #660	; 0x294
 800470c:	e9db ab00 	ldrd	sl, fp, [fp]
{
 8004710:	b091      	sub	sp, #68	; 0x44
	LastTXFreq = (float)TXFreq;
 8004712:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004716:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
	for (i = 0; i < 4; i++) {
 800471a:	9307      	str	r3, [sp, #28]
 800471c:	9b07      	ldr	r3, [sp, #28]
{
 800471e:	9000      	str	r0, [sp, #0]
	for (i = 0; i < 4; i++) {
 8004720:	2b03      	cmp	r3, #3
{
 8004722:	9101      	str	r1, [sp, #4]
	for (i = 0; i < 4; i++) {
 8004724:	f200 80d3 	bhi.w	80048ce <SetWSPRPLLCoeff+0x1d6>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 8004728:	4ba2      	ldr	r3, [pc, #648]	; (80049b4 <SetWSPRPLLCoeff+0x2bc>)
 800472a:	eeb0 8b40 	vmov.f64	d8, d0
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 800472e:	ed9f caa2 	vldr	s24, [pc, #648]	; 80049b8 <SetWSPRPLLCoeff+0x2c0>
						MinDiff = abs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8004732:	2501      	movs	r5, #1
							&& ((XTalFreq * n / m) > 150000000.0)
 8004734:	eddf aaa1 	vldr	s21, [pc, #644]	; 80049bc <SetWSPRPLLCoeff+0x2c4>
					OutF = XTalFreq * n / m / p / od;
 8004738:	ed93 aa00 	vldr	s20, [r3]
							&& ((XTalFreq * n / m) < 960000000.0)) {
 800473c:	eddf baa0 	vldr	s23, [pc, #640]	; 80049c0 <SetWSPRPLLCoeff+0x2c8>
 8004740:	f8df 9288 	ldr.w	r9, [pc, #648]	; 80049cc <SetWSPRPLLCoeff+0x2d4>
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004744:	ed9f 9b98 	vldr	d9, [pc, #608]	; 80049a8 <SetWSPRPLLCoeff+0x2b0>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004748:	ed9d 7a07 	vldr	s14, [sp, #28]
 800474c:	eef7 ca00 	vmov.f32	s25, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 8004750:	2402      	movs	r4, #2
			for (n = 2; n <= 512; n++) //was 1
 8004752:	f240 2601 	movw	r6, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004756:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800475a:	ee27 7a0c 	vmul.f32	s14, s14, s24
 800475e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004762:	ee37 7b08 	vadd.f64	d7, d7, d8
 8004766:	ed8d 7b08 	vstr	d7, [sp, #32]
		MinDiff = 999999999;
 800476a:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
					OutF = XTalFreq * n / m / p / od;
 800476e:	ee07 4a90 	vmov	s15, r4
			for (n = 2; n <= 512; n++) //was 1
 8004772:	2702      	movs	r7, #2
					OutF = XTalFreq * n / m / p / od;
 8004774:	eef8 dae7 	vcvt.f32.s32	s27, s15
 8004778:	ee8c baad 	vdiv.f32	s22, s25, s27
 800477c:	ee07 7a90 	vmov	s15, r7
 8004780:	eeb8 dae7 	vcvt.f32.s32	s26, s15
 8004784:	ee2d da0a 	vmul.f32	s26, s26, s20
							&& ((XTalFreq * n / m) > 150000000.0)
 8004788:	ee6d 7a0b 	vmul.f32	s15, s26, s22
 800478c:	eef4 7a6a 	vcmp.f32	s15, s21
 8004790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004794:	dd05      	ble.n	80047a2 <SetWSPRPLLCoeff+0xaa>
 8004796:	eef4 7aeb 	vcmpe.f32	s15, s23
 800479a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479e:	f100 80b7 	bmi.w	8004910 <SetWSPRPLLCoeff+0x218>
				for (p = 2; p <= 128; p += 2) {
 80047a2:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 80047a4:	ee07 3a90 	vmov	s15, r3
 80047a8:	3302      	adds	r3, #2
 80047aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047ae:	ee67 7aad 	vmul.f32	s15, s15, s27
 80047b2:	ee8d 7a27 	vdiv.f32	s14, s26, s15
 80047b6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80047ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 80047be:	ed9d 7b08 	vldr	d7, [sp, #32]
 80047c2:	ed9d 5b0c 	vldr	d5, [sp, #48]	; 0x30
 80047c6:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 80047ca:	ee37 7b45 	vsub.f64	d7, d7, d5
 80047ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80047d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d6:	dd03      	ble.n	80047e0 <SetWSPRPLLCoeff+0xe8>
 80047d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80047dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
				for (p = 2; p <= 128; p += 2) {
 80047e0:	2b82      	cmp	r3, #130	; 0x82
 80047e2:	d1df      	bne.n	80047a4 <SetWSPRPLLCoeff+0xac>
			for (n = 2; n <= 512; n++) //was 1
 80047e4:	3701      	adds	r7, #1
 80047e6:	42b7      	cmp	r7, r6
 80047e8:	d1c8      	bne.n	800477c <SetWSPRPLLCoeff+0x84>
		for (m = 2; m <= 25; m++) //was 64
 80047ea:	3401      	adds	r4, #1
 80047ec:	2c1a      	cmp	r4, #26
 80047ee:	d1be      	bne.n	800476e <SetWSPRPLLCoeff+0x76>
		if (fn < 511) {
 80047f0:	9b03      	ldr	r3, [sp, #12]
 80047f2:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 80047f6:	f200 80ce 	bhi.w	8004996 <SetWSPRPLLCoeff+0x29e>
			OutF = XTalFreq * fn / fm / fp / fod;
 80047fa:	ed9d 6a03 	vldr	s12, [sp, #12]
 80047fe:	eddd 6a02 	vldr	s13, [sp, #8]
 8004802:	eddd 7a04 	vldr	s15, [sp, #16]
 8004806:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 800480a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800480e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004812:	ee26 6a0a 	vmul.f32	s12, s12, s20
 8004816:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800481a:	eddd 7a05 	vldr	s15, [sp, #20]
 800481e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004826:	ee86 7a27 	vdiv.f32	s14, s12, s15
 800482a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800482e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004832:	9b03      	ldr	r3, [sp, #12]
 8004834:	eddd 6a02 	vldr	s13, [sp, #8]
 8004838:	eddd 7a04 	vldr	s15, [sp, #16]
 800483c:	3301      	adds	r3, #1
 800483e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004846:	ee06 3a10 	vmov	s12, r3
 800484a:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 800484e:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8004852:	eddd 7a05 	vldr	s15, [sp, #20]
 8004856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800485a:	ee26 6a0a 	vmul.f32	s12, s12, s20
 800485e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004862:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8004866:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800486a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 800486e:	ed9d 5b08 	vldr	d5, [sp, #32]
 8004872:	ed9d 4b0c 	vldr	d4, [sp, #48]	; 0x30
 8004876:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800487a:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 800487e:	ee35 5b44 	vsub.f64	d5, d5, d4
 8004882:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004886:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 800488a:	ee27 7b09 	vmul.f64	d7, d7, d9
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 800488e:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8004892:	ed8d 7a06 	vstr	s14, [sp, #24]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004896:	9b06      	ldr	r3, [sp, #24]
 8004898:	4a4a      	ldr	r2, [pc, #296]	; (80049c4 <SetWSPRPLLCoeff+0x2cc>)
 800489a:	f003 0307 	and.w	r3, r3, #7
		FracDiv >>= 0x03;
		FracDivCoeff[i] = FracDiv;
 800489e:	9900      	ldr	r1, [sp, #0]
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 80048a0:	f8a9 3000 	strh.w	r3, [r9]
 80048a4:	8013      	strh	r3, [r2, #0]
		FracDiv >>= 0x03;
 80048a6:	9b06      	ldr	r3, [sp, #24]
 80048a8:	08db      	lsrs	r3, r3, #3
 80048aa:	9306      	str	r3, [sp, #24]
		FracDivCoeff[i] = FracDiv;
 80048ac:	9a06      	ldr	r2, [sp, #24]
 80048ae:	9b07      	ldr	r3, [sp, #28]
 80048b0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 80048b4:	9a07      	ldr	r2, [sp, #28]
	for (i = 0; i < 4; i++) {
 80048b6:	9b07      	ldr	r3, [sp, #28]
		FracPWMCoeff[i] = FracDivPWM;
 80048b8:	9901      	ldr	r1, [sp, #4]
	for (i = 0; i < 4; i++) {
 80048ba:	3301      	adds	r3, #1
 80048bc:	9307      	str	r3, [sp, #28]
		FracPWMCoeff[i] = FracDivPWM;
 80048be:	f8b9 3000 	ldrh.w	r3, [r9]
 80048c2:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
	for (i = 0; i < 4; i++) {
 80048c6:	9b07      	ldr	r3, [sp, #28]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	f67f af3d 	bls.w	8004748 <SetWSPRPLLCoeff+0x50>
	}
	__HAL_RCC_PLL2_DISABLE();
 80048ce:	4a3e      	ldr	r2, [pc, #248]	; (80049c8 <SetWSPRPLLCoeff+0x2d0>)
 80048d0:	6813      	ldr	r3, [r2, #0]
 80048d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048d6:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 80048d8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80048da:	9902      	ldr	r1, [sp, #8]
 80048dc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80048e0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80048e4:	6293      	str	r3, [r2, #40]	; 0x28
 80048e6:	9903      	ldr	r1, [sp, #12]
 80048e8:	9b04      	ldr	r3, [sp, #16]
 80048ea:	3901      	subs	r1, #1
 80048ec:	3b01      	subs	r3, #1
 80048ee:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80048f2:	025b      	lsls	r3, r3, #9
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	430b      	orrs	r3, r1
 80048f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048fc:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80048fe:	6813      	ldr	r3, [r2, #0]
 8004900:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004904:	6013      	str	r3, [r2, #0]
}
 8004906:	b011      	add	sp, #68	; 0x44
 8004908:	ecbd 8b0c 	vpop	{d8-d13}
 800490c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				for (p = 2; p <= 128; p += 2) {
 8004910:	f04f 0802 	mov.w	r8, #2
					OutF = XTalFreq * n / m / p / od;
 8004914:	ee07 8a90 	vmov	s15, r8
 8004918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800491c:	ee67 7aad 	vmul.f32	s15, s15, s27
 8004920:	ee8d 7a27 	vdiv.f32	s14, s26, s15
 8004924:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004928:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 800492c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8004930:	ed9d 5b0c 	vldr	d5, [sp, #48]	; 0x30
 8004934:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8004938:	ee37 7b45 	vsub.f64	d7, d7, d5
 800493c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004944:	d51d      	bpl.n	8004982 <SetWSPRPLLCoeff+0x28a>
 8004946:	ed9d 7b08 	vldr	d7, [sp, #32]
 800494a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800494e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004952:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495a:	dd12      	ble.n	8004982 <SetWSPRPLLCoeff+0x28a>
						MinDiff = abs(OutF - TF);
 800495c:	ed9d 0b0c 	vldr	d0, [sp, #48]	; 0x30
 8004960:	ed9d 7b08 	vldr	d7, [sp, #32]
 8004964:	ee30 0b47 	vsub.f64	d0, d0, d7
 8004968:	f00d f880 	bl	8011a6c <abs>
 800496c:	ee07 0a90 	vmov	s15, r0
 8004970:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004974:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
						fp = p;
 8004978:	f8cd 8010 	str.w	r8, [sp, #16]
						fn = n;
 800497c:	9703      	str	r7, [sp, #12]
						fm = m;
 800497e:	9402      	str	r4, [sp, #8]
						fod = od;
 8004980:	9505      	str	r5, [sp, #20]
				for (p = 2; p <= 128; p += 2) {
 8004982:	f108 0802 	add.w	r8, r8, #2
 8004986:	f1b8 0f82 	cmp.w	r8, #130	; 0x82
 800498a:	d1c3      	bne.n	8004914 <SetWSPRPLLCoeff+0x21c>
			for (n = 2; n <= 512; n++) //was 1
 800498c:	3701      	adds	r7, #1
 800498e:	42b7      	cmp	r7, r6
 8004990:	f47f aef4 	bne.w	800477c <SetWSPRPLLCoeff+0x84>
 8004994:	e729      	b.n	80047ea <SetWSPRPLLCoeff+0xf2>
			FracDiv = 8191 * 8;
 8004996:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800499a:	9306      	str	r3, [sp, #24]
 800499c:	e77b      	b.n	8004896 <SetWSPRPLLCoeff+0x19e>
 800499e:	bf00      	nop
 80049a0:	ff800000 	.word	0xff800000
 80049a4:	41cdcd64 	.word	0x41cdcd64
 80049a8:	00000000 	.word	0x00000000
 80049ac:	40f00000 	.word	0x40f00000
 80049b0:	24006130 	.word	0x24006130
 80049b4:	240072c8 	.word	0x240072c8
 80049b8:	3fbb7e91 	.word	0x3fbb7e91
 80049bc:	4d0f0d18 	.word	0x4d0f0d18
 80049c0:	4e64e1c0 	.word	0x4e64e1c0
 80049c4:	24006134 	.word	0x24006134
 80049c8:	58024400 	.word	0x58024400
 80049cc:	24005104 	.word	0x24005104

080049d0 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 80049d0:	4a92      	ldr	r2, [pc, #584]	; (8004c1c <SetTXPLL+0x24c>)
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 80049d2:	4b93      	ldr	r3, [pc, #588]	; (8004c20 <SetTXPLL+0x250>)
{
 80049d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049d8:	ed2d 8b08 	vpush	{d8-d11}
 80049dc:	eef7 ba00 	vmov.f32	s23, #112	; 0x3f800000  1.0
 80049e0:	b08a      	sub	sp, #40	; 0x28
 80049e2:	eeb0 8a40 	vmov.f32	s16, s0
				OutF = XTalFreq * n / m / p / od;
 80049e6:	edd2 9a00 	vldr	s19, [r2]
	for (m = 2; m <= 25; m++) //was 64
 80049ea:	2602      	movs	r6, #2
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80049ec:	ed9f aa8d 	vldr	s20, [pc, #564]	; 8004c24 <SetTXPLL+0x254>
 80049f0:	ed9f ba8d 	vldr	s22, [pc, #564]	; 8004c28 <SetTXPLL+0x258>
		for (n = 2; n <= 512; n++) //was 1
 80049f4:	f240 2801 	movw	r8, #513	; 0x201
					MinDiff = abs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 80049f8:	2701      	movs	r7, #1
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 80049fa:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 80049fc:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 80049fe:	ee07 6a90 	vmov	s15, r6
		for (n = 2; n <= 512; n++) //was 1
 8004a02:	2502      	movs	r5, #2
				OutF = XTalFreq * n / m / p / od;
 8004a04:	eeb8 9ae7 	vcvt.f32.s32	s18, s15
 8004a08:	eecb aa89 	vdiv.f32	s21, s23, s18
 8004a0c:	ee07 5a90 	vmov	s15, r5
 8004a10:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 8004a14:	ee68 8aa9 	vmul.f32	s17, s17, s19
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004a18:	ee68 7aaa 	vmul.f32	s15, s17, s21
 8004a1c:	eef4 7a4a 	vcmp.f32	s15, s20
 8004a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a24:	dd05      	ble.n	8004a32 <SetTXPLL+0x62>
 8004a26:	eef4 7acb 	vcmpe.f32	s15, s22
 8004a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2e:	f100 80b8 	bmi.w	8004ba2 <SetTXPLL+0x1d2>
			for (p = 2; p <= 128; p+=2)
 8004a32:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8004a34:	ee07 3a90 	vmov	s15, r3
 8004a38:	3302      	adds	r3, #2
 8004a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a3e:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004a42:	ee88 7aa7 	vdiv.f32	s14, s17, s15
 8004a46:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004a4a:	eddd 7a02 	vldr	s15, [sp, #8]
 8004a4e:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004a52:	ee78 7a67 	vsub.f32	s15, s16, s15
 8004a56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a5e:	dd00      	ble.n	8004a62 <SetTXPLL+0x92>
 8004a60:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 8004a62:	2b82      	cmp	r3, #130	; 0x82
 8004a64:	d1e6      	bne.n	8004a34 <SetTXPLL+0x64>
		for (n = 2; n <= 512; n++) //was 1
 8004a66:	3501      	adds	r5, #1
 8004a68:	4545      	cmp	r5, r8
 8004a6a:	d1cf      	bne.n	8004a0c <SetTXPLL+0x3c>
	for (m = 2; m <= 25; m++) //was 64
 8004a6c:	3601      	adds	r6, #1
 8004a6e:	2e1a      	cmp	r6, #26
 8004a70:	d1c5      	bne.n	80049fe <SetTXPLL+0x2e>
				}
			}
		}
	}
	if (fn < 511)
 8004a72:	9b05      	ldr	r3, [sp, #20]
 8004a74:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8004a78:	f200 80cc 	bhi.w	8004c14 <SetTXPLL+0x244>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 8004a7c:	eddd 6a05 	vldr	s13, [sp, #20]
 8004a80:	ed9d 7a04 	vldr	s14, [sp, #16]
 8004a84:	eddd 7a06 	vldr	s15, [sp, #24]
 8004a88:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004a8c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004a90:	ed9d 6a07 	vldr	s12, [sp, #28]
 8004a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004a98:	eddf 5a64 	vldr	s11, [pc, #400]	; 8004c2c <SetTXPLL+0x25c>
		OutF = XTalFreq * fn / fm / fp / fod;
 8004a9c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8004aa0:	ee66 6aa9 	vmul.f32	s13, s13, s19
 8004aa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004aac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ab0:	ed8d 7a02 	vstr	s14, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004ab4:	9b05      	ldr	r3, [sp, #20]
 8004ab6:	ed9d 7a04 	vldr	s14, [sp, #16]
 8004aba:	eddd 7a06 	vldr	s15, [sp, #24]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004ac4:	ed9d 6a07 	vldr	s12, [sp, #28]
 8004ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004acc:	ee06 3a90 	vmov	s13, r3
 8004ad0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8004ad4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004adc:	ee66 9aa9 	vmul.f32	s19, s13, s19
 8004ae0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004ae4:	ee89 7aa7 	vdiv.f32	s14, s19, s15
 8004ae8:	ed8d 7a01 	vstr	s14, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004aec:	eddd 6a02 	vldr	s13, [sp, #8]
 8004af0:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004af4:	eddd 7a02 	vldr	s15, [sp, #8]
 8004af8:	ee38 8a66 	vsub.f32	s16, s16, s13
 8004afc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b00:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004b04:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004b08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b0c:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 8004b10:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 8004b14:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 8004b16:	4a46      	ldr	r2, [pc, #280]	; (8004c30 <SetTXPLL+0x260>)
	TXFreqError = MinDiff;
 8004b18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b1c:	4b45      	ldr	r3, [pc, #276]	; (8004c34 <SetTXPLL+0x264>)
 8004b1e:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 8004b22:	6813      	ldr	r3, [r2, #0]
 8004b24:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b28:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8004b2a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004b2c:	9904      	ldr	r1, [sp, #16]
 8004b2e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004b32:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004b36:	6293      	str	r3, [r2, #40]	; 0x28
 8004b38:	9905      	ldr	r1, [sp, #20]
 8004b3a:	9b06      	ldr	r3, [sp, #24]
 8004b3c:	3901      	subs	r1, #1
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004b44:	025b      	lsls	r3, r3, #9
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	430b      	orrs	r3, r1
 8004b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b4e:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8004b50:	6813      	ldr	r3, [r2, #0]
 8004b52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b56:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 8004b58:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 8004b5a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004b5c:	f023 0310 	bic.w	r3, r3, #16
 8004b60:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8004b62:	9009      	str	r0, [sp, #36]	; 0x24
 8004b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b66:	2b31      	cmp	r3, #49	; 0x31
 8004b68:	d80b      	bhi.n	8004b82 <SetTXPLL+0x1b2>
		i++;
 8004b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 8004b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b72:	3b01      	subs	r3, #1
 8004b74:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 8004b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b78:	3301      	adds	r3, #1
 8004b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8004b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b7e:	2b31      	cmp	r3, #49	; 0x31
 8004b80:	d9f3      	bls.n	8004b6a <SetTXPLL+0x19a>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8004b82:	4a2b      	ldr	r2, [pc, #172]	; (8004c30 <SetTXPLL+0x260>)
 8004b84:	4b2c      	ldr	r3, [pc, #176]	; (8004c38 <SetTXPLL+0x268>)
 8004b86:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 8004b88:	4003      	ands	r3, r0
 8004b8a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004b8e:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8004b90:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004b92:	f043 0310 	orr.w	r3, r3, #16
 8004b96:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 8004b98:	b00a      	add	sp, #40	; 0x28
 8004b9a:	ecbd 8b08 	vpop	{d8-d11}
 8004b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			for (p = 2; p <= 128; p+=2)
 8004ba2:	2402      	movs	r4, #2
				OutF = XTalFreq * n / m / p / od;
 8004ba4:	ee07 4a90 	vmov	s15, r4
 8004ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bac:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004bb0:	ee88 7aa7 	vdiv.f32	s14, s17, s15
 8004bb4:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004bb8:	eddd 7a02 	vldr	s15, [sp, #8]
 8004bbc:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004bc0:	ee78 7a67 	vsub.f32	s15, s16, s15
 8004bc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bcc:	d51a      	bpl.n	8004c04 <SetTXPLL+0x234>
 8004bce:	eddd 7a02 	vldr	s15, [sp, #8]
 8004bd2:	ee78 7a67 	vsub.f32	s15, s16, s15
 8004bd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bde:	dd11      	ble.n	8004c04 <SetTXPLL+0x234>
					MinDiff = abs(OutF - TF);
 8004be0:	ed9d 0a02 	vldr	s0, [sp, #8]
 8004be4:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004be8:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8004bec:	f00c ff3e 	bl	8011a6c <abs>
 8004bf0:	ee07 0a90 	vmov	s15, r0
 8004bf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bf8:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 8004bfc:	9406      	str	r4, [sp, #24]
					fn = n;
 8004bfe:	9505      	str	r5, [sp, #20]
					fm = m;
 8004c00:	9604      	str	r6, [sp, #16]
					fod = od;
 8004c02:	9707      	str	r7, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 8004c04:	3402      	adds	r4, #2
 8004c06:	2c82      	cmp	r4, #130	; 0x82
 8004c08:	d1cc      	bne.n	8004ba4 <SetTXPLL+0x1d4>
		for (n = 2; n <= 512; n++) //was 1
 8004c0a:	3501      	adds	r5, #1
 8004c0c:	4545      	cmp	r5, r8
 8004c0e:	f47f aefd 	bne.w	8004a0c <SetTXPLL+0x3c>
 8004c12:	e72b      	b.n	8004a6c <SetTXPLL+0x9c>
		FracDiv = 8191;
 8004c14:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004c18:	9308      	str	r3, [sp, #32]
 8004c1a:	e779      	b.n	8004b10 <SetTXPLL+0x140>
 8004c1c:	240072c8 	.word	0x240072c8
 8004c20:	4e6e6b28 	.word	0x4e6e6b28
 8004c24:	4d0f0d18 	.word	0x4d0f0d18
 8004c28:	4e64e1c0 	.word	0x4e64e1c0
 8004c2c:	46000000 	.word	0x46000000
 8004c30:	58024400 	.word	0x58024400
 8004c34:	240061a8 	.word	0x240061a8
 8004c38:	ffff0007 	.word	0xffff0007
 8004c3c:	00000000 	.word	0x00000000

08004c40 <TXSwitch>:


void TXSwitch(uint8_t Status)
{
 8004c40:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c42:	2300      	movs	r3, #0
{
 8004c44:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c46:	e9cd 3300 	strd	r3, r3, [sp]
 8004c4a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004c4e:	9304      	str	r3, [sp, #16]

	if (Status)
 8004c50:	b378      	cbz	r0, 8004cb2 <TXSwitch+0x72>
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 8004c52:	4d27      	ldr	r5, [pc, #156]	; (8004cf0 <TXSwitch+0xb0>)
		TransmissionEnabled = 1;
 8004c54:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 8004c56:	4c27      	ldr	r4, [pc, #156]	; (8004cf4 <TXSwitch+0xb4>)
 8004c58:	ed95 0a00 	vldr	s0, [r5]
 8004c5c:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8004c60:	4b25      	ldr	r3, [pc, #148]	; (8004cf8 <TXSwitch+0xb8>)
		if (LastTXFreq != LOfreq)
 8004c62:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 8004c66:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8004c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c6c:	d11c      	bne.n	8004ca8 <TXSwitch+0x68>
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}

		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2303      	movs	r3, #3
 8004c72:	f44f 7400 	mov.w	r4, #512	; 0x200
 8004c76:	2502      	movs	r5, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c78:	4669      	mov	r1, sp
 8004c7a:	4820      	ldr	r0, [pc, #128]	; (8004cfc <TXSwitch+0xbc>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004c80:	2300      	movs	r3, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c82:	e9cd 4500 	strd	r4, r5, [sp]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004c86:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c88:	f005 f8c8 	bl	8009e1c <HAL_GPIO_Init>

		RELAY_TX_ON;
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c92:	481b      	ldr	r0, [pc, #108]	; (8004d00 <TXSwitch+0xc0>)
 8004c94:	f005 fa02 	bl	800a09c <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c9e:	4819      	ldr	r0, [pc, #100]	; (8004d04 <TXSwitch+0xc4>)
 8004ca0:	f005 f9fc 	bl	800a09c <HAL_GPIO_WritePin>
		RELAY_TX_OFF;
		LED_YELLOW_OFF;
		TransmissionEnabled = 0;

	}
}
 8004ca4:	b007      	add	sp, #28
 8004ca6:	bd30      	pop	{r4, r5, pc}
			SetTXPLL(LOfreq);
 8004ca8:	f7ff fe92 	bl	80049d0 <SetTXPLL>
			LastTXFreq = LOfreq;
 8004cac:	682b      	ldr	r3, [r5, #0]
 8004cae:	6023      	str	r3, [r4, #0]
 8004cb0:	e7dd      	b.n	8004c6e <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004cb2:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8004ce8 <TXSwitch+0xa8>
 8004cb6:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004cb8:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cba:	4669      	mov	r1, sp
 8004cbc:	480f      	ldr	r0, [pc, #60]	; (8004cfc <TXSwitch+0xbc>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004cbe:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004cc0:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cc4:	f005 f8aa 	bl	8009e1c <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8004cc8:	4622      	mov	r2, r4
 8004cca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004cce:	480c      	ldr	r0, [pc, #48]	; (8004d00 <TXSwitch+0xc0>)
 8004cd0:	f005 f9e4 	bl	800a09c <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8004cd4:	4622      	mov	r2, r4
 8004cd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cda:	480a      	ldr	r0, [pc, #40]	; (8004d04 <TXSwitch+0xc4>)
 8004cdc:	f005 f9de 	bl	800a09c <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004ce0:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <TXSwitch+0xb8>)
 8004ce2:	701c      	strb	r4, [r3, #0]
}
 8004ce4:	b007      	add	sp, #28
 8004ce6:	bd30      	pop	{r4, r5, pc}
 8004ce8:	00000200 	.word	0x00000200
 8004cec:	00000001 	.word	0x00000001
 8004cf0:	24006128 	.word	0x24006128
 8004cf4:	24006130 	.word	0x24006130
 8004cf8:	240061b0 	.word	0x240061b0
 8004cfc:	58020800 	.word	0x58020800
 8004d00:	58020c00 	.word	0x58020c00
 8004d04:	58020400 	.word	0x58020400

08004d08 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 8004d08:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d0a:	2400      	movs	r4, #0
{
 8004d0c:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d0e:	e9cd 4400 	strd	r4, r4, [sp]
 8004d12:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004d16:	9404      	str	r4, [sp, #16]
	if (Status)
 8004d18:	b320      	cbz	r0, 8004d64 <CarrierEnable+0x5c>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8004d1a:	4622      	mov	r2, r4
 8004d1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d20:	4822      	ldr	r0, [pc, #136]	; (8004dac <CarrierEnable+0xa4>)
 8004d22:	f005 f9bb 	bl	800a09c <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8004d26:	4b22      	ldr	r3, [pc, #136]	; (8004db0 <CarrierEnable+0xa8>)
 8004d28:	4622      	mov	r2, r4
 8004d2a:	2110      	movs	r1, #16
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4821      	ldr	r0, [pc, #132]	; (8004db4 <CarrierEnable+0xac>)
 8004d30:	f003 fcbc 	bl	80086ac <HAL_DAC_SetValue>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d38:	2302      	movs	r3, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d3a:	4669      	mov	r1, sp
 8004d3c:	481e      	ldr	r0, [pc, #120]	; (8004db8 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004d3e:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d40:	e9cd 2300 	strd	r2, r3, [sp]
 8004d44:	2200      	movs	r2, #0
 8004d46:	2303      	movs	r3, #3
 8004d48:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d4c:	f005 f866 	bl	8009e1c <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 8004d50:	2201      	movs	r2, #1
 8004d52:	4b1a      	ldr	r3, [pc, #104]	; (8004dbc <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 8004d54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d58:	4819      	ldr	r0, [pc, #100]	; (8004dc0 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 8004d5a:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8004d5c:	f005 f99e 	bl	800a09c <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 8004d60:	b007      	add	sp, #28
 8004d62:	bd30      	pop	{r4, r5, pc}
 8004d64:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004d66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d6a:	4810      	ldr	r0, [pc, #64]	; (8004dac <CarrierEnable+0xa4>)
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f005 f995 	bl	800a09c <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8004d72:	462b      	mov	r3, r5
 8004d74:	462a      	mov	r2, r5
 8004d76:	2110      	movs	r1, #16
 8004d78:	480e      	ldr	r0, [pc, #56]	; (8004db4 <CarrierEnable+0xac>)
 8004d7a:	f003 fc97 	bl	80086ac <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d82:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 8004d84:	480d      	ldr	r0, [pc, #52]	; (8004dbc <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d86:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 8004d88:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d8a:	480b      	ldr	r0, [pc, #44]	; (8004db8 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d8c:	e9cd 2300 	strd	r2, r3, [sp]
 8004d90:	2300      	movs	r3, #0
 8004d92:	2202      	movs	r2, #2
 8004d94:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d98:	f005 f840 	bl	8009e1c <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8004d9c:	462a      	mov	r2, r5
 8004d9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004da2:	4807      	ldr	r0, [pc, #28]	; (8004dc0 <CarrierEnable+0xb8>)
 8004da4:	f005 f97a 	bl	800a09c <HAL_GPIO_WritePin>
}
 8004da8:	b007      	add	sp, #28
 8004daa:	bd30      	pop	{r4, r5, pc}
 8004dac:	58020c00 	.word	0x58020c00
 8004db0:	240061b4 	.word	0x240061b4
 8004db4:	2400a42c 	.word	0x2400a42c
 8004db8:	58020800 	.word	0x58020800
 8004dbc:	240061a4 	.word	0x240061a4
 8004dc0:	58020400 	.word	0x58020400

08004dc4 <Error_Handler>:
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004dc4:	4e09      	ldr	r6, [pc, #36]	; (8004dec <Error_Handler+0x28>)
{
 8004dc6:	4d0a      	ldr	r5, [pc, #40]	; (8004df0 <Error_Handler+0x2c>)
 8004dc8:	4c0a      	ldr	r4, [pc, #40]	; (8004df4 <Error_Handler+0x30>)
 8004dca:	b508      	push	{r3, lr}
 8004dcc:	6833      	ldr	r3, [r6, #0]
 8004dce:	fb05 f303 	mul.w	r3, r5, r3
 8004dd2:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8004dd6:	d200      	bcs.n	8004dda <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004dd8:	e7fe      	b.n	8004dd8 <Error_Handler+0x14>
			LED_switch();
 8004dda:	f7fd f8fb 	bl	8001fd4 <LED_switch>
 8004dde:	6833      	ldr	r3, [r6, #0]
 8004de0:	fb05 f303 	mul.w	r3, r5, r3
 8004de4:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8004de8:	d2f7      	bcs.n	8004dda <Error_Handler+0x16>
 8004dea:	e7f5      	b.n	8004dd8 <Error_Handler+0x14>
 8004dec:	2400ad08 	.word	0x2400ad08
 8004df0:	c28f5c29 	.word	0xc28f5c29
 8004df4:	051eb851 	.word	0x051eb851

08004df8 <SystemClock_Config_For_OC>:
{
 8004df8:	b530      	push	{r4, r5, lr}
 8004dfa:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004dfc:	224c      	movs	r2, #76	; 0x4c
 8004dfe:	2100      	movs	r1, #0
 8004e00:	a80a      	add	r0, sp, #40	; 0x28
 8004e02:	f00c fea3 	bl	8011b4c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004e06:	2220      	movs	r2, #32
 8004e08:	2100      	movs	r1, #0
 8004e0a:	a802      	add	r0, sp, #8
 8004e0c:	f00c fe9e 	bl	8011b4c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004e10:	22c0      	movs	r2, #192	; 0xc0
 8004e12:	2100      	movs	r1, #0
 8004e14:	a81e      	add	r0, sp, #120	; 0x78
 8004e16:	f00c fe99 	bl	8011b4c <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004e1a:	2002      	movs	r0, #2
 8004e1c:	f005 fa70 	bl	800a300 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004e20:	4a49      	ldr	r2, [pc, #292]	; (8004f48 <SystemClock_Config_For_OC+0x150>)
 8004e22:	2300      	movs	r3, #0
 8004e24:	9301      	str	r3, [sp, #4]
 8004e26:	6991      	ldr	r1, [r2, #24]
 8004e28:	4b48      	ldr	r3, [pc, #288]	; (8004f4c <SystemClock_Config_For_OC+0x154>)
 8004e2a:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8004e2e:	6191      	str	r1, [r2, #24]
 8004e30:	6991      	ldr	r1, [r2, #24]
 8004e32:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 8004e36:	9101      	str	r1, [sp, #4]
 8004e38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e3a:	f041 0101 	orr.w	r1, r1, #1
 8004e3e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8004e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	9301      	str	r3, [sp, #4]
 8004e48:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004e4a:	6993      	ldr	r3, [r2, #24]
 8004e4c:	0499      	lsls	r1, r3, #18
 8004e4e:	d5fc      	bpl.n	8004e4a <SystemClock_Config_For_OC+0x52>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004e50:	4a3f      	ldr	r2, [pc, #252]	; (8004f50 <SystemClock_Config_For_OC+0x158>)
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8004e52:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004e54:	2501      	movs	r5, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e56:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004e58:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004e5a:	f023 0303 	bic.w	r3, r3, #3
 8004e5e:	f043 0302 	orr.w	r3, r3, #2
 8004e62:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004e64:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLM = 10;
 8004e66:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004e6a:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 8004e6c:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8004e6e:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8004e70:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8004e72:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004e74:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004e78:	2300      	movs	r3, #0
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004e7a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 8004e7e:	230a      	movs	r3, #10
 8004e80:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8004e84:	4b33      	ldr	r3, [pc, #204]	; (8004f54 <SystemClock_Config_For_OC+0x15c>)
 8004e86:	4a34      	ldr	r2, [pc, #208]	; (8004f58 <SystemClock_Config_For_OC+0x160>)
 8004e88:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8004e8a:	2221      	movs	r2, #33	; 0x21
 8004e8c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004e90:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e94:	f005 fae4 	bl	800a460 <HAL_RCC_OscConfig>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d152      	bne.n	8004f42 <SystemClock_Config_For_OC+0x14a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e9c:	223f      	movs	r2, #63	; 0x3f
 8004e9e:	2303      	movs	r3, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ea4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	2308      	movs	r3, #8
 8004eac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004eb0:	2240      	movs	r2, #64	; 0x40
 8004eb2:	2340      	movs	r3, #64	; 0x40
 8004eb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004eb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ebc:	2340      	movs	r3, #64	; 0x40
 8004ebe:	e9cd 2308 	strd	r2, r3, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 8004ec2:	f005 feb3 	bl	800ac2c <HAL_RCC_ClockConfig>
 8004ec6:	2800      	cmp	r0, #0
 8004ec8:	d13b      	bne.n	8004f42 <SystemClock_Config_For_OC+0x14a>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8004eca:	4a24      	ldr	r2, [pc, #144]	; (8004f5c <SystemClock_Config_For_OC+0x164>)
 8004ecc:	2300      	movs	r3, #0
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004ece:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004ed2:	903c      	str	r0, [sp, #240]	; 0xf0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ed4:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004ed6:	9140      	str	r1, [sp, #256]	; 0x100
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8004ed8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004edc:	2204      	movs	r2, #4
 8004ede:	2326      	movs	r3, #38	; 0x26
 8004ee0:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8004ee4:	2218      	movs	r2, #24
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 8004eec:	2202      	movs	r2, #2
 8004eee:	2380      	movs	r3, #128	; 0x80
 8004ef0:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8004efc:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8004f04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004f08:	9245      	str	r2, [sp, #276]	; 0x114
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004f0a:	2205      	movs	r2, #5
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8004f0c:	9347      	str	r3, [sp, #284]	; 0x11c
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004f0e:	2380      	movs	r3, #128	; 0x80
 8004f10:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8004f14:	2202      	movs	r2, #2
 8004f16:	2308      	movs	r3, #8
 8004f18:	e9cd 232a 	strd	r2, r3, [sp, #168]	; 0xa8
 8004f1c:	2205      	movs	r2, #5
 8004f1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f22:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f26:	f006 f96d 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8004f2a:	b950      	cbnz	r0, 8004f42 <SystemClock_Config_For_OC+0x14a>
	HAL_PWREx_EnableUSBVoltageDetector();
 8004f2c:	f005 fa0c 	bl	800a348 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8004f30:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004f34:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8004f38:	4628      	mov	r0, r5
 8004f3a:	f005 fd85 	bl	800aa48 <HAL_RCC_MCOConfig>
}
 8004f3e:	b04f      	add	sp, #316	; 0x13c
 8004f40:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8004f42:	f7ff ff3f 	bl	8004dc4 <Error_Handler>
 8004f46:	bf00      	nop
 8004f48:	58024800 	.word	0x58024800
 8004f4c:	58000400 	.word	0x58000400
 8004f50:	58024400 	.word	0x58024400
 8004f54:	240072c8 	.word	0x240072c8
 8004f58:	4bbebbd3 	.word	0x4bbebbd3
 8004f5c:	000c0042 	.word	0x000c0042

08004f60 <UserInput>:
{
 8004f60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if (WSPRBeaconState == SEND_WSPR)
 8004f64:	4d5f      	ldr	r5, [pc, #380]	; (80050e4 <UserInput+0x184>)
{
 8004f66:	b08b      	sub	sp, #44	; 0x2c
	if (WSPRBeaconState == SEND_WSPR)
 8004f68:	782e      	ldrb	r6, [r5, #0]
 8004f6a:	2e02      	cmp	r6, #2
 8004f6c:	f000 8159 	beq.w	8005222 <UserInput+0x2c2>
	if (USBRXLength)
 8004f70:	4b5d      	ldr	r3, [pc, #372]	; (80050e8 <UserInput+0x188>)
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	2a00      	cmp	r2, #0
 8004f76:	d12f      	bne.n	8004fd8 <UserInput+0x78>
		result = HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
  return tud_cdc_n_connected(0);
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	f88d 300f 	strb.w	r3, [sp, #15]
 8004f80:	f009 fe54 	bl	800ec2c <tud_cdc_n_connected>
	if ( tud_cdc_connected() )
 8004f84:	2800      	cmp	r0, #0
 8004f86:	d130      	bne.n	8004fea <UserInput+0x8a>
		result = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f88d 300f 	strb.w	r3, [sp, #15]
	if (result == HAL_OK)
 8004f8e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8004f92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d03b      	beq.n	8005012 <UserInput+0xb2>
 8004f9a:	4c54      	ldr	r4, [pc, #336]	; (80050ec <UserInput+0x18c>)
	EncVal = TIM4->CNT;
 8004f9c:	4b54      	ldr	r3, [pc, #336]	; (80050f0 <UserInput+0x190>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8004f9e:	4e55      	ldr	r6, [pc, #340]	; (80050f4 <UserInput+0x194>)
	EncVal = TIM4->CNT;
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8004fa2:	8832      	ldrh	r2, [r6, #0]
	EncVal = TIM4->CNT;
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	4f54      	ldr	r7, [pc, #336]	; (80050f8 <UserInput+0x198>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8004fa8:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 8004faa:	803b      	strh	r3, [r7, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8004fac:	b201      	sxth	r1, r0
 8004fae:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 8004fb0:	2900      	cmp	r1, #0
 8004fb2:	f2c0 812d 	blt.w	8005210 <UserInput+0x2b0>
	if (DiffEncVal > 0)
 8004fb6:	f000 80a7 	beq.w	8005108 <UserInput+0x1a8>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 8004fba:	f7fc ff89 	bl	8001ed0 <FminusClicked>
	if (!DisableDisplay)
 8004fbe:	7825      	ldrb	r5, [r4, #0]
 8004fc0:	b915      	cbnz	r5, 8004fc8 <UserInput+0x68>
 8004fc2:	f7ff f8d3 	bl	800416c <DisplayStatus.part.0>
	if (!DisableDisplay)
 8004fc6:	7825      	ldrb	r5, [r4, #0]
		LastEncVal = EncVal;
 8004fc8:	883b      	ldrh	r3, [r7, #0]
 8004fca:	8033      	strh	r3, [r6, #0]
	if (!DisableDisplay)
 8004fcc:	2d00      	cmp	r5, #0
 8004fce:	f000 809f 	beq.w	8005110 <UserInput+0x1b0>
}
 8004fd2:	b00b      	add	sp, #44	; 0x2c
 8004fd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		result = HAL_OK;
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2000      	movs	r0, #0
 8004fdc:	f88d 200f 	strb.w	r2, [sp, #15]
		USBRXLength = 0;
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	f009 fe23 	bl	800ec2c <tud_cdc_n_connected>
	if ( tud_cdc_connected() )
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d0ce      	beq.n	8004f88 <UserInput+0x28>
  return tud_cdc_n_available(0);
 8004fea:	2000      	movs	r0, #0
 8004fec:	f009 fe34 	bl	800ec58 <tud_cdc_n_available>
		if ( tud_cdc_available() )
 8004ff0:	2800      	cmp	r0, #0
 8004ff2:	d0cc      	beq.n	8004f8e <UserInput+0x2e>
  return tud_cdc_n_read(0, buffer, bufsize);
 8004ff4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ff8:	4940      	ldr	r1, [pc, #256]	; (80050fc <UserInput+0x19c>)
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	f009 fe38 	bl	800ec70 <tud_cdc_n_read>
			result = HAL_OK;
 8005000:	2300      	movs	r3, #0
 8005002:	f88d 300f 	strb.w	r3, [sp, #15]
	if (result == HAL_OK)
 8005006:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800500a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1c3      	bne.n	8004f9a <UserInput+0x3a>
		switch (UartRXString[0])
 8005012:	4b3a      	ldr	r3, [pc, #232]	; (80050fc <UserInput+0x19c>)
		UartRXDataReady = RESET;
 8005014:	493a      	ldr	r1, [pc, #232]	; (8005100 <UserInput+0x1a0>)
		switch (UartRXString[0])
 8005016:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 8005018:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 800501a:	3b2b      	subs	r3, #43	; 0x2b
 800501c:	2b4c      	cmp	r3, #76	; 0x4c
 800501e:	d859      	bhi.n	80050d4 <UserInput+0x174>
 8005020:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005024:	0058016b 	.word	0x0058016b
 8005028:	0058017d 	.word	0x0058017d
 800502c:	00580058 	.word	0x00580058
 8005030:	01960192 	.word	0x01960192
 8005034:	019e019a 	.word	0x019e019a
 8005038:	01a601a2 	.word	0x01a601a2
 800503c:	01ae01aa 	.word	0x01ae01aa
 8005040:	005801b2 	.word	0x005801b2
 8005044:	00580058 	.word	0x00580058
 8005048:	00580058 	.word	0x00580058
 800504c:	00580058 	.word	0x00580058
 8005050:	01b60058 	.word	0x01b60058
 8005054:	01be01ba 	.word	0x01be01ba
 8005058:	00580058 	.word	0x00580058
 800505c:	00580058 	.word	0x00580058
 8005060:	01c20058 	.word	0x01c20058
 8005064:	01cc01c7 	.word	0x01cc01c7
 8005068:	00580058 	.word	0x00580058
 800506c:	00580058 	.word	0x00580058
 8005070:	00580058 	.word	0x00580058
 8005074:	00580058 	.word	0x00580058
 8005078:	00580058 	.word	0x00580058
 800507c:	005801d1 	.word	0x005801d1
 8005080:	030801d9 	.word	0x030801d9
 8005084:	00580058 	.word	0x00580058
 8005088:	00580058 	.word	0x00580058
 800508c:	00580058 	.word	0x00580058
 8005090:	02f30310 	.word	0x02f30310
 8005094:	005802f7 	.word	0x005802f7
 8005098:	02fb0058 	.word	0x02fb0058
 800509c:	004d02ff 	.word	0x004d02ff
 80050a0:	00580058 	.word	0x00580058
 80050a4:	01e80058 	.word	0x01e80058
 80050a8:	01ec0058 	.word	0x01ec0058
 80050ac:	00580058 	.word	0x00580058
 80050b0:	02340058 	.word	0x02340058
 80050b4:	02780274 	.word	0x02780274
 80050b8:	02d102cd 	.word	0x02d102cd
 80050bc:	0167      	.short	0x0167
			keyer_speed += 1;
 80050be:	4b11      	ldr	r3, [pc, #68]	; (8005104 <UserInput+0x1a4>)
 80050c0:	6818      	ldr	r0, [r3, #0]
 80050c2:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 80050c4:	2832      	cmp	r0, #50	; 0x32
 80050c6:	f340 82c1 	ble.w	800564c <UserInput+0x6ec>
				keyer_speed = 50;
 80050ca:	2232      	movs	r2, #50	; 0x32
 80050cc:	4610      	mov	r0, r2
 80050ce:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 80050d0:	f7fc fa0c 	bl	80014ec <loadWPM>
	if (!DisableDisplay)
 80050d4:	4c05      	ldr	r4, [pc, #20]	; (80050ec <UserInput+0x18c>)
 80050d6:	7823      	ldrb	r3, [r4, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f47f af5f 	bne.w	8004f9c <UserInput+0x3c>
 80050de:	f7ff f845 	bl	800416c <DisplayStatus.part.0>
 80050e2:	e75b      	b.n	8004f9c <UserInput+0x3c>
 80050e4:	240072c4 	.word	0x240072c4
 80050e8:	240061b8 	.word	0x240061b8
 80050ec:	24000f00 	.word	0x24000f00
 80050f0:	40000800 	.word	0x40000800
 80050f4:	2400612e 	.word	0x2400612e
 80050f8:	24000f02 	.word	0x24000f02
 80050fc:	240061c0 	.word	0x240061c0
 8005100:	240061be 	.word	0x240061be
 8005104:	2400acd4 	.word	0x2400acd4
	if (!DisableDisplay)
 8005108:	7825      	ldrb	r5, [r4, #0]
 800510a:	2d00      	cmp	r5, #0
 800510c:	f47f af61 	bne.w	8004fd2 <UserInput+0x72>
	HAL_OK != HAL_ADC_Start(&hadc3);
 8005110:	48c3      	ldr	r0, [pc, #780]	; (8005420 <UserInput+0x4c0>)
 8005112:	f002 fd07 	bl	8007b24 <HAL_ADC_Start>
	HAL_OK != HAL_ADC_PollForConversion(&hadc3, 100);
 8005116:	2164      	movs	r1, #100	; 0x64
 8005118:	48c1      	ldr	r0, [pc, #772]	; (8005420 <UserInput+0x4c0>)
 800511a:	f001 fe2b 	bl	8006d74 <HAL_ADC_PollForConversion>
	adcTempVal = HAL_ADC_GetValue(&hadc3);
 800511e:	48c0      	ldr	r0, [pc, #768]	; (8005420 <UserInput+0x4c0>)
 8005120:	f001 feb4 	bl	8006e8c <HAL_ADC_GetValue>
	HAL_OK != HAL_ADC_PollForConversion(&hadc3, 100);
 8005124:	2164      	movs	r1, #100	; 0x64
	adcTempVal = HAL_ADC_GetValue(&hadc3);
 8005126:	4607      	mov	r7, r0
	HAL_OK != HAL_ADC_PollForConversion(&hadc3, 100);
 8005128:	48bd      	ldr	r0, [pc, #756]	; (8005420 <UserInput+0x4c0>)
 800512a:	f001 fe23 	bl	8006d74 <HAL_ADC_PollForConversion>
		   adcVRefVal = HAL_ADC_GetValue(&hadc3);
 800512e:	48bc      	ldr	r0, [pc, #752]	; (8005420 <UserInput+0x4c0>)
 8005130:	f001 feac 	bl	8006e8c <HAL_ADC_GetValue>
 8005134:	4680      	mov	r8, r0
	HAL_ADC_Stop(&hadc3);
 8005136:	48ba      	ldr	r0, [pc, #744]	; (8005420 <UserInput+0x4c0>)
 8005138:	f002 fdae 	bl	8007c98 <HAL_ADC_Stop>
	HAL_OK != HAL_ADC_Start(&hadc3);
 800513c:	48b8      	ldr	r0, [pc, #736]	; (8005420 <UserInput+0x4c0>)
 800513e:	f002 fcf1 	bl	8007b24 <HAL_ADC_Start>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005142:	4ab8      	ldr	r2, [pc, #736]	; (8005424 <UserInput+0x4c4>)
 8005144:	8c13      	ldrh	r3, [r2, #32]
 8005146:	f8b2 4040 	ldrh.w	r4, [r2, #64]	; 0x40
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 800514a:	f8b2 1060 	ldrh.w	r1, [r2, #96]	; 0x60
 800514e:	f640 42e4 	movw	r2, #3300	; 0xce4
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005152:	1ae6      	subs	r6, r4, r3
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 8005154:	fb02 f101 	mul.w	r1, r2, r1
 8005158:	fbb1 f2f8 	udiv	r2, r1, r8
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800515c:	fb07 f002 	mul.w	r0, r7, r2
 8005160:	4ab1      	ldr	r2, [pc, #708]	; (8005428 <UserInput+0x4c8>)
 8005162:	0880      	lsrs	r0, r0, #2
 8005164:	fba2 2000 	umull	r2, r0, r2, r0
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005168:	4ab0      	ldr	r2, [pc, #704]	; (800542c <UserInput+0x4cc>)
 800516a:	ed92 7a00 	vldr	s14, [r2]
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800516e:	ebc3 1050 	rsb	r0, r3, r0, lsr #5
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005172:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005176:	eb00 0480 	add.w	r4, r0, r0, lsl #2
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800517a:	ed9f 0ba3 	vldr	d0, [pc, #652]	; 8005408 <UserInput+0x4a8>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800517e:	0124      	lsls	r4, r4, #4
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005180:	ee27 0b00 	vmul.f64	d0, d7, d0
 8005184:	f00f fe00 	bl	8014d88 <log10>
 8005188:	4ba9      	ldr	r3, [pc, #676]	; (8005430 <UserInput+0x4d0>)
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, Temp);
 800518a:	49aa      	ldr	r1, [pc, #680]	; (8005434 <UserInput+0x4d4>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800518c:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, Temp);
 8005190:	48a9      	ldr	r0, [pc, #676]	; (8005438 <UserInput+0x4d8>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005192:	ed9f 6b9f 	vldr	d6, [pc, #636]	; 8005410 <UserInput+0x4b0>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005196:	fb94 f4f6 	sdiv	r4, r4, r6
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800519a:	eea0 7b06 	vfma.f64	d7, d0, d6
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800519e:	341e      	adds	r4, #30
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, Temp);
 80051a0:	9400      	str	r4, [sp, #0]
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80051a2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80051a6:	ed83 7a00 	vstr	s14, [r3]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, Temp);
 80051aa:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80051ae:	ec53 2b17 	vmov	r2, r3, d7
 80051b2:	f00d faad 	bl	8012710 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 80051b6:	48a0      	ldr	r0, [pc, #640]	; (8005438 <UserInput+0x4d8>)
 80051b8:	f7fb f8f2 	bl	80003a0 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 80051bc:	499e      	ldr	r1, [pc, #632]	; (8005438 <UserInput+0x4d8>)
 80051be:	4602      	mov	r2, r0
 80051c0:	4628      	mov	r0, r5
 80051c2:	f009 fdd5 	bl	800ed70 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 80051c6:	4628      	mov	r0, r5
 80051c8:	f009 fd8e 	bl	800ece8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 80051cc:	2001      	movs	r0, #1
 80051ce:	f001 fd8d 	bl	8006cec <HAL_Delay>
		if (OVFDetected)
 80051d2:	4a9a      	ldr	r2, [pc, #616]	; (800543c <UserInput+0x4dc>)
 80051d4:	8813      	ldrh	r3, [r2, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d072      	beq.n	80052c0 <UserInput+0x360>
			OVFDetected--;
 80051da:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80051dc:	4998      	ldr	r1, [pc, #608]	; (8005440 <UserInput+0x4e0>)
 80051de:	4c96      	ldr	r4, [pc, #600]	; (8005438 <UserInput+0x4d8>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80051e0:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80051e6:	4a97      	ldr	r2, [pc, #604]	; (8005444 <UserInput+0x4e4>)
 80051e8:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80051ea:	c907      	ldmia	r1, {r0, r1, r2}
 80051ec:	c403      	stmia	r4!, {r0, r1}
 80051ee:	f824 2b02 	strh.w	r2, [r4], #2
 80051f2:	0c12      	lsrs	r2, r2, #16
 80051f4:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80051f6:	4a94      	ldr	r2, [pc, #592]	; (8005448 <UserInput+0x4e8>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80051f8:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80051fa:	6812      	ldr	r2, [r2, #0]
 80051fc:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d166      	bne.n	80052d0 <UserInput+0x370>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8005202:	6873      	ldr	r3, [r6, #4]
 8005204:	432b      	orrs	r3, r5
 8005206:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 8005208:	6853      	ldr	r3, [r2, #4]
 800520a:	432b      	orrs	r3, r5
 800520c:	6053      	str	r3, [r2, #4]
 800520e:	e05f      	b.n	80052d0 <UserInput+0x370>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 8005210:	1ad0      	subs	r0, r2, r3
 8005212:	b280      	uxth	r0, r0
 8005214:	f7fc fdda 	bl	8001dcc <FplusClicked>
	if (!DisableDisplay)
 8005218:	7825      	ldrb	r5, [r4, #0]
 800521a:	2d00      	cmp	r5, #0
 800521c:	f47f aed4 	bne.w	8004fc8 <UserInput+0x68>
 8005220:	e6cf      	b.n	8004fc2 <UserInput+0x62>
		HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 8005222:	4888      	ldr	r0, [pc, #544]	; (8005444 <UserInput+0x4e4>)
 8005224:	f002 fff6 	bl	8008214 <HAL_ADCEx_MultiModeStop_DMA>
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 8005228:	f7fe fe9e 	bl	8003f68 <SendWSPR>
		if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800522c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005230:	4986      	ldr	r1, [pc, #536]	; (800544c <UserInput+0x4ec>)
 8005232:	4884      	ldr	r0, [pc, #528]	; (8005444 <UserInput+0x4e4>)
 8005234:	f002 ff72 	bl	800811c <HAL_ADCEx_MultiModeStart_DMA>
 8005238:	4604      	mov	r4, r0
 800523a:	2800      	cmp	r0, #0
 800523c:	f040 8210 	bne.w	8005660 <UserInput+0x700>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005240:	f44f 7800 	mov.w	r8, #512	; 0x200
 8005244:	f04f 0901 	mov.w	r9, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005248:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800524a:	9606      	str	r6, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800524c:	e9cd 0007 	strd	r0, r0, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005250:	487f      	ldr	r0, [pc, #508]	; (8005450 <UserInput+0x4f0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005252:	e9cd 8904 	strd	r8, r9, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005256:	f004 fde1 	bl	8009e1c <HAL_GPIO_Init>
		RELAY_TX_OFF;
 800525a:	4622      	mov	r2, r4
 800525c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005260:	487c      	ldr	r0, [pc, #496]	; (8005454 <UserInput+0x4f4>)
 8005262:	f004 ff1b 	bl	800a09c <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8005266:	4622      	mov	r2, r4
 8005268:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800526c:	487a      	ldr	r0, [pc, #488]	; (8005458 <UserInput+0x4f8>)
 800526e:	f004 ff15 	bl	800a09c <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8005272:	4b7a      	ldr	r3, [pc, #488]	; (800545c <UserInput+0x4fc>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005274:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005278:	4876      	ldr	r0, [pc, #472]	; (8005454 <UserInput+0x4f4>)
 800527a:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 800527c:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800527e:	9408      	str	r4, [sp, #32]
 8005280:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005284:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005288:	f004 ff08 	bl	800a09c <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 800528c:	4623      	mov	r3, r4
 800528e:	4622      	mov	r2, r4
 8005290:	2110      	movs	r1, #16
 8005292:	4873      	ldr	r0, [pc, #460]	; (8005460 <UserInput+0x500>)
 8005294:	f003 fa0a 	bl	80086ac <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005298:	2202      	movs	r2, #2
 800529a:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800529c:	a904      	add	r1, sp, #16
 800529e:	486c      	ldr	r0, [pc, #432]	; (8005450 <UserInput+0x4f0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
		TXCarrierEnabled = 0;
 80052a4:	4b6f      	ldr	r3, [pc, #444]	; (8005464 <UserInput+0x504>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052a6:	e9cd 8904 	strd	r8, r9, [sp, #16]
		TXCarrierEnabled = 0;
 80052aa:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052ac:	f004 fdb6 	bl	8009e1c <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80052b0:	4622      	mov	r2, r4
 80052b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052b6:	4868      	ldr	r0, [pc, #416]	; (8005458 <UserInput+0x4f8>)
 80052b8:	f004 fef0 	bl	800a09c <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 80052bc:	702c      	strb	r4, [r5, #0]
 80052be:	e657      	b.n	8004f70 <UserInput+0x10>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 80052c0:	4a69      	ldr	r2, [pc, #420]	; (8005468 <UserInput+0x508>)
 80052c2:	4b5d      	ldr	r3, [pc, #372]	; (8005438 <UserInput+0x4d8>)
 80052c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80052c6:	0c14      	lsrs	r4, r2, #16
 80052c8:	c303      	stmia	r3!, {r0, r1}
 80052ca:	f823 2b02 	strh.w	r2, [r3], #2
 80052ce:	701c      	strb	r4, [r3, #0]
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 80052d0:	4859      	ldr	r0, [pc, #356]	; (8005438 <UserInput+0x4d8>)
 80052d2:	f7fb f865 	bl	80003a0 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 80052d6:	4958      	ldr	r1, [pc, #352]	; (8005438 <UserInput+0x4d8>)
 80052d8:	4602      	mov	r2, r0
 80052da:	2000      	movs	r0, #0
 80052dc:	f009 fd48 	bl	800ed70 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 80052e0:	2000      	movs	r0, #0
 80052e2:	f009 fd01 	bl	800ece8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 80052e6:	2001      	movs	r0, #1
}
 80052e8:	b00b      	add	sp, #44	; 0x2c
 80052ea:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(1);
 80052ee:	f001 bcfd 	b.w	8006cec <HAL_Delay>
			SetBW((Bwidth)Wide);  break;
 80052f2:	2001      	movs	r0, #1
 80052f4:	f7fc fbc4 	bl	8001a80 <SetBW>
 80052f8:	e6ec      	b.n	80050d4 <UserInput+0x174>
			RXVolume += 0.1;
 80052fa:	4b5c      	ldr	r3, [pc, #368]	; (800546c <UserInput+0x50c>)
			if (RXVolume > 1.0)
 80052fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			RXVolume += 0.1;
 8005300:	ed93 7a00 	vldr	s14, [r3]
 8005304:	ed9f 5b44 	vldr	d5, [pc, #272]	; 8005418 <UserInput+0x4b8>
 8005308:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800530c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8005310:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005314:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 8005318:	edc3 7a00 	vstr	s15, [r3]
 800531c:	e6da      	b.n	80050d4 <UserInput+0x174>
			RXVolume -= 0.1;
 800531e:	4b53      	ldr	r3, [pc, #332]	; (800546c <UserInput+0x50c>)
			if (RXVolume < 0)
 8005320:	2200      	movs	r2, #0
			RXVolume -= 0.1;
 8005322:	ed93 7a00 	vldr	s14, [r3]
 8005326:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8005418 <UserInput+0x4b8>
 800532a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800532e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005332:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (RXVolume < 0)
 8005336:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800533a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			RXVolume -= 0.1;
 800533e:	bf54      	ite	pl
 8005340:	ed83 7a00 	vstrpl	s14, [r3]
				RXVolume = 0;
 8005344:	601a      	strmi	r2, [r3, #0]
 8005346:	e6c5      	b.n	80050d4 <UserInput+0x174>
			FminusClicked(1); break; //change to 2 for step equal to selection
 8005348:	2001      	movs	r0, #1
 800534a:	f7fc fdc1 	bl	8001ed0 <FminusClicked>
 800534e:	e6c1      	b.n	80050d4 <UserInput+0x174>
			FplusClicked(1); break;  //change to 2 for step equal to selection
 8005350:	2001      	movs	r0, #1
 8005352:	f7fc fd3b 	bl	8001dcc <FplusClicked>
 8005356:	e6bd      	b.n	80050d4 <UserInput+0x174>
			SetFstep(5);  break;
 8005358:	2005      	movs	r0, #5
 800535a:	f7fc fd15 	bl	8001d88 <SetFstep>
 800535e:	e6b9      	b.n	80050d4 <UserInput+0x174>
			SetFstep(4);  break;
 8005360:	2004      	movs	r0, #4
 8005362:	f7fc fd11 	bl	8001d88 <SetFstep>
 8005366:	e6b5      	b.n	80050d4 <UserInput+0x174>
			SetFstep(3);  break;
 8005368:	2003      	movs	r0, #3
 800536a:	f7fc fd0d 	bl	8001d88 <SetFstep>
 800536e:	e6b1      	b.n	80050d4 <UserInput+0x174>
			SetFstep(2);  break;
 8005370:	2002      	movs	r0, #2
 8005372:	f7fc fd09 	bl	8001d88 <SetFstep>
 8005376:	e6ad      	b.n	80050d4 <UserInput+0x174>
			SetFstep(1); break;
 8005378:	2001      	movs	r0, #1
 800537a:	f7fc fd05 	bl	8001d88 <SetFstep>
 800537e:	e6a9      	b.n	80050d4 <UserInput+0x174>
			SetFstep(0); break;
 8005380:	2000      	movs	r0, #0
 8005382:	f7fc fd01 	bl	8001d88 <SetFstep>
 8005386:	e6a5      	b.n	80050d4 <UserInput+0x174>
			SetFstep(9); break;
 8005388:	2009      	movs	r0, #9
 800538a:	f7fc fcfd 	bl	8001d88 <SetFstep>
 800538e:	e6a1      	b.n	80050d4 <UserInput+0x174>
			DisableDisplay = 1; break;
 8005390:	4c37      	ldr	r4, [pc, #220]	; (8005470 <UserInput+0x510>)
 8005392:	2301      	movs	r3, #1
 8005394:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8005396:	e601      	b.n	8004f9c <UserInput+0x3c>
			SendCWMessage(0); break;
 8005398:	2000      	movs	r0, #0
 800539a:	f7fc fb31 	bl	8001a00 <SendCWMessage>
 800539e:	e699      	b.n	80050d4 <UserInput+0x174>
			SendCWMessage(1); break;
 80053a0:	2001      	movs	r0, #1
 80053a2:	f7fc fb2d 	bl	8001a00 <SendCWMessage>
 80053a6:	e695      	b.n	80050d4 <UserInput+0x174>
			TxPowerOut = LOW_POWER_OUT;
 80053a8:	4b32      	ldr	r3, [pc, #200]	; (8005474 <UserInput+0x514>)
 80053aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053ae:	601a      	str	r2, [r3, #0]
			break;
 80053b0:	e690      	b.n	80050d4 <UserInput+0x174>
			TxPowerOut = MID_POWER_OUT;
 80053b2:	4b30      	ldr	r3, [pc, #192]	; (8005474 <UserInput+0x514>)
 80053b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053b8:	601a      	str	r2, [r3, #0]
			break;
 80053ba:	e68b      	b.n	80050d4 <UserInput+0x174>
			TxPowerOut = MAX_POWER_OUT;
 80053bc:	4b2d      	ldr	r3, [pc, #180]	; (8005474 <UserInput+0x514>)
 80053be:	f640 72ff 	movw	r2, #4095	; 0xfff
 80053c2:	601a      	str	r2, [r3, #0]
			break;
 80053c4:	e686      	b.n	80050d4 <UserInput+0x174>
			if (ShowWF)
 80053c6:	4b2c      	ldr	r3, [pc, #176]	; (8005478 <UserInput+0x518>)
 80053c8:	781a      	ldrb	r2, [r3, #0]
 80053ca:	2a00      	cmp	r2, #0
 80053cc:	f000 8140 	beq.w	8005650 <UserInput+0x6f0>
				ShowWF=0;
 80053d0:	2200      	movs	r2, #0
 80053d2:	701a      	strb	r2, [r3, #0]
 80053d4:	e67e      	b.n	80050d4 <UserInput+0x174>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 80053d6:	4b29      	ldr	r3, [pc, #164]	; (800547c <UserInput+0x51c>)
 80053d8:	4929      	ldr	r1, [pc, #164]	; (8005480 <UserInput+0x520>)
 80053da:	ed93 0a00 	vldr	s0, [r3]
 80053de:	4829      	ldr	r0, [pc, #164]	; (8005484 <UserInput+0x524>)
 80053e0:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80053e4:	f7ff f988 	bl	80046f8 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 80053e8:	4b27      	ldr	r3, [pc, #156]	; (8005488 <UserInput+0x528>)
 80053ea:	2201      	movs	r2, #1
 80053ec:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 80053ee:	f7fe fdbb 	bl	8003f68 <SendWSPR>
			break;
 80053f2:	e66f      	b.n	80050d4 <UserInput+0x174>
			SetMode((Mode)LSB); break;
 80053f4:	2001      	movs	r0, #1
 80053f6:	f7fc fc89 	bl	8001d0c <SetMode>
 80053fa:	e66b      	b.n	80050d4 <UserInput+0x174>
			SetBW((Bwidth)Narrow);  break;
 80053fc:	2000      	movs	r0, #0
 80053fe:	f7fc fb3f 	bl	8001a80 <SetBW>
 8005402:	e667      	b.n	80050d4 <UserInput+0x174>
 8005404:	f3af 8000 	nop.w
 8005408:	00000000 	.word	0x00000000
 800540c:	409f4000 	.word	0x409f4000
 8005410:	9916f6a6 	.word	0x9916f6a6
 8005414:	400a93fc 	.word	0x400a93fc
 8005418:	9999999a 	.word	0x9999999a
 800541c:	3fb99999 	.word	0x3fb99999
 8005420:	2400a3c4 	.word	0x2400a3c4
 8005424:	1ff1e800 	.word	0x1ff1e800
 8005428:	09ee009f 	.word	0x09ee009f
 800542c:	24006140 	.word	0x24006140
 8005430:	2400614c 	.word	0x2400614c
 8005434:	0801cdf4 	.word	0x0801cdf4
 8005438:	240062c0 	.word	0x240062c0
 800543c:	2400613e 	.word	0x2400613e
 8005440:	0801ce14 	.word	0x0801ce14
 8005444:	2400a2fc 	.word	0x2400a2fc
 8005448:	2400a360 	.word	0x2400a360
 800544c:	240072e0 	.word	0x240072e0
 8005450:	58020800 	.word	0x58020800
 8005454:	58020c00 	.word	0x58020c00
 8005458:	58020400 	.word	0x58020400
 800545c:	240061b0 	.word	0x240061b0
 8005460:	2400a42c 	.word	0x2400a42c
 8005464:	240061a4 	.word	0x240061a4
 8005468:	0801ce20 	.word	0x0801ce20
 800546c:	24006148 	.word	0x24006148
 8005470:	24000f00 	.word	0x24000f00
 8005474:	240061b4 	.word	0x240061b4
 8005478:	24006170 	.word	0x24006170
 800547c:	24006128 	.word	0x24006128
 8005480:	24005108 	.word	0x24005108
 8005484:	240050fc 	.word	0x240050fc
 8005488:	240061b1 	.word	0x240061b1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800548c:	2400      	movs	r4, #0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800548e:	2302      	movs	r3, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005490:	f44f 7600 	mov.w	r6, #512	; 0x200
 8005494:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005496:	a904      	add	r1, sp, #16
 8005498:	4872      	ldr	r0, [pc, #456]	; (8005664 <UserInput+0x704>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800549a:	9306      	str	r3, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800549c:	e9cd 4407 	strd	r4, r4, [sp, #28]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054a0:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054a4:	f004 fcba 	bl	8009e1c <HAL_GPIO_Init>
		RELAY_TX_OFF;
 80054a8:	4622      	mov	r2, r4
 80054aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80054ae:	486e      	ldr	r0, [pc, #440]	; (8005668 <UserInput+0x708>)
 80054b0:	f004 fdf4 	bl	800a09c <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 80054b4:	4622      	mov	r2, r4
 80054b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054ba:	486c      	ldr	r0, [pc, #432]	; (800566c <UserInput+0x70c>)
 80054bc:	f004 fdee 	bl	800a09c <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 80054c0:	4b6b      	ldr	r3, [pc, #428]	; (8005670 <UserInput+0x710>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80054c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054c6:	4868      	ldr	r0, [pc, #416]	; (8005668 <UserInput+0x708>)
 80054c8:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 80054ca:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054cc:	9408      	str	r4, [sp, #32]
 80054ce:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80054d2:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80054d6:	f004 fde1 	bl	800a09c <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 80054da:	4623      	mov	r3, r4
 80054dc:	4622      	mov	r2, r4
 80054de:	2110      	movs	r1, #16
 80054e0:	4864      	ldr	r0, [pc, #400]	; (8005674 <UserInput+0x714>)
 80054e2:	f003 f8e3 	bl	80086ac <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054e6:	2202      	movs	r2, #2
 80054e8:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054ea:	a904      	add	r1, sp, #16
 80054ec:	485d      	ldr	r0, [pc, #372]	; (8005664 <UserInput+0x704>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
		TXCarrierEnabled = 0;
 80054f2:	4b61      	ldr	r3, [pc, #388]	; (8005678 <UserInput+0x718>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054f4:	e9cd 6704 	strd	r6, r7, [sp, #16]
		TXCarrierEnabled = 0;
 80054f8:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054fa:	f004 fc8f 	bl	8009e1c <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80054fe:	4622      	mov	r2, r4
 8005500:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005504:	4859      	ldr	r0, [pc, #356]	; (800566c <UserInput+0x70c>)
 8005506:	f004 fdc9 	bl	800a09c <HAL_GPIO_WritePin>
}
 800550a:	e5e3      	b.n	80050d4 <UserInput+0x174>
			SetAGC((Agctype)Slow);  break;
 800550c:	2001      	movs	r0, #1
 800550e:	f7fc fb09 	bl	8001b24 <SetAGC>
 8005512:	e5df      	b.n	80050d4 <UserInput+0x174>
		if (LastTXFreq != LOfreq)
 8005514:	4d59      	ldr	r5, [pc, #356]	; (800567c <UserInput+0x71c>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005516:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8005518:	4c59      	ldr	r4, [pc, #356]	; (8005680 <UserInput+0x720>)
		TransmissionEnabled = 1;
 800551a:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 800551c:	ed95 0a00 	vldr	s0, [r5]
 8005520:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8005524:	4a52      	ldr	r2, [pc, #328]	; (8005670 <UserInput+0x710>)
		if (LastTXFreq != LOfreq)
 8005526:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800552a:	9308      	str	r3, [sp, #32]
		TransmissionEnabled = 1;
 800552c:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 800552e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005532:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005536:	e9cd 3306 	strd	r3, r3, [sp, #24]
		if (LastTXFreq != LOfreq)
 800553a:	f040 808c 	bne.w	8005656 <UserInput+0x6f6>
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800553e:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005540:	f44f 7800 	mov.w	r8, #512	; 0x200
 8005544:	f04f 0902 	mov.w	r9, #2
 8005548:	2600      	movs	r6, #0
 800554a:	2703      	movs	r7, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800554c:	a904      	add	r1, sp, #16
 800554e:	4845      	ldr	r0, [pc, #276]	; (8005664 <UserInput+0x704>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005550:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005552:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8005556:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800555a:	f004 fc5f 	bl	8009e1c <HAL_GPIO_Init>
		RELAY_TX_ON;
 800555e:	2201      	movs	r2, #1
 8005560:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005564:	4840      	ldr	r0, [pc, #256]	; (8005668 <UserInput+0x708>)
 8005566:	f004 fd99 	bl	800a09c <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 800556a:	2201      	movs	r2, #1
 800556c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005570:	483e      	ldr	r0, [pc, #248]	; (800566c <UserInput+0x70c>)
 8005572:	f004 fd93 	bl	800a09c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005576:	4622      	mov	r2, r4
 8005578:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800557c:	483a      	ldr	r0, [pc, #232]	; (8005668 <UserInput+0x708>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800557e:	9408      	str	r4, [sp, #32]
 8005580:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005584:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005588:	f004 fd88 	bl	800a09c <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 800558c:	4b3d      	ldr	r3, [pc, #244]	; (8005684 <UserInput+0x724>)
 800558e:	4622      	mov	r2, r4
 8005590:	2110      	movs	r1, #16
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4837      	ldr	r0, [pc, #220]	; (8005674 <UserInput+0x714>)
 8005596:	f003 f889 	bl	80086ac <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800559a:	a904      	add	r1, sp, #16
 800559c:	4831      	ldr	r0, [pc, #196]	; (8005664 <UserInput+0x704>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800559e:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80055a0:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80055a4:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055a8:	f004 fc38 	bl	8009e1c <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 80055ac:	2201      	movs	r2, #1
 80055ae:	4b32      	ldr	r3, [pc, #200]	; (8005678 <UserInput+0x718>)
		LED_GREEN_ON;
 80055b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80055b4:	482d      	ldr	r0, [pc, #180]	; (800566c <UserInput+0x70c>)
		TXCarrierEnabled = 1;
 80055b6:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 80055b8:	f004 fd70 	bl	800a09c <HAL_GPIO_WritePin>
}
 80055bc:	e58a      	b.n	80050d4 <UserInput+0x174>
			SetMode((Mode)USB); break;
 80055be:	2002      	movs	r0, #2
 80055c0:	f7fc fba4 	bl	8001d0c <SetMode>
 80055c4:	e586      	b.n	80050d4 <UserInput+0x174>
	__HAL_RCC_PLL2FRACN_DISABLE();
 80055c6:	4a30      	ldr	r2, [pc, #192]	; (8005688 <UserInput+0x728>)
	for (i=0; i< 50; i++)
 80055c8:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 80055ca:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80055cc:	f023 0310 	bic.w	r3, r3, #16
 80055d0:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 80055d2:	9104      	str	r1, [sp, #16]
 80055d4:	9b04      	ldr	r3, [sp, #16]
 80055d6:	2b31      	cmp	r3, #49	; 0x31
 80055d8:	d80b      	bhi.n	80055f2 <UserInput+0x692>
		i++;
 80055da:	9b04      	ldr	r3, [sp, #16]
 80055dc:	3301      	adds	r3, #1
 80055de:	9304      	str	r3, [sp, #16]
		i--;
 80055e0:	9b04      	ldr	r3, [sp, #16]
 80055e2:	3b01      	subs	r3, #1
 80055e4:	9304      	str	r3, [sp, #16]
	for (i=0; i< 50; i++)
 80055e6:	9b04      	ldr	r3, [sp, #16]
 80055e8:	3301      	adds	r3, #1
 80055ea:	9304      	str	r3, [sp, #16]
 80055ec:	9b04      	ldr	r3, [sp, #16]
 80055ee:	2b31      	cmp	r3, #49	; 0x31
 80055f0:	d9f3      	bls.n	80055da <UserInput+0x67a>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 80055f2:	4a25      	ldr	r2, [pc, #148]	; (8005688 <UserInput+0x728>)
 80055f4:	4b25      	ldr	r3, [pc, #148]	; (800568c <UserInput+0x72c>)
 80055f6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80055f8:	400b      	ands	r3, r1
 80055fa:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80055fe:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8005600:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005602:	f043 0310 	orr.w	r3, r3, #16
 8005606:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8005608:	e564      	b.n	80050d4 <UserInput+0x174>
			DisableDisplay = 0; break;
 800560a:	4c21      	ldr	r4, [pc, #132]	; (8005690 <UserInput+0x730>)
 800560c:	2300      	movs	r3, #0
 800560e:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8005610:	e565      	b.n	80050de <UserInput+0x17e>
			SetMode((Mode)CW); break;
 8005612:	2003      	movs	r0, #3
 8005614:	f7fc fb7a 	bl	8001d0c <SetMode>
 8005618:	e55c      	b.n	80050d4 <UserInput+0x174>
			SetAGC((Agctype)Fast);  break;
 800561a:	2000      	movs	r0, #0
 800561c:	f7fc fa82 	bl	8001b24 <SetAGC>
 8005620:	e558      	b.n	80050d4 <UserInput+0x174>
			keyer_speed -= 1;
 8005622:	4b1c      	ldr	r3, [pc, #112]	; (8005694 <UserInput+0x734>)
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 8005628:	2802      	cmp	r0, #2
 800562a:	dc0f      	bgt.n	800564c <UserInput+0x6ec>
				keyer_speed = 3;
 800562c:	2203      	movs	r2, #3
 800562e:	4610      	mov	r0, r2
 8005630:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8005632:	e54d      	b.n	80050d0 <UserInput+0x170>
			uwTick = SystemSeconds = SystemMinutes = 0;
 8005634:	2300      	movs	r3, #0
 8005636:	4818      	ldr	r0, [pc, #96]	; (8005698 <UserInput+0x738>)
 8005638:	4918      	ldr	r1, [pc, #96]	; (800569c <UserInput+0x73c>)
 800563a:	4a19      	ldr	r2, [pc, #100]	; (80056a0 <UserInput+0x740>)
 800563c:	6003      	str	r3, [r0, #0]
 800563e:	600b      	str	r3, [r1, #0]
 8005640:	6013      	str	r3, [r2, #0]
			break;
 8005642:	e547      	b.n	80050d4 <UserInput+0x174>
			SetMode((Mode)AM); break;
 8005644:	2000      	movs	r0, #0
 8005646:	f7fc fb61 	bl	8001d0c <SetMode>
 800564a:	e543      	b.n	80050d4 <UserInput+0x174>
			keyer_speed += 1;
 800564c:	6018      	str	r0, [r3, #0]
 800564e:	e53f      	b.n	80050d0 <UserInput+0x170>
				ShowWF=1;
 8005650:	2201      	movs	r2, #1
 8005652:	701a      	strb	r2, [r3, #0]
 8005654:	e53e      	b.n	80050d4 <UserInput+0x174>
			SetTXPLL(LOfreq);
 8005656:	f7ff f9bb 	bl	80049d0 <SetTXPLL>
			LastTXFreq = LOfreq;
 800565a:	682b      	ldr	r3, [r5, #0]
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	e76e      	b.n	800553e <UserInput+0x5de>
			Error_Handler();
 8005660:	f7ff fbb0 	bl	8004dc4 <Error_Handler>
 8005664:	58020800 	.word	0x58020800
 8005668:	58020c00 	.word	0x58020c00
 800566c:	58020400 	.word	0x58020400
 8005670:	240061b0 	.word	0x240061b0
 8005674:	2400a42c 	.word	0x2400a42c
 8005678:	240061a4 	.word	0x240061a4
 800567c:	24006128 	.word	0x24006128
 8005680:	24006130 	.word	0x24006130
 8005684:	240061b4 	.word	0x240061b4
 8005688:	58024400 	.word	0x58024400
 800568c:	ffff0007 	.word	0xffff0007
 8005690:	24000f00 	.word	0x24000f00
 8005694:	2400acd4 	.word	0x2400acd4
 8005698:	2400619c 	.word	0x2400619c
 800569c:	240061a0 	.word	0x240061a0
 80056a0:	2400c4fc 	.word	0x2400c4fc

080056a4 <MX_TIM6_Init_Custom_Rate>:
{
 80056a4:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056a6:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 80056a8:	4c0f      	ldr	r4, [pc, #60]	; (80056e8 <MX_TIM6_Init_Custom_Rate+0x44>)
 80056aa:	4810      	ldr	r0, [pc, #64]	; (80056ec <MX_TIM6_Init_Custom_Rate+0x48>)
{
 80056ac:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 80056ae:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80056b2:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056b4:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80056b6:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 80056b8:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80056bc:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 80056be:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80056c6:	f006 ff77 	bl	800c5b8 <HAL_TIM_Base_Init>
 80056ca:	b950      	cbnz	r0, 80056e2 <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80056cc:	4603      	mov	r3, r0
 80056ce:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80056d0:	a901      	add	r1, sp, #4
 80056d2:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056d4:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80056d6:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80056d8:	f007 fd3e 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 80056dc:	b908      	cbnz	r0, 80056e2 <MX_TIM6_Init_Custom_Rate+0x3e>
}
 80056de:	b004      	add	sp, #16
 80056e0:	bd10      	pop	{r4, pc}
		Error_Handler();
 80056e2:	f7ff fb6f 	bl	8004dc4 <Error_Handler>
 80056e6:	bf00      	nop
 80056e8:	2400aba4 	.word	0x2400aba4
 80056ec:	40001000 	.word	0x40001000

080056f0 <main>:
{
 80056f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f4:	ed2d 8b0a 	vpush	{d8-d12}
 80056f8:	b0e1      	sub	sp, #388	; 0x184
	HAL_Init();
 80056fa:	f001 fab5 	bl	8006c68 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80056fe:	4ad4      	ldr	r2, [pc, #848]	; (8005a50 <main+0x360>)
 8005700:	6953      	ldr	r3, [r2, #20]
 8005702:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8005706:	d111      	bne.n	800572c <main+0x3c>
  __ASM volatile ("dsb 0xF":::"memory");
 8005708:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800570c:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8005710:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8005714:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005718:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800571c:	6953      	ldr	r3, [r2, #20]
 800571e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005722:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8005724:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005728:	f3bf 8f6f 	isb	sy
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800572c:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800572e:	4dc9      	ldr	r5, [pc, #804]	; (8005a54 <main+0x364>)
	SystemClock_Config_For_OC();
 8005730:	f7ff fb62 	bl	8004df8 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 8005734:	2014      	movs	r0, #20
 8005736:	f001 fad9 	bl	8006cec <HAL_Delay>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800573a:	945a      	str	r4, [sp, #360]	; 0x168
	HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 800573c:	4622      	mov	r2, r4
 800573e:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8005742:	48c5      	ldr	r0, [pc, #788]	; (8005a58 <main+0x368>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005744:	2601      	movs	r6, #1
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005746:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800574a:	f04f 0a08 	mov.w	sl, #8
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800574e:	f04f 0904 	mov.w	r9, #4
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005752:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005756:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
 800575a:	e9cd 4458 	strd	r4, r4, [sp, #352]	; 0x160
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800575e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005762:	f043 0304 	orr.w	r3, r3, #4
 8005766:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800576a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	9305      	str	r3, [sp, #20]
 8005774:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8005776:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800577a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800577e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005782:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800578a:	9306      	str	r3, [sp, #24]
 800578c:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800578e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005792:	f043 0301 	orr.w	r3, r3, #1
 8005796:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800579a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	9307      	str	r3, [sp, #28]
 80057a4:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80057a6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057aa:	f043 0302 	orr.w	r3, r3, #2
 80057ae:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80057b2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	9308      	str	r3, [sp, #32]
 80057bc:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80057be:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057c2:	f043 0308 	orr.w	r3, r3, #8
 80057c6:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80057ca:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057ce:	f003 0308 	and.w	r3, r3, #8
 80057d2:	9309      	str	r3, [sp, #36]	; 0x24
 80057d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 80057d6:	f004 fc61 	bl	800a09c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 80057da:	4622      	mov	r2, r4
 80057dc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80057e0:	489e      	ldr	r0, [pc, #632]	; (8005a5c <main+0x36c>)
 80057e2:	f004 fc5b 	bl	800a09c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 80057e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057ea:	2300      	movs	r3, #0
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 80057ec:	a956      	add	r1, sp, #344	; 0x158
 80057ee:	489c      	ldr	r0, [pc, #624]	; (8005a60 <main+0x370>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057f0:	9658      	str	r6, [sp, #352]	; 0x160
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 80057f2:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 80057f6:	f004 fb11 	bl	8009e1c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = SwInt1_Pin;
 80057fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80057fe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005802:	a956      	add	r1, sp, #344	; 0x158
 8005804:	4896      	ldr	r0, [pc, #600]	; (8005a60 <main+0x370>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005806:	9658      	str	r6, [sp, #352]	; 0x160
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8005808:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 800580c:	f004 fb06 	bl	8009e1c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005810:	22c0      	movs	r2, #192	; 0xc0
 8005812:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005814:	a956      	add	r1, sp, #344	; 0x158
 8005816:	4893      	ldr	r0, [pc, #588]	; (8005a64 <main+0x374>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005818:	9658      	str	r6, [sp, #352]	; 0x160
	GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 800581a:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800581e:	f004 fafd 	bl	8009e1c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005822:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8005826:	2301      	movs	r3, #1
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005828:	a956      	add	r1, sp, #344	; 0x158
 800582a:	488b      	ldr	r0, [pc, #556]	; (8005a58 <main+0x368>)
	GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 800582c:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
 8005830:	2200      	movs	r2, #0
 8005832:	2300      	movs	r3, #0
 8005834:	e9cd 2358 	strd	r2, r3, [sp, #352]	; 0x160
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005838:	f004 faf0 	bl	8009e1c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 800583c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8005840:	2301      	movs	r3, #1
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005842:	a956      	add	r1, sp, #344	; 0x158
 8005844:	4885      	ldr	r0, [pc, #532]	; (8005a5c <main+0x36c>)
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005846:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
 800584a:	2202      	movs	r2, #2
 800584c:	2300      	movs	r3, #0
 800584e:	e9cd 2358 	strd	r2, r3, [sp, #352]	; 0x160
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005852:	f004 fae3 	bl	8009e1c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 8005856:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800585a:	2300      	movs	r3, #0
	HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800585c:	a956      	add	r1, sp, #344	; 0x158
 800585e:	487f      	ldr	r0, [pc, #508]	; (8005a5c <main+0x36c>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005860:	9658      	str	r6, [sp, #352]	; 0x160
	GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 8005862:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
	HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005866:	f004 fad9 	bl	8009e1c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800586a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800586e:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005870:	a956      	add	r1, sp, #344	; 0x158
 8005872:	487b      	ldr	r0, [pc, #492]	; (8005a60 <main+0x370>)
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005874:	945a      	str	r4, [sp, #360]	; 0x168
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005876:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
 800587a:	2303      	movs	r3, #3
 800587c:	2200      	movs	r2, #0
 800587e:	e9cd 2358 	strd	r2, r3, [sp, #352]	; 0x160
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005882:	f004 facb 	bl	8009e1c <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8005886:	4622      	mov	r2, r4
 8005888:	2104      	movs	r1, #4
 800588a:	2028      	movs	r0, #40	; 0x28
 800588c:	f002 fdd6 	bl	800843c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005890:	2028      	movs	r0, #40	; 0x28
 8005892:	f002 fe11 	bl	80084b8 <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005896:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800589a:	4622      	mov	r2, r4
 800589c:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 800589e:	4333      	orrs	r3, r6
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80058a0:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 80058a2:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 80058a6:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
	hadc1.Instance = ADC1;
 80058aa:	4d6f      	ldr	r5, [pc, #444]	; (8005a68 <main+0x378>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 80058ac:	4033      	ands	r3, r6
 80058ae:	9304      	str	r3, [sp, #16]
 80058b0:	9b04      	ldr	r3, [sp, #16]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80058b2:	f002 fdc3 	bl	800843c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80058b6:	200b      	movs	r0, #11
 80058b8:	f002 fdfe 	bl	80084b8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80058bc:	4622      	mov	r2, r4
 80058be:	2102      	movs	r1, #2
 80058c0:	200c      	movs	r0, #12
 80058c2:	f002 fdbb 	bl	800843c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80058c6:	200c      	movs	r0, #12
 80058c8:	f002 fdf6 	bl	80084b8 <HAL_NVIC_EnableIRQ>
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80058cc:	4b67      	ldr	r3, [pc, #412]	; (8005a6c <main+0x37c>)
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80058ce:	942e      	str	r4, [sp, #184]	; 0xb8
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80058d0:	4628      	mov	r0, r5
	ADC_ChannelConfTypeDef sConfig = {0};
 80058d2:	9444      	str	r4, [sp, #272]	; 0x110
	ADC_MultiModeTypeDef multimode = {0};
 80058d4:	940c      	str	r4, [sp, #48]	; 0x30
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80058d6:	9433      	str	r4, [sp, #204]	; 0xcc
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80058d8:	60ec      	str	r4, [r5, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80058da:	772c      	strb	r4, [r5, #28]
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80058dc:	636c      	str	r4, [r5, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 80058de:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
	hadc1.Init.NbrOfConversion = 1;
 80058e2:	61ae      	str	r6, [r5, #24]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80058e4:	f8c5 a008 	str.w	sl, [r5, #8]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80058e8:	f8c5 9010 	str.w	r9, [r5, #16]
	ADC_MultiModeTypeDef multimode = {0};
 80058ec:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80058f0:	e9cd 442f 	strd	r4, r4, [sp, #188]	; 0xbc
 80058f4:	e9cd 4431 	strd	r4, r4, [sp, #196]	; 0xc4
	ADC_ChannelConfTypeDef sConfig = {0};
 80058f8:	e9cd 4445 	strd	r4, r4, [sp, #276]	; 0x114
 80058fc:	e9cd 4447 	strd	r4, r4, [sp, #284]	; 0x11c
 8005900:	e9cd 4449 	strd	r4, r4, [sp, #292]	; 0x124
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005904:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8005908:	f44f 7480 	mov.w	r4, #256	; 0x100
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800590c:	e9c5 3b00 	strd	r3, fp, [r5]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005910:	2303      	movs	r3, #3
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8005912:	82ac      	strh	r4, [r5, #20]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005914:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005918:	f002 faa0 	bl	8007e5c <HAL_ADC_Init>
 800591c:	2800      	cmp	r0, #0
 800591e:	f040 845b 	bne.w	80061d8 <main+0xae8>
	multimode.Mode = ADC_DUALMODE_INTERL;
 8005922:	2207      	movs	r2, #7
 8005924:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005928:	a90a      	add	r1, sp, #40	; 0x28
 800592a:	4628      	mov	r0, r5
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 800592c:	940c      	str	r4, [sp, #48]	; 0x30
	multimode.Mode = ADC_DUALMODE_INTERL;
 800592e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005932:	f002 fd09 	bl	8008348 <HAL_ADCEx_MultiModeConfigChannel>
 8005936:	2800      	cmp	r0, #0
 8005938:	f040 844e 	bne.w	80061d8 <main+0xae8>
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 800593c:	4b4c      	ldr	r3, [pc, #304]	; (8005a70 <main+0x380>)
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800593e:	a92e      	add	r1, sp, #184	; 0xb8
 8005940:	4628      	mov	r0, r5
	AnalogWDGConfig.ITMode = ENABLE;
 8005942:	f88d 60c4 	strb.w	r6, [sp, #196]	; 0xc4
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005946:	9330      	str	r3, [sp, #192]	; 0xc0
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8005948:	ed9f cb37 	vldr	d12, [pc, #220]	; 8005a28 <main+0x338>
	AnalogWDGConfig.HighThreshold = 4094;
 800594c:	ed9f bb38 	vldr	d11, [pc, #224]	; 8005a30 <main+0x340>
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8005950:	ed8d cb2e 	vstr	d12, [sp, #184]	; 0xb8
	AnalogWDGConfig.HighThreshold = 4094;
 8005954:	ed8d bb32 	vstr	d11, [sp, #200]	; 0xc8
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8005958:	f001 fe58 	bl	800760c <HAL_ADC_AnalogWDGConfig>
 800595c:	2800      	cmp	r0, #0
 800595e:	f040 843b 	bne.w	80061d8 <main+0xae8>
	sConfig.OffsetSignedSaturation = DISABLE;
 8005962:	f88d 0129 	strb.w	r0, [sp, #297]	; 0x129
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005966:	a944      	add	r1, sp, #272	; 0x110
 8005968:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 800596a:	ed9f ab33 	vldr	d10, [pc, #204]	; 8005a38 <main+0x348>
 800596e:	ed9f 9b34 	vldr	d9, [pc, #208]	; 8005a40 <main+0x350>
 8005972:	ed9f 8b35 	vldr	d8, [pc, #212]	; 8005a48 <main+0x358>
 8005976:	ed8d ab44 	vstr	d10, [sp, #272]	; 0x110
 800597a:	ed8d 9b46 	vstr	d9, [sp, #280]	; 0x118
 800597e:	ed8d 8b48 	vstr	d8, [sp, #288]	; 0x120
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005982:	f001 fc13 	bl	80071ac <HAL_ADC_ConfigChannel>
 8005986:	2800      	cmp	r0, #0
 8005988:	f040 8426 	bne.w	80061d8 <main+0xae8>
	hadc2.Instance = ADC2;
 800598c:	4f39      	ldr	r7, [pc, #228]	; (8005a74 <main+0x384>)
 800598e:	4a3a      	ldr	r2, [pc, #232]	; (8005a78 <main+0x388>)
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005990:	9028      	str	r0, [sp, #160]	; 0xa0
	ADC_ChannelConfTypeDef sConfig = {0};
 8005992:	903c      	str	r0, [sp, #240]	; 0xf0
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005994:	902d      	str	r0, [sp, #180]	; 0xb4
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005996:	60f8      	str	r0, [r7, #12]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005998:	7738      	strb	r0, [r7, #28]
	hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800599a:	62f8      	str	r0, [r7, #44]	; 0x2c
	hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800599c:	6378      	str	r0, [r7, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 800599e:	f887 0038 	strb.w	r0, [r7, #56]	; 0x38
	hadc2.Init.LowPowerAutoWait = DISABLE;
 80059a2:	82bc      	strh	r4, [r7, #20]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80059a4:	f8c7 9010 	str.w	r9, [r7, #16]
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80059a8:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	hadc2.Init.NbrOfConversion = 1;
 80059ac:	61be      	str	r6, [r7, #24]
	hadc2.Instance = ADC2;
 80059ae:	603a      	str	r2, [r7, #0]
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80059b0:	e9cd 0029 	strd	r0, r0, [sp, #164]	; 0xa4
 80059b4:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
	ADC_ChannelConfTypeDef sConfig = {0};
 80059b8:	e9cd 003d 	strd	r0, r0, [sp, #244]	; 0xf4
 80059bc:	e9cd 003f 	strd	r0, r0, [sp, #252]	; 0xfc
 80059c0:	e9cd 0041 	strd	r0, r0, [sp, #260]	; 0x104
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80059c4:	4638      	mov	r0, r7
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80059c6:	e9c7 ba01 	strd	fp, sl, [r7, #4]
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80059ca:	f002 fa47 	bl	8007e5c <HAL_ADC_Init>
 80059ce:	2800      	cmp	r0, #0
 80059d0:	f040 8402 	bne.w	80061d8 <main+0xae8>
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80059d4:	4b26      	ldr	r3, [pc, #152]	; (8005a70 <main+0x380>)
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80059d6:	a928      	add	r1, sp, #160	; 0xa0
 80059d8:	4638      	mov	r0, r7
	AnalogWDGConfig.ITMode = ENABLE;
 80059da:	f88d 60ac 	strb.w	r6, [sp, #172]	; 0xac
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80059de:	932a      	str	r3, [sp, #168]	; 0xa8
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80059e0:	ed8d cb28 	vstr	d12, [sp, #160]	; 0xa0
	AnalogWDGConfig.HighThreshold = 4094;
 80059e4:	ed8d bb2c 	vstr	d11, [sp, #176]	; 0xb0
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80059e8:	f001 fe10 	bl	800760c <HAL_ADC_AnalogWDGConfig>
 80059ec:	4602      	mov	r2, r0
 80059ee:	2800      	cmp	r0, #0
 80059f0:	f040 83f2 	bne.w	80061d8 <main+0xae8>
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80059f4:	a93c      	add	r1, sp, #240	; 0xf0
 80059f6:	4638      	mov	r0, r7
	sConfig.OffsetSignedSaturation = DISABLE;
 80059f8:	f88d 2109 	strb.w	r2, [sp, #265]	; 0x109
	sConfig.Channel = ADC_CHANNEL_5;
 80059fc:	ed8d ab3c 	vstr	d10, [sp, #240]	; 0xf0
 8005a00:	ed8d 9b3e 	vstr	d9, [sp, #248]	; 0xf8
 8005a04:	ed8d 8b40 	vstr	d8, [sp, #256]	; 0x100
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005a08:	f001 fbd0 	bl	80071ac <HAL_ADC_ConfigChannel>
 8005a0c:	4601      	mov	r1, r0
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	f040 83e2 	bne.w	80061d8 <main+0xae8>
	DAC_ChannelConfTypeDef sConfig = {0};
 8005a14:	2224      	movs	r2, #36	; 0x24
	hdac1.Instance = DAC1;
 8005a16:	4c19      	ldr	r4, [pc, #100]	; (8005a7c <main+0x38c>)
	DAC_ChannelConfTypeDef sConfig = {0};
 8005a18:	a856      	add	r0, sp, #344	; 0x158
 8005a1a:	f00c f897 	bl	8011b4c <memset>
	hdac1.Instance = DAC1;
 8005a1e:	4b18      	ldr	r3, [pc, #96]	; (8005a80 <main+0x390>)
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005a20:	4620      	mov	r0, r4
	hdac1.Instance = DAC1;
 8005a22:	6023      	str	r3, [r4, #0]
 8005a24:	e02e      	b.n	8005a84 <main+0x394>
 8005a26:	bf00      	nop
 8005a28:	7dc00000 	.word	0x7dc00000
 8005a2c:	00c00000 	.word	0x00c00000
 8005a30:	00000ffe 	.word	0x00000ffe
 8005a34:	00000001 	.word	0x00000001
 8005a38:	14f00020 	.word	0x14f00020
 8005a3c:	00000006 	.word	0x00000006
 8005a40:	00000000 	.word	0x00000000
 8005a44:	000007ff 	.word	0x000007ff
 8005a48:	00000004 	.word	0x00000004
 8005a4c:	00000000 	.word	0x00000000
 8005a50:	e000ed00 	.word	0xe000ed00
 8005a54:	58024400 	.word	0x58024400
 8005a58:	58020400 	.word	0x58020400
 8005a5c:	58020c00 	.word	0x58020c00
 8005a60:	58020800 	.word	0x58020800
 8005a64:	58020000 	.word	0x58020000
 8005a68:	2400a2fc 	.word	0x2400a2fc
 8005a6c:	40022000 	.word	0x40022000
 8005a70:	14f00020 	.word	0x14f00020
 8005a74:	2400a360 	.word	0x2400a360
 8005a78:	40022100 	.word	0x40022100
 8005a7c:	2400a42c 	.word	0x2400a42c
 8005a80:	40007400 	.word	0x40007400
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005a84:	f002 fd3c 	bl	8008500 <HAL_DAC_Init>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f040 83a4 	bne.w	80061d8 <main+0xae8>
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005a90:	2116      	movs	r1, #22
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005a92:	905a      	str	r0, [sp, #360]	; 0x168
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005a94:	2000      	movs	r0, #0
 8005a96:	e9cd 0156 	strd	r0, r1, [sp, #344]	; 0x158
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	e9cd 0158 	strd	r0, r1, [sp, #352]	; 0x160
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005aa2:	a956      	add	r1, sp, #344	; 0x158
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	f002 fe6b 	bl	8008780 <HAL_DAC_ConfigChannel>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2800      	cmp	r0, #0
 8005aae:	f040 8393 	bne.w	80061d8 <main+0xae8>
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005ab2:	2210      	movs	r2, #16
 8005ab4:	a956      	add	r1, sp, #344	; 0x158
 8005ab6:	4620      	mov	r0, r4
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005ab8:	9357      	str	r3, [sp, #348]	; 0x15c
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005aba:	f002 fe61 	bl	8008780 <HAL_DAC_ConfigChannel>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	f040 838a 	bne.w	80061d8 <main+0xae8>
	hlptim2.Instance = LPTIM2;
 8005ac4:	48bb      	ldr	r0, [pc, #748]	; (8005db4 <main+0x6c4>)
	hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8005ac6:	2300      	movs	r3, #0
	hlptim2.Instance = LPTIM2;
 8005ac8:	4abb      	ldr	r2, [pc, #748]	; (8005db8 <main+0x6c8>)
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005aca:	f64f 76ff 	movw	r6, #65535	; 0xffff
	hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8005ace:	6303      	str	r3, [r0, #48]	; 0x30
	hlptim2.Instance = LPTIM2;
 8005ad0:	6002      	str	r2, [r0, #0]
	hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8005ad2:	2200      	movs	r2, #0
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005ad4:	6146      	str	r6, [r0, #20]
	hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8005ad6:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8005ada:	e9c0 3303 	strd	r3, r3, [r0, #12]
	hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8005ae4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005ae8:	2300      	movs	r3, #0
 8005aea:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
	if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8005aee:	f004 fae7 	bl	800a0c0 <HAL_LPTIM_Init>
 8005af2:	2800      	cmp	r0, #0
 8005af4:	f040 8370 	bne.w	80061d8 <main+0xae8>
	htim6.Instance = TIM6;
 8005af8:	4cb0      	ldr	r4, [pc, #704]	; (8005dbc <main+0x6cc>)
	htim6.Init.Period = 8191;
 8005afa:	f641 73ff 	movw	r3, #8191	; 0x1fff
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005afe:	901b      	str	r0, [sp, #108]	; 0x6c
	htim6.Init.Period = 8191;
 8005b00:	60e3      	str	r3, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b02:	2380      	movs	r3, #128	; 0x80
	htim6.Init.Prescaler = 0;
 8005b04:	6060      	str	r0, [r4, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b06:	61a3      	str	r3, [r4, #24]
	htim6.Instance = TIM6;
 8005b08:	4bad      	ldr	r3, [pc, #692]	; (8005dc0 <main+0x6d0>)
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b0a:	60a0      	str	r0, [r4, #8]
	htim6.Instance = TIM6;
 8005b0c:	6023      	str	r3, [r4, #0]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b0e:	e9cd 0019 	strd	r0, r0, [sp, #100]	; 0x64
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005b12:	4620      	mov	r0, r4
 8005b14:	f006 fd50 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	f040 835d 	bne.w	80061d8 <main+0xae8>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005b1e:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b20:	901b      	str	r0, [sp, #108]	; 0x6c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005b22:	a919      	add	r1, sp, #100	; 0x64
 8005b24:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005b26:	9319      	str	r3, [sp, #100]	; 0x64
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005b28:	f007 fb16 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f040 8352 	bne.w	80061d8 <main+0xae8>
	huart3.Instance = USART3;
 8005b34:	4ca3      	ldr	r4, [pc, #652]	; (8005dc4 <main+0x6d4>)
 8005b36:	4aa4      	ldr	r2, [pc, #656]	; (8005dc8 <main+0x6d8>)
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005b38:	60a0      	str	r0, [r4, #8]
	huart3.Instance = USART3;
 8005b3a:	6022      	str	r2, [r4, #0]
	huart3.Init.BaudRate = 115200;
 8005b3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b40:	61a0      	str	r0, [r4, #24]
	huart3.Init.BaudRate = 115200;
 8005b42:	6062      	str	r2, [r4, #4]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8005b44:	220c      	movs	r2, #12
	huart3.Init.Parity = UART_PARITY_NONE;
 8005b46:	e9c4 0003 	strd	r0, r0, [r4, #12]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b4a:	e9c4 0007 	strd	r0, r0, [r4, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8005b4e:	4620      	mov	r0, r4
	huart3.Init.Mode = UART_MODE_TX_RX;
 8005b50:	6162      	str	r2, [r4, #20]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b52:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8005b56:	f008 f951 	bl	800ddfc <HAL_UART_Init>
 8005b5a:	4601      	mov	r1, r0
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	f040 833b 	bne.w	80061d8 <main+0xae8>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b62:	4620      	mov	r0, r4
 8005b64:	f008 f9a2 	bl	800deac <HAL_UARTEx_SetTxFifoThreshold>
 8005b68:	4601      	mov	r1, r0
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	f040 8334 	bne.w	80061d8 <main+0xae8>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b70:	4620      	mov	r0, r4
 8005b72:	f008 f9dd 	bl	800df30 <HAL_UARTEx_SetRxFifoThreshold>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	f040 832e 	bne.w	80061d8 <main+0xae8>
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f008 f977 	bl	800de70 <HAL_UARTEx_DisableFifoMode>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	f040 8328 	bne.w	80061d8 <main+0xae8>
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005b88:	2201      	movs	r2, #1
 8005b8a:	2302      	movs	r3, #2
	htim4.Instance = TIM4;
 8005b8c:	4c8f      	ldr	r4, [pc, #572]	; (8005dcc <main+0x6dc>)
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005b8e:	a94c      	add	r1, sp, #304	; 0x130
	TIM_Encoder_InitTypeDef sConfig = {0};
 8005b90:	904f      	str	r0, [sp, #316]	; 0x13c
 8005b92:	9053      	str	r0, [sp, #332]	; 0x14c
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b94:	9018      	str	r0, [sp, #96]	; 0x60
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b96:	6120      	str	r0, [r4, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b98:	61a0      	str	r0, [r4, #24]
	htim4.Init.Period = 65535;
 8005b9a:	60e6      	str	r6, [r4, #12]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005b9c:	e9cd 234c 	strd	r2, r3, [sp, #304]	; 0x130
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005ba0:	2301      	movs	r3, #1
	sConfig.IC1Filter = 8;
 8005ba2:	2208      	movs	r2, #8
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005ba4:	934e      	str	r3, [sp, #312]	; 0x138
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005ba6:	9352      	str	r3, [sp, #328]	; 0x148
	sConfig.IC2Filter = 8;
 8005ba8:	2308      	movs	r3, #8
 8005baa:	9354      	str	r3, [sp, #336]	; 0x150
	htim4.Instance = TIM4;
 8005bac:	4b88      	ldr	r3, [pc, #544]	; (8005dd0 <main+0x6e0>)
 8005bae:	6023      	str	r3, [r4, #0]
	sConfig.IC1Filter = 8;
 8005bb0:	2302      	movs	r3, #2
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bb2:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bb6:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005bba:	4620      	mov	r0, r4
	sConfig.IC1Filter = 8;
 8005bbc:	e9cd 2350 	strd	r2, r3, [sp, #320]	; 0x140
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005bc0:	f006 ff1c 	bl	800c9fc <HAL_TIM_Encoder_Init>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	f040 8306 	bne.w	80061d8 <main+0xae8>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005bcc:	a916      	add	r1, sp, #88	; 0x58
 8005bce:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bd0:	9316      	str	r3, [sp, #88]	; 0x58
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bd2:	9318      	str	r3, [sp, #96]	; 0x60
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005bd4:	f007 fac0 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f040 82fd 	bne.w	80061d8 <main+0xae8>
	htim7.Instance = TIM7;
 8005bde:	4c7d      	ldr	r4, [pc, #500]	; (8005dd4 <main+0x6e4>)
 8005be0:	4b7d      	ldr	r3, [pc, #500]	; (8005dd8 <main+0x6e8>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005be2:	9015      	str	r0, [sp, #84]	; 0x54
	htim7.Instance = TIM7;
 8005be4:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 8192;
 8005be6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bea:	61a0      	str	r0, [r4, #24]
	htim7.Init.Period = 8192;
 8005bec:	60e3      	str	r3, [r4, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bee:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bf2:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f006 fcde 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	f040 82eb 	bne.w	80061d8 <main+0xae8>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c02:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c04:	a913      	add	r1, sp, #76	; 0x4c
 8005c06:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c08:	9313      	str	r3, [sp, #76]	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c0a:	9315      	str	r3, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c0c:	f007 faa4 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	f040 82e1 	bne.w	80061d8 <main+0xae8>
	htim7.Instance = TIM7;
 8005c16:	4b70      	ldr	r3, [pc, #448]	; (8005dd8 <main+0x6e8>)
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c18:	61a0      	str	r0, [r4, #24]
	htim7.Instance = TIM7;
 8005c1a:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8005c1c:	f247 5330 	movw	r3, #30000	; 0x7530
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c20:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005c24:	4620      	mov	r0, r4
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8005c26:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005c28:	f006 fcc6 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	f040 82d2 	bne.w	80061d8 <main+0xae8>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c34:	a913      	add	r1, sp, #76	; 0x4c
 8005c36:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c38:	9313      	str	r3, [sp, #76]	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c3a:	9315      	str	r3, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c3c:	f007 fa8c 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	f040 82c9 	bne.w	80061d8 <main+0xae8>
	htim2.Instance = TIM2;
 8005c46:	4c65      	ldr	r4, [pc, #404]	; (8005ddc <main+0x6ec>)
 8005c48:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
	htim2.Init.Period = 10000;
 8005c4c:	f242 7310 	movw	r3, #10000	; 0x2710
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c50:	9024      	str	r0, [sp, #144]	; 0x90
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c52:	9012      	str	r0, [sp, #72]	; 0x48
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c54:	60a0      	str	r0, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c56:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c58:	61a0      	str	r0, [r4, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c5a:	9027      	str	r0, [sp, #156]	; 0x9c
	htim2.Init.Period = 10000;
 8005c5c:	60e3      	str	r3, [r4, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c5e:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
	htim2.Init.Prescaler = 0;
 8005c62:	e9c4 6000 	strd	r6, r0, [r4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c66:	e9cd 0025 	strd	r0, r0, [sp, #148]	; 0x94
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	f006 fca4 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	f040 82b1 	bne.w	80061d8 <main+0xae8>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c76:	f44f 5780 	mov.w	r7, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005c7a:	a924      	add	r1, sp, #144	; 0x90
 8005c7c:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c7e:	9724      	str	r7, [sp, #144]	; 0x90
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005c80:	f007 f8de 	bl	800ce40 <HAL_TIM_ConfigClockSource>
 8005c84:	2800      	cmp	r0, #0
 8005c86:	f040 82a7 	bne.w	80061d8 <main+0xae8>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c8a:	9010      	str	r0, [sp, #64]	; 0x40
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005c8c:	a910      	add	r1, sp, #64	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c8e:	9012      	str	r0, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005c90:	4620      	mov	r0, r4
 8005c92:	f007 fa61 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	f040 829e 	bne.w	80061d8 <main+0xae8>
	htim2.Init.Period = 15000;
 8005c9c:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ca0:	60a0      	str	r0, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ca2:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ca4:	61a0      	str	r0, [r4, #24]
	htim2.Init.Period = 15000;
 8005ca6:	60e3      	str	r3, [r4, #12]
	htim2.Init.Prescaler = 0;
 8005ca8:	e9c4 6000 	strd	r6, r0, [r4]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005cac:	4620      	mov	r0, r4
 8005cae:	f006 fc83 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	f040 8290 	bne.w	80061d8 <main+0xae8>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005cb8:	a924      	add	r1, sp, #144	; 0x90
 8005cba:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005cbc:	9724      	str	r7, [sp, #144]	; 0x90
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005cbe:	f007 f8bf 	bl	800ce40 <HAL_TIM_ConfigClockSource>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	f040 8287 	bne.w	80061d8 <main+0xae8>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005cca:	a910      	add	r1, sp, #64	; 0x40
 8005ccc:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cce:	9310      	str	r3, [sp, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cd0:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005cd2:	f007 fa41 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	f040 827e 	bne.w	80061d8 <main+0xae8>
	htim3.Instance = TIM3;
 8005cdc:	4b40      	ldr	r3, [pc, #256]	; (8005de0 <main+0x6f0>)
 8005cde:	4a41      	ldr	r2, [pc, #260]	; (8005de4 <main+0x6f4>)
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ce0:	9020      	str	r0, [sp, #128]	; 0x80
	htim3.Instance = TIM3;
 8005ce2:	601a      	str	r2, [r3, #0]
	htim3.Init.Period = 65535;
 8005ce4:	f64f 72ff 	movw	r2, #65535	; 0xffff
	TIM_IC_InitTypeDef sConfigIC = {0};
 8005ce8:	901c      	str	r0, [sp, #112]	; 0x70
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cea:	900f      	str	r0, [sp, #60]	; 0x3c
	TIM_IC_InitTypeDef sConfigIC = {0};
 8005cec:	901f      	str	r0, [sp, #124]	; 0x7c
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005cee:	6118      	str	r0, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cf0:	6198      	str	r0, [r3, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005cf2:	9023      	str	r0, [sp, #140]	; 0x8c
	htim3.Init.Period = 65535;
 8005cf4:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cf6:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
	TIM_IC_InitTypeDef sConfigIC = {0};
 8005cfa:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cfe:	e9c3 0001 	strd	r0, r0, [r3, #4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d02:	e9cd 0021 	strd	r0, r0, [sp, #132]	; 0x84
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005d06:	4618      	mov	r0, r3
 8005d08:	f006 fc56 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	f040 8263 	bne.w	80061d8 <main+0xae8>
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005d12:	a920      	add	r1, sp, #128	; 0x80
 8005d14:	4832      	ldr	r0, [pc, #200]	; (8005de0 <main+0x6f0>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d16:	463e      	mov	r6, r7
 8005d18:	9720      	str	r7, [sp, #128]	; 0x80
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005d1a:	f007 f891 	bl	800ce40 <HAL_TIM_ConfigClockSource>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	f040 825a 	bne.w	80061d8 <main+0xae8>
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8005d24:	482e      	ldr	r0, [pc, #184]	; (8005de0 <main+0x6f0>)
 8005d26:	f006 fdb3 	bl	800c890 <HAL_TIM_IC_Init>
 8005d2a:	2800      	cmp	r0, #0
 8005d2c:	f040 8254 	bne.w	80061d8 <main+0xae8>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d30:	900d      	str	r0, [sp, #52]	; 0x34
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005d32:	a90d      	add	r1, sp, #52	; 0x34
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d34:	900f      	str	r0, [sp, #60]	; 0x3c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005d36:	482a      	ldr	r0, [pc, #168]	; (8005de0 <main+0x6f0>)
 8005d38:	f007 fa0e 	bl	800d158 <HAL_TIMEx_MasterConfigSynchronization>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	2800      	cmp	r0, #0
 8005d40:	f040 824a 	bne.w	80061d8 <main+0xae8>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005d44:	f04f 0800 	mov.w	r8, #0
 8005d48:	f04f 0901 	mov.w	r9, #1
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005d4c:	a91c      	add	r1, sp, #112	; 0x70
 8005d4e:	4824      	ldr	r0, [pc, #144]	; (8005de0 <main+0x6f0>)
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005d50:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 8005d54:	f04f 0800 	mov.w	r8, #0
 8005d58:	f04f 0900 	mov.w	r9, #0
 8005d5c:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005d60:	f006 ff90 	bl	800cc84 <HAL_TIM_IC_ConfigChannel>
 8005d64:	2800      	cmp	r0, #0
 8005d66:	f040 8237 	bne.w	80061d8 <main+0xae8>
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8005d6a:	4b1f      	ldr	r3, [pc, #124]	; (8005de8 <main+0x6f8>)
	hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8005d6c:	2209      	movs	r2, #9
 8005d6e:	f8df e080 	ldr.w	lr, [pc, #128]	; 8005df0 <main+0x700>
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005d72:	2702      	movs	r7, #2
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005d74:	60d8      	str	r0, [r3, #12]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8005d76:	6318      	str	r0, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005d78:	4618      	mov	r0, r3
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005d7a:	611f      	str	r7, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005d7c:	e9c3 8908 	strd	r8, r9, [r3, #32]
 8005d80:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28
 8005d84:	f04f 0802 	mov.w	r8, #2
 8005d88:	f04f 0900 	mov.w	r9, #0
 8005d8c:	e9c3 8906 	strd	r8, r9, [r3, #24]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8005d90:	e9c3 e200 	strd	lr, r2, [r3]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005d94:	f004 fa06 	bl	800a1a4 <HAL_PCD_Init>
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	f040 821d 	bne.w	80061d8 <main+0xae8>
	htim13.Instance = TIM13;
 8005d9e:	4b13      	ldr	r3, [pc, #76]	; (8005dec <main+0x6fc>)
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005da0:	2280      	movs	r2, #128	; 0x80
	htim13.Init.Prescaler = 250;
 8005da2:	f8df c050 	ldr.w	ip, [pc, #80]	; 8005df4 <main+0x704>
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005da6:	619a      	str	r2, [r3, #24]
	htim13.Init.Prescaler = 250;
 8005da8:	22fa      	movs	r2, #250	; 0xfa
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005daa:	6098      	str	r0, [r3, #8]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dac:	6118      	str	r0, [r3, #16]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005dae:	4618      	mov	r0, r3
 8005db0:	e022      	b.n	8005df8 <main+0x708>
 8005db2:	bf00      	nop
 8005db4:	2400a530 	.word	0x2400a530
 8005db8:	58002400 	.word	0x58002400
 8005dbc:	2400aba4 	.word	0x2400aba4
 8005dc0:	40001000 	.word	0x40001000
 8005dc4:	2400ac3c 	.word	0x2400ac3c
 8005dc8:	40004800 	.word	0x40004800
 8005dcc:	2400ab58 	.word	0x2400ab58
 8005dd0:	40000800 	.word	0x40000800
 8005dd4:	2400abf0 	.word	0x2400abf0
 8005dd8:	40001400 	.word	0x40001400
 8005ddc:	2400aac0 	.word	0x2400aac0
 8005de0:	2400ab0c 	.word	0x2400ab0c
 8005de4:	40000400 	.word	0x40000400
 8005de8:	2400a568 	.word	0x2400a568
 8005dec:	2400aa74 	.word	0x2400aa74
 8005df0:	40080000 	.word	0x40080000
 8005df4:	40001c00 	.word	0x40001c00
	htim13.Init.Prescaler = 250;
 8005df8:	e9c3 c200 	strd	ip, r2, [r3]
	htim13.Init.Period = 500;
 8005dfc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005e00:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005e02:	f006 fbd9 	bl	800c5b8 <HAL_TIM_Base_Init>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	f040 81e5 	bne.w	80061d8 <main+0xae8>
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64; //TODO: the MX code generator does not generate this line for ADC3?
 8005e0e:	4c9a      	ldr	r4, [pc, #616]	; (8006078 <main+0x988>)
	ADC_ChannelConfTypeDef sConfig = {0};
 8005e10:	903a      	str	r0, [sp, #232]	; 0xe8
	hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005e12:	6363      	str	r3, [r4, #52]	; 0x34
	hadc3.Init.OversamplingMode = DISABLE;
 8005e14:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
	hadc3.Instance = ADC3;
 8005e18:	4b98      	ldr	r3, [pc, #608]	; (800607c <main+0x98c>)
	hadc3.Init.NbrOfConversion = 2;
 8005e1a:	61a7      	str	r7, [r4, #24]
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e1c:	2701      	movs	r7, #1
	hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8005e1e:	60a0      	str	r0, [r4, #8]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 8005e20:	82a0      	strh	r0, [r4, #20]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8005e22:	7720      	strb	r0, [r4, #28]
	hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005e24:	e9c4 060b 	strd	r0, r6, [r4, #44]	; 0x2c
	hadc3.Instance = ADC3;
 8005e28:	f44f 1610 	mov.w	r6, #2359296	; 0x240000
 8005e2c:	e9c4 3600 	strd	r3, r6, [r4]
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e30:	2304      	movs	r3, #4
	ADC_ChannelConfTypeDef sConfig = {0};
 8005e32:	e9cd 0034 	strd	r0, r0, [sp, #208]	; 0xd0
 8005e36:	e9cd 0036 	strd	r0, r0, [sp, #216]	; 0xd8
 8005e3a:	e9cd 0038 	strd	r0, r0, [sp, #224]	; 0xe0
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005e3e:	e9c4 0009 	strd	r0, r0, [r4, #36]	; 0x24
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8005e42:	4620      	mov	r0, r4
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e44:	e9c4 7303 	strd	r7, r3, [r4, #12]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8005e48:	f002 f808 	bl	8007e5c <HAL_ADC_Init>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f040 81c3 	bne.w	80061d8 <main+0xae8>
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005e52:	4a8b      	ldr	r2, [pc, #556]	; (8006080 <main+0x990>)
 8005e54:	2306      	movs	r3, #6
	sConfig.OffsetSignedSaturation = DISABLE;
 8005e56:	f88d 00e9 	strb.w	r0, [sp, #233]	; 0xe9
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005e5a:	a934      	add	r1, sp, #208	; 0xd0
 8005e5c:	4620      	mov	r0, r4
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005e5e:	e9cd 2334 	strd	r2, r3, [sp, #208]	; 0xd0
 8005e62:	2207      	movs	r2, #7
 8005e64:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8005e68:	ed8d 8b38 	vstr	d8, [sp, #224]	; 0xe0
 8005e6c:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005e70:	f001 f99c 	bl	80071ac <HAL_ADC_ConfigChannel>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	f040 81af 	bne.w	80061d8 <main+0xae8>
	sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005e7a:	230c      	movs	r3, #12
 8005e7c:	4a81      	ldr	r2, [pc, #516]	; (8006084 <main+0x994>)
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005e7e:	a934      	add	r1, sp, #208	; 0xd0
 8005e80:	4620      	mov	r0, r4
	sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005e82:	e9cd 2334 	strd	r2, r3, [sp, #208]	; 0xd0
	sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8005e86:	2307      	movs	r3, #7
 8005e88:	9336      	str	r3, [sp, #216]	; 0xd8
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005e8a:	f001 f98f 	bl	80071ac <HAL_ADC_ConfigChannel>
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	f040 81a2 	bne.w	80061d8 <main+0xae8>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8005e94:	4b7c      	ldr	r3, [pc, #496]	; (8006088 <main+0x998>)
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	03d9      	lsls	r1, r3, #15
 8005e9a:	d426      	bmi.n	8005eea <main+0x7fa>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8005e9c:	487a      	ldr	r0, [pc, #488]	; (8006088 <main+0x998>)
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8005ea4:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8005ea8:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005eac:	f643 77e0 	movw	r7, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8005eb0:	f3c6 344e 	ubfx	r4, r6, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005eb4:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 8005eb8:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005eba:	ea04 0107 	and.w	r1, r4, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005ebe:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005ec0:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 8005ec4:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005ec6:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8005eca:	1c5a      	adds	r2, r3, #1
 8005ecc:	d1f8      	bne.n	8005ec0 <main+0x7d0>
    } while(sets-- != 0U);
 8005ece:	3c20      	subs	r4, #32
 8005ed0:	f114 0f20 	cmn.w	r4, #32
 8005ed4:	d1f1      	bne.n	8005eba <main+0x7ca>
 8005ed6:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8005eda:	6943      	ldr	r3, [r0, #20]
 8005edc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ee0:	6143      	str	r3, [r0, #20]
 8005ee2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005ee6:	f3bf 8f6f 	isb	sy
	TU_ASSERT(tusb_init());
 8005eea:	f00b fd25 	bl	8011938 <tusb_init>
 8005eee:	b960      	cbnz	r0, 8005f0a <main+0x81a>
 8005ef0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005ef4:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8005ef8:	07db      	lsls	r3, r3, #31
 8005efa:	d500      	bpl.n	8005efe <main+0x80e>
 8005efc:	be00      	bkpt	0x0000
}
 8005efe:	2000      	movs	r0, #0
 8005f00:	b061      	add	sp, #388	; 0x184
 8005f02:	ecbd 8b0a 	vpop	{d8-d12}
 8005f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	MX_TIM6_Init_Custom_Rate();
 8005f0a:	f7ff fbcb 	bl	80056a4 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005f0e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005f12:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f16:	485d      	ldr	r0, [pc, #372]	; (800608c <main+0x99c>)
 8005f18:	f002 f8ae 	bl	8008078 <HAL_ADCEx_Calibration_Start>
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	f040 815b 	bne.w	80061d8 <main+0xae8>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005f22:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005f26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f2a:	4859      	ldr	r0, [pc, #356]	; (8006090 <main+0x9a0>)
 8005f2c:	f002 f8a4 	bl	8008078 <HAL_ADCEx_Calibration_Start>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	f040 8151 	bne.w	80061d8 <main+0xae8>
	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005f36:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005f3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f3e:	484e      	ldr	r0, [pc, #312]	; (8006078 <main+0x988>)
 8005f40:	f002 f89a 	bl	8008078 <HAL_ADCEx_Calibration_Start>
 8005f44:	4604      	mov	r4, r0
 8005f46:	2800      	cmp	r0, #0
 8005f48:	f040 8146 	bne.w	80061d8 <main+0xae8>
	HAL_Delay(1);
 8005f4c:	2001      	movs	r0, #1
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8005f4e:	4f51      	ldr	r7, [pc, #324]	; (8006094 <main+0x9a4>)
	AMindex  = LSBindex = 1;
 8005f50:	4606      	mov	r6, r0
	HAL_Delay(1);
 8005f52:	f000 fecb 	bl	8006cec <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8005f56:	4621      	mov	r1, r4
 8005f58:	484f      	ldr	r0, [pc, #316]	; (8006098 <main+0x9a8>)
 8005f5a:	f006 fe33 	bl	800cbc4 <HAL_TIM_Encoder_Start>
	RXVolume= 0.1;
 8005f5e:	4b4f      	ldr	r3, [pc, #316]	; (800609c <main+0x9ac>)
 8005f60:	4a4f      	ldr	r2, [pc, #316]	; (80060a0 <main+0x9b0>)
	SetFstep(2);
 8005f62:	2002      	movs	r0, #2
	RXVolume= 0.1;
 8005f64:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 8005f66:	f7fb ff0f 	bl	8001d88 <SetFstep>
	cwpitch = CWPITCH;
 8005f6a:	4b4e      	ldr	r3, [pc, #312]	; (80060a4 <main+0x9b4>)
	meanavg = 0.f;
 8005f6c:	2100      	movs	r1, #0
	cwpitch = CWPITCH;
 8005f6e:	4a4e      	ldr	r2, [pc, #312]	; (80060a8 <main+0x9b8>)
	CarrierEnable(0);
 8005f70:	4620      	mov	r0, r4
	cwpitch = CWPITCH;
 8005f72:	601a      	str	r2, [r3, #0]
	meanavg = 0.f;
 8005f74:	4a4d      	ldr	r2, [pc, #308]	; (80060ac <main+0x9bc>)
	os_time = 0;
 8005f76:	4b4e      	ldr	r3, [pc, #312]	; (80060b0 <main+0x9c0>)
	meanavg = 0.f;
 8005f78:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8005f7a:	4a4e      	ldr	r2, [pc, #312]	; (80060b4 <main+0x9c4>)
 8005f7c:	494e      	ldr	r1, [pc, #312]	; (80060b8 <main+0x9c8>)
	os_time = 0;
 8005f7e:	601c      	str	r4, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8005f80:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8005f82:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 8005f86:	4a4d      	ldr	r2, [pc, #308]	; (80060bc <main+0x9cc>)
	AGC_decay[Fast] = 0.9995f;
 8005f88:	4b4d      	ldr	r3, [pc, #308]	; (80060c0 <main+0x9d0>)
	Muted   = false;
 8005f8a:	7014      	strb	r4, [r2, #0]
	AMindex  = LSBindex = 1;
 8005f8c:	4a4d      	ldr	r2, [pc, #308]	; (80060c4 <main+0x9d4>)
 8005f8e:	8016      	strh	r6, [r2, #0]
 8005f90:	4a4d      	ldr	r2, [pc, #308]	; (80060c8 <main+0x9d8>)
 8005f92:	8016      	strh	r6, [r2, #0]
	USBindex = CWindex  = 1;
 8005f94:	4a4d      	ldr	r2, [pc, #308]	; (80060cc <main+0x9dc>)
 8005f96:	8016      	strh	r6, [r2, #0]
 8005f98:	4a4d      	ldr	r2, [pc, #308]	; (80060d0 <main+0x9e0>)
 8005f9a:	8016      	strh	r6, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8005f9c:	4a4d      	ldr	r2, [pc, #308]	; (80060d4 <main+0x9e4>)
 8005f9e:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 8005fa0:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 8005fa4:	4a4c      	ldr	r2, [pc, #304]	; (80060d8 <main+0x9e8>)
 8005fa6:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 8005fa8:	4a4c      	ldr	r2, [pc, #304]	; (80060dc <main+0x9ec>)
 8005faa:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8005fac:	4a4c      	ldr	r2, [pc, #304]	; (80060e0 <main+0x9f0>)
 8005fae:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 8005fb0:	4b4c      	ldr	r3, [pc, #304]	; (80060e4 <main+0x9f4>)
 8005fb2:	4a4d      	ldr	r2, [pc, #308]	; (80060e8 <main+0x9f8>)
 8005fb4:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 8005fb6:	4b4d      	ldr	r3, [pc, #308]	; (80060ec <main+0x9fc>)
 8005fb8:	4a4d      	ldr	r2, [pc, #308]	; (80060f0 <main+0xa00>)
 8005fba:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 8005fbc:	4a4d      	ldr	r2, [pc, #308]	; (80060f4 <main+0xa04>)
 8005fbe:	4b4e      	ldr	r3, [pc, #312]	; (80060f8 <main+0xa08>)
 8005fc0:	601a      	str	r2, [r3, #0]
	HAdc1 = &hadc1;
 8005fc2:	4b4e      	ldr	r3, [pc, #312]	; (80060fc <main+0xa0c>)
 8005fc4:	601d      	str	r5, [r3, #0]
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8005fc6:	f44f 6500 	mov.w	r5, #2048	; 0x800
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8005fca:	4b4d      	ldr	r3, [pc, #308]	; (8006100 <main+0xa10>)
 8005fcc:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 8005fce:	f7fe fe9b 	bl	8004d08 <CarrierEnable>
	TXSwitch(0);
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	f7fe fe34 	bl	8004c40 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8005fd8:	4b4a      	ldr	r3, [pc, #296]	; (8006104 <main+0xa14>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8005fda:	221a      	movs	r2, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005fdc:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005fe0:	4949      	ldr	r1, [pc, #292]	; (8006108 <main+0xa18>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8005fe2:	9203      	str	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005fe4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 8005fe8:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8005fea:	eddf 6a48 	vldr	s13, [pc, #288]	; 800610c <main+0xa1c>
	__HAL_RCC_PLL2_DISABLE();
 8005fee:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	CWThreshold = 0.01;
 8005ff2:	4847      	ldr	r0, [pc, #284]	; (8006110 <main+0xa20>)
	__HAL_RCC_PLL2_DISABLE();
 8005ff4:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005ff6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ff8:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8005ffc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006000:	ed9f 5b1b 	vldr	d5, [pc, #108]	; 8006070 <main+0x980>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006004:	629a      	str	r2, [r3, #40]	; 0x28
 8006006:	9a03      	ldr	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006008:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800600c:	3a01      	subs	r2, #1
 800600e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006012:	4311      	orrs	r1, r2
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006014:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006018:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800601a:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800601c:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 8006020:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006024:	601a      	str	r2, [r3, #0]
	CWThreshold = 0.01;
 8006026:	4a3b      	ldr	r2, [pc, #236]	; (8006114 <main+0xa24>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006028:	4b3b      	ldr	r3, [pc, #236]	; (8006118 <main+0xa28>)
	CWThreshold = 0.01;
 800602a:	6002      	str	r2, [r0, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800602c:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006030:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8006034:	f7fc ff22 	bl	8002e7c <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8006038:	4938      	ldr	r1, [pc, #224]	; (800611c <main+0xa2c>)
 800603a:	2204      	movs	r2, #4
 800603c:	4f38      	ldr	r7, [pc, #224]	; (8006120 <main+0xa30>)
 800603e:	4b39      	ldr	r3, [pc, #228]	; (8006124 <main+0xa34>)
 8006040:	4839      	ldr	r0, [pc, #228]	; (8006128 <main+0xa38>)
 8006042:	e9cd 1500 	strd	r1, r5, [sp]
 8006046:	2140      	movs	r1, #64	; 0x40
 8006048:	f7fb fa36 	bl	80014b8 <arm_fir_decimate_init_f32>
 800604c:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 800604e:	b100      	cbz	r0, 8006052 <main+0x962>
 8006050:	e7fe      	b.n	8006050 <main+0x960>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8006052:	4a36      	ldr	r2, [pc, #216]	; (800612c <main+0xa3c>)
 8006054:	2140      	movs	r1, #64	; 0x40
 8006056:	4b33      	ldr	r3, [pc, #204]	; (8006124 <main+0xa34>)
 8006058:	4835      	ldr	r0, [pc, #212]	; (8006130 <main+0xa40>)
 800605a:	e9cd 2500 	strd	r2, r5, [sp]
 800605e:	2204      	movs	r2, #4
 8006060:	f7fb fa2a 	bl	80014b8 <arm_fir_decimate_init_f32>
 8006064:	4604      	mov	r4, r0
 8006066:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 8006068:	2800      	cmp	r0, #0
 800606a:	d063      	beq.n	8006134 <main+0xa44>
 800606c:	e7fe      	b.n	800606c <main+0x97c>
 800606e:	bf00      	nop
 8006070:	8f04fefd 	.word	0x8f04fefd
 8006074:	3feffff9 	.word	0x3feffff9
 8006078:	2400a3c4 	.word	0x2400a3c4
 800607c:	58026000 	.word	0x58026000
 8006080:	cb840000 	.word	0xcb840000
 8006084:	cfb80000 	.word	0xcfb80000
 8006088:	e000ed00 	.word	0xe000ed00
 800608c:	2400a2fc 	.word	0x2400a2fc
 8006090:	2400a360 	.word	0x2400a360
 8006094:	24006150 	.word	0x24006150
 8006098:	2400ab58 	.word	0x2400ab58
 800609c:	24006148 	.word	0x24006148
 80060a0:	3dcccccd 	.word	0x3dcccccd
 80060a4:	24007af4 	.word	0x24007af4
 80060a8:	44228000 	.word	0x44228000
 80060ac:	2400ace0 	.word	0x2400ace0
 80060b0:	2400ad08 	.word	0x2400ad08
 80060b4:	24006144 	.word	0x24006144
 80060b8:	3f7cac08 	.word	0x3f7cac08
 80060bc:	2400613c 	.word	0x2400613c
 80060c0:	240006c4 	.word	0x240006c4
 80060c4:	2400612c 	.word	0x2400612c
 80060c8:	240006cc 	.word	0x240006cc
 80060cc:	24000ee8 	.word	0x24000ee8
 80060d0:	240061bc 	.word	0x240061bc
 80060d4:	24007aec 	.word	0x24007aec
 80060d8:	24007ae0 	.word	0x24007ae0
 80060dc:	3f7fdf3b 	.word	0x3f7fdf3b
 80060e0:	3f7ffcb9 	.word	0x3f7ffcb9
 80060e4:	24005118 	.word	0x24005118
 80060e8:	001e0002 	.word	0x001e0002
 80060ec:	240006d0 	.word	0x240006d0
 80060f0:	3949539c 	.word	0x3949539c
 80060f4:	3ca3d70a 	.word	0x3ca3d70a
 80060f8:	2400ad0c 	.word	0x2400ad0c
 80060fc:	24005114 	.word	0x24005114
 8006100:	4af42400 	.word	0x4af42400
 8006104:	58024400 	.word	0x58024400
 8006108:	01012e00 	.word	0x01012e00
 800610c:	3b800000 	.word	0x3b800000
 8006110:	24000ee4 	.word	0x24000ee4
 8006114:	3c23d70a 	.word	0x3c23d70a
 8006118:	24000ee0 	.word	0x24000ee0
 800611c:	24003000 	.word	0x24003000
 8006120:	24007ae4 	.word	0x24007ae4
 8006124:	24000210 	.word	0x24000210
 8006128:	24006164 	.word	0x24006164
 800612c:	24000f04 	.word	0x24000f04
 8006130:	24006158 	.word	0x24006158
	Load_Presets();
 8006134:	f7fb fc7a 	bl	8001a2c <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8006138:	4630      	mov	r0, r6
 800613a:	f7fb fd4d 	bl	8001bd8 <Tune_Preset>
	keyerState = IDLE;
 800613e:	4a27      	ldr	r2, [pc, #156]	; (80061dc <main+0xaec>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006140:	4b27      	ldr	r3, [pc, #156]	; (80061e0 <main+0xaf0>)
	keyer_speed = 15;
 8006142:	200f      	movs	r0, #15
	keyerState = IDLE;
 8006144:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006146:	2210      	movs	r2, #16
 8006148:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 800614a:	4b26      	ldr	r3, [pc, #152]	; (80061e4 <main+0xaf4>)
 800614c:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 800614e:	f7fb f9cd 	bl	80014ec <loadWPM>
	keyer_mode = 1; //->  iambic
 8006152:	4a25      	ldr	r2, [pc, #148]	; (80061e8 <main+0xaf8>)
	txdelay = 10;
 8006154:	200a      	movs	r0, #10
	if (!DisableDisplay)
 8006156:	4b25      	ldr	r3, [pc, #148]	; (80061ec <main+0xafc>)
	keyer_mode = 1; //->  iambic
 8006158:	7016      	strb	r6, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 800615a:	4a25      	ldr	r2, [pc, #148]	; (80061f0 <main+0xb00>)
	txdelay = 10;
 800615c:	4925      	ldr	r1, [pc, #148]	; (80061f4 <main+0xb04>)
	keyer_swap = 0; //->  DI/DAH
 800615e:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 8006160:	781b      	ldrb	r3, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 8006162:	4a25      	ldr	r2, [pc, #148]	; (80061f8 <main+0xb08>)
	txdelay = 10;
 8006164:	7008      	strb	r0, [r1, #0]
	TxPowerOut = MID_POWER_OUT;
 8006166:	6015      	str	r5, [r2, #0]
	if (!DisableDisplay)
 8006168:	b90b      	cbnz	r3, 800616e <main+0xa7e>
 800616a:	f7fd ffff 	bl	800416c <DisplayStatus.part.0>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800616e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006172:	4922      	ldr	r1, [pc, #136]	; (80061fc <main+0xb0c>)
 8006174:	4822      	ldr	r0, [pc, #136]	; (8006200 <main+0xb10>)
 8006176:	f001 ffd1 	bl	800811c <HAL_ADCEx_MultiModeStart_DMA>
 800617a:	bb68      	cbnz	r0, 80061d8 <main+0xae8>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 800617c:	4821      	ldr	r0, [pc, #132]	; (8006204 <main+0xb14>)
 800617e:	f006 fb29 	bl	800c7d4 <HAL_TIM_Base_Start_IT>
 8006182:	4604      	mov	r4, r0
 8006184:	bb40      	cbnz	r0, 80061d8 <main+0xae8>
	HAL_TIM_Base_Start(&htim6);
 8006186:	4820      	ldr	r0, [pc, #128]	; (8006208 <main+0xb18>)
 8006188:	f006 facc 	bl	800c724 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 800618c:	481f      	ldr	r0, [pc, #124]	; (800620c <main+0xb1c>)
 800618e:	f006 fac9 	bl	800c724 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8006192:	4621      	mov	r1, r4
 8006194:	481e      	ldr	r0, [pc, #120]	; (8006210 <main+0xb20>)
 8006196:	f002 f9c9 	bl	800852c <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 800619a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800619e:	4a1d      	ldr	r2, [pc, #116]	; (8006214 <main+0xb24>)
 80061a0:	4621      	mov	r1, r4
 80061a2:	481b      	ldr	r0, [pc, #108]	; (8006210 <main+0xb20>)
 80061a4:	9400      	str	r4, [sp, #0]
 80061a6:	f002 f9f5 	bl	8008594 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80061aa:	4620      	mov	r0, r4
 80061ac:	f000 fdb6 	bl	8006d1c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80061b0:	2110      	movs	r1, #16
 80061b2:	4817      	ldr	r0, [pc, #92]	; (8006210 <main+0xb20>)
 80061b4:	f002 f9ba 	bl	800852c <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 80061b8:	4623      	mov	r3, r4
 80061ba:	4622      	mov	r2, r4
 80061bc:	2110      	movs	r1, #16
 80061be:	4814      	ldr	r0, [pc, #80]	; (8006210 <main+0xb20>)
 80061c0:	f002 fa74 	bl	80086ac <HAL_DAC_SetValue>
	if (HAL_TIM_Base_Start_IT(&htim13) != HAL_OK)
 80061c4:	4814      	ldr	r0, [pc, #80]	; (8006218 <main+0xb28>)
 80061c6:	f006 fb05 	bl	800c7d4 <HAL_TIM_Base_Start_IT>
 80061ca:	b928      	cbnz	r0, 80061d8 <main+0xae8>
		UserInput();
 80061cc:	f7fe fec8 	bl	8004f60 <UserInput>
		HAL_Delay(50);
 80061d0:	2032      	movs	r0, #50	; 0x32
 80061d2:	f000 fd8b 	bl	8006cec <HAL_Delay>
	while (1)
 80061d6:	e7f9      	b.n	80061cc <main+0xadc>
		Error_Handler();
 80061d8:	f7fe fdf4 	bl	8004dc4 <Error_Handler>
 80061dc:	2400acd1 	.word	0x2400acd1
 80061e0:	2400acd0 	.word	0x2400acd0
 80061e4:	2400acd4 	.word	0x2400acd4
 80061e8:	2400acd2 	.word	0x2400acd2
 80061ec:	24000f00 	.word	0x24000f00
 80061f0:	2400acd8 	.word	0x2400acd8
 80061f4:	2400c4a9 	.word	0x2400c4a9
 80061f8:	240061b4 	.word	0x240061b4
 80061fc:	240072e0 	.word	0x240072e0
 8006200:	2400a2fc 	.word	0x2400a2fc
 8006204:	2400abf0 	.word	0x2400abf0
 8006208:	2400aba4 	.word	0x2400aba4
 800620c:	2400aac0 	.word	0x2400aac0
 8006210:	2400a42c 	.word	0x2400a42c
 8006214:	240006e0 	.word	0x240006e0
 8006218:	2400aa74 	.word	0x2400aa74

0800621c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800621c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800621e:	4c14      	ldr	r4, [pc, #80]	; (8006270 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006220:	2102      	movs	r1, #2
{
 8006222:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006224:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006226:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800622a:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800622e:	430b      	orrs	r3, r1
 8006230:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8006234:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8006238:	400b      	ands	r3, r1
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800623e:	f002 f8fd 	bl	800843c <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8006242:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8006246:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8006248:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800624c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8006250:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8006254:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006258:	9301      	str	r3, [sp, #4]
 800625a:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 800625c:	f000 fd5e 	bl	8006d1c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8006260:	f000 fd70 	bl	8006d44 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8006264:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006266:	b002      	add	sp, #8
 8006268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800626c:	f000 bd60 	b.w	8006d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8006270:	58024400 	.word	0x58024400

08006274 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8006274:	4956      	ldr	r1, [pc, #344]	; (80063d0 <HAL_ADC_MspInit+0x15c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006276:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8006278:	6802      	ldr	r2, [r0, #0]
{
 800627a:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 800627c:	428a      	cmp	r2, r1
{
 800627e:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006280:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8006284:	9308      	str	r3, [sp, #32]
 8006286:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 800628a:	d02d      	beq.n	80062e8 <HAL_ADC_MspInit+0x74>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800628c:	4b51      	ldr	r3, [pc, #324]	; (80063d4 <HAL_ADC_MspInit+0x160>)
 800628e:	429a      	cmp	r2, r3
 8006290:	d005      	beq.n	800629e <HAL_ADC_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8006292:	4b51      	ldr	r3, [pc, #324]	; (80063d8 <HAL_ADC_MspInit+0x164>)
 8006294:	429a      	cmp	r2, r3
 8006296:	f000 8088 	beq.w	80063aa <HAL_ADC_MspInit+0x136>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800629a:	b00c      	add	sp, #48	; 0x30
 800629c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800629e:	4a4f      	ldr	r2, [pc, #316]	; (80063dc <HAL_ADC_MspInit+0x168>)
 80062a0:	6813      	ldr	r3, [r2, #0]
 80062a2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80062a4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80062a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80062a8:	d071      	beq.n	800638e <HAL_ADC_MspInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062aa:	4b4d      	ldr	r3, [pc, #308]	; (80063e0 <HAL_ADC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80062ac:	2402      	movs	r4, #2
 80062ae:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062b0:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062b6:	484b      	ldr	r0, [pc, #300]	; (80063e4 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062b8:	f042 0202 	orr.w	r2, r2, #2
 80062bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80062c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	9304      	str	r3, [sp, #16]
 80062ca:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80062cc:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062d0:	f003 fda4 	bl	8009e1c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80062d4:	2200      	movs	r2, #0
 80062d6:	2012      	movs	r0, #18
 80062d8:	4611      	mov	r1, r2
 80062da:	f002 f8af 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80062de:	2012      	movs	r0, #18
 80062e0:	f002 f8ea 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 80062e4:	b00c      	add	sp, #48	; 0x30
 80062e6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80062e8:	4a3c      	ldr	r2, [pc, #240]	; (80063dc <HAL_ADC_MspInit+0x168>)
 80062ea:	4604      	mov	r4, r0
 80062ec:	6813      	ldr	r3, [r2, #0]
 80062ee:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80062f0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80062f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80062f4:	d03d      	beq.n	8006372 <HAL_ADC_MspInit+0xfe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062f6:	4b3a      	ldr	r3, [pc, #232]	; (80063e0 <HAL_ADC_MspInit+0x16c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062f8:	a906      	add	r1, sp, #24
 80062fa:	483a      	ldr	r0, [pc, #232]	; (80063e4 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8006300:	4d39      	ldr	r5, [pc, #228]	; (80063e8 <HAL_ADC_MspInit+0x174>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006302:	f042 0202 	orr.w	r2, r2, #2
 8006306:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800630a:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800630c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006310:	f003 0302 	and.w	r3, r3, #2
 8006314:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006316:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006318:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800631a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800631e:	f003 fd7d 	bl	8009e1c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8006322:	4932      	ldr	r1, [pc, #200]	; (80063ec <HAL_ADC_MspInit+0x178>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006324:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006326:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006328:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800632a:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800632c:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006330:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006334:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006338:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800633c:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006344:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006348:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800634c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006350:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006352:	f002 fbcb 	bl	8008aec <HAL_DMA_Init>
 8006356:	2800      	cmp	r0, #0
 8006358:	d137      	bne.n	80063ca <HAL_ADC_MspInit+0x156>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800635a:	2200      	movs	r2, #0
 800635c:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800635e:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006360:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006362:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006364:	f002 f86a 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8006368:	2012      	movs	r0, #18
 800636a:	f002 f8a5 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 800636e:	b00c      	add	sp, #48	; 0x30
 8006370:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8006372:	4b1b      	ldr	r3, [pc, #108]	; (80063e0 <HAL_ADC_MspInit+0x16c>)
 8006374:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006378:	f042 0220 	orr.w	r2, r2, #32
 800637c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006380:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006384:	f003 0320 	and.w	r3, r3, #32
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	9b01      	ldr	r3, [sp, #4]
 800638c:	e7b3      	b.n	80062f6 <HAL_ADC_MspInit+0x82>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800638e:	4b14      	ldr	r3, [pc, #80]	; (80063e0 <HAL_ADC_MspInit+0x16c>)
 8006390:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006394:	f042 0220 	orr.w	r2, r2, #32
 8006398:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800639c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80063a0:	f003 0320 	and.w	r3, r3, #32
 80063a4:	9303      	str	r3, [sp, #12]
 80063a6:	9b03      	ldr	r3, [sp, #12]
 80063a8:	e77f      	b.n	80062aa <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80063aa:	f5a3 53e0 	sub.w	r3, r3, #7168	; 0x1c00
 80063ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80063b2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80063b6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80063ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063c2:	9305      	str	r3, [sp, #20]
 80063c4:	9b05      	ldr	r3, [sp, #20]
}
 80063c6:	b00c      	add	sp, #48	; 0x30
 80063c8:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80063ca:	f7fe fcfb 	bl	8004dc4 <Error_Handler>
 80063ce:	e7c4      	b.n	800635a <HAL_ADC_MspInit+0xe6>
 80063d0:	40022000 	.word	0x40022000
 80063d4:	40022100 	.word	0x40022100
 80063d8:	58026000 	.word	0x58026000
 80063dc:	2400c4b4 	.word	0x2400c4b4
 80063e0:	58024400 	.word	0x58024400
 80063e4:	58020400 	.word	0x58020400
 80063e8:	2400a440 	.word	0x2400a440
 80063ec:	40020010 	.word	0x40020010

080063f0 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 80063f0:	4b2c      	ldr	r3, [pc, #176]	; (80064a4 <HAL_DAC_MspInit+0xb4>)
 80063f2:	6802      	ldr	r2, [r0, #0]
{
 80063f4:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 80063f6:	429a      	cmp	r2, r3
{
 80063f8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063fa:	f04f 0400 	mov.w	r4, #0
 80063fe:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8006402:	9404      	str	r4, [sp, #16]
 8006404:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8006408:	d001      	beq.n	800640e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800640a:	b008      	add	sp, #32
 800640c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800640e:	4b26      	ldr	r3, [pc, #152]	; (80064a8 <HAL_DAC_MspInit+0xb8>)
 8006410:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006412:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006414:	4e25      	ldr	r6, [pc, #148]	; (80064ac <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8006416:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800641a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800641e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006422:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006426:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800642a:	9200      	str	r2, [sp, #0]
 800642c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800642e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800643a:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800643c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006440:	f003 0301 	and.w	r3, r3, #1
 8006444:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006446:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006448:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800644a:	4819      	ldr	r0, [pc, #100]	; (80064b0 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800644c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006450:	f003 fce4 	bl	8009e1c <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006454:	4a17      	ldr	r2, [pc, #92]	; (80064b4 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8006456:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006458:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800645a:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800645c:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800645e:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006460:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006464:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006466:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800646a:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800646c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006470:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006472:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006474:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006476:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800647a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800647e:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006480:	f002 fb34 	bl	8008aec <HAL_DMA_Init>
 8006484:	b958      	cbnz	r0, 800649e <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006486:	2200      	movs	r2, #0
 8006488:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800648a:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800648c:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800648e:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006490:	f001 ffd4 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006494:	2036      	movs	r0, #54	; 0x36
 8006496:	f002 f80f 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 800649a:	b008      	add	sp, #32
 800649c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800649e:	f7fe fc91 	bl	8004dc4 <Error_Handler>
 80064a2:	e7f0      	b.n	8006486 <HAL_DAC_MspInit+0x96>
 80064a4:	40007400 	.word	0x40007400
 80064a8:	58024400 	.word	0x58024400
 80064ac:	2400a4b8 	.word	0x2400a4b8
 80064b0:	58020000 	.word	0x58020000
 80064b4:	40020028 	.word	0x40020028

080064b8 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 80064b8:	4a1b      	ldr	r2, [pc, #108]	; (8006528 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064ba:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 80064bc:	6801      	ldr	r1, [r0, #0]
{
 80064be:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 80064c0:	4291      	cmp	r1, r2
{
 80064c2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064c4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80064c8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80064cc:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 80064ce:	d001      	beq.n	80064d4 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80064d0:	b008      	add	sp, #32
 80064d2:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80064d4:	4b15      	ldr	r3, [pc, #84]	; (800652c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80064d6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80064d8:	a902      	add	r1, sp, #8
 80064da:	4815      	ldr	r0, [pc, #84]	; (8006530 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80064dc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80064e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80064e8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80064ec:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80064f0:	9200      	str	r2, [sp, #0]
 80064f2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80064f4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80064f8:	f042 0202 	orr.w	r2, r2, #2
 80064fc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006500:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006504:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006506:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800650a:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8006520 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800650e:	9301      	str	r3, [sp, #4]
 8006510:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006512:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006516:	f003 fc81 	bl	8009e1c <HAL_GPIO_Init>
}
 800651a:	b008      	add	sp, #32
 800651c:	bd10      	pop	{r4, pc}
 800651e:	bf00      	nop
 8006520:	00000400 	.word	0x00000400
 8006524:	00000002 	.word	0x00000002
 8006528:	58002400 	.word	0x58002400
 800652c:	58024400 	.word	0x58024400
 8006530:	58020400 	.word	0x58020400
 8006534:	00000000 	.word	0x00000000

08006538 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM2)
 8006538:	6803      	ldr	r3, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800653a:	2200      	movs	r2, #0
{
 800653c:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 800653e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8006542:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006544:	e9cd 2206 	strd	r2, r2, [sp, #24]
 8006548:	e9cd 2208 	strd	r2, r2, [sp, #32]
 800654c:	920a      	str	r2, [sp, #40]	; 0x28
  if(htim_base->Instance==TIM2)
 800654e:	d022      	beq.n	8006596 <HAL_TIM_Base_MspInit+0x5e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8006550:	4945      	ldr	r1, [pc, #276]	; (8006668 <HAL_TIM_Base_MspInit+0x130>)
 8006552:	428b      	cmp	r3, r1
 8006554:	d035      	beq.n	80065c2 <HAL_TIM_Base_MspInit+0x8a>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8006556:	4945      	ldr	r1, [pc, #276]	; (800666c <HAL_TIM_Base_MspInit+0x134>)
 8006558:	428b      	cmp	r3, r1
 800655a:	d053      	beq.n	8006604 <HAL_TIM_Base_MspInit+0xcc>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 800655c:	4944      	ldr	r1, [pc, #272]	; (8006670 <HAL_TIM_Base_MspInit+0x138>)
 800655e:	428b      	cmp	r3, r1
 8006560:	d004      	beq.n	800656c <HAL_TIM_Base_MspInit+0x34>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM13)
 8006562:	4944      	ldr	r1, [pc, #272]	; (8006674 <HAL_TIM_Base_MspInit+0x13c>)
 8006564:	428b      	cmp	r3, r1
 8006566:	d063      	beq.n	8006630 <HAL_TIM_Base_MspInit+0xf8>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8006568:	b00c      	add	sp, #48	; 0x30
 800656a:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 800656c:	4b42      	ldr	r3, [pc, #264]	; (8006678 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800656e:	2101      	movs	r1, #1
 8006570:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006572:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006576:	f044 0420 	orr.w	r4, r4, #32
 800657a:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 800657e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006582:	f003 0320 	and.w	r3, r3, #32
 8006586:	9304      	str	r3, [sp, #16]
 8006588:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800658a:	f001 ff57 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800658e:	2037      	movs	r0, #55	; 0x37
 8006590:	f001 ff92 	bl	80084b8 <HAL_NVIC_EnableIRQ>
 8006594:	e7e8      	b.n	8006568 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006596:	4b38      	ldr	r3, [pc, #224]	; (8006678 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8006598:	2104      	movs	r1, #4
 800659a:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800659c:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 80065a0:	f044 0401 	orr.w	r4, r4, #1
 80065a4:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80065a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	9300      	str	r3, [sp, #0]
 80065b2:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80065b4:	f001 ff42 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80065b8:	201c      	movs	r0, #28
 80065ba:	f001 ff7d 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 80065be:	b00c      	add	sp, #48	; 0x30
 80065c0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80065c2:	4b2d      	ldr	r3, [pc, #180]	; (8006678 <HAL_TIM_Base_MspInit+0x140>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80065c4:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c6:	a906      	add	r1, sp, #24
 80065c8:	482c      	ldr	r0, [pc, #176]	; (800667c <HAL_TIM_Base_MspInit+0x144>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 80065ca:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80065ce:	4322      	orrs	r2, r4
 80065d0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80065d4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80065d8:	4022      	ands	r2, r4
 80065da:	9201      	str	r2, [sp, #4]
 80065dc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065de:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80065e2:	4322      	orrs	r2, r4
 80065e4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80065e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80065ec:	940a      	str	r4, [sp, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065ee:	4023      	ands	r3, r4
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80065f0:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8006660 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065f4:	9302      	str	r3, [sp, #8]
 80065f6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80065f8:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065fc:	f003 fc0e 	bl	8009e1c <HAL_GPIO_Init>
}
 8006600:	b00c      	add	sp, #48	; 0x30
 8006602:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006604:	4b1c      	ldr	r3, [pc, #112]	; (8006678 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006606:	2101      	movs	r1, #1
 8006608:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 800660a:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800660e:	f044 0410 	orr.w	r4, r4, #16
 8006612:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800661a:	f003 0310 	and.w	r3, r3, #16
 800661e:	9303      	str	r3, [sp, #12]
 8006620:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006622:	f001 ff0b 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006626:	2036      	movs	r0, #54	; 0x36
 8006628:	f001 ff46 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 800662c:	b00c      	add	sp, #48	; 0x30
 800662e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM13_CLK_ENABLE();
 8006630:	4b11      	ldr	r3, [pc, #68]	; (8006678 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 6, 0);
 8006632:	202c      	movs	r0, #44	; 0x2c
 8006634:	2106      	movs	r1, #6
    __HAL_RCC_TIM13_CLK_ENABLE();
 8006636:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800663a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800663e:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006642:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664a:	9305      	str	r3, [sp, #20]
 800664c:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 6, 0);
 800664e:	f001 fef5 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8006652:	202c      	movs	r0, #44	; 0x2c
 8006654:	f001 ff30 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 8006658:	e786      	b.n	8006568 <HAL_TIM_Base_MspInit+0x30>
 800665a:	bf00      	nop
 800665c:	f3af 8000 	nop.w
 8006660:	00000010 	.word	0x00000010
 8006664:	00000002 	.word	0x00000002
 8006668:	40000400 	.word	0x40000400
 800666c:	40001000 	.word	0x40001000
 8006670:	40001400 	.word	0x40001400
 8006674:	40001c00 	.word	0x40001c00
 8006678:	58024400 	.word	0x58024400
 800667c:	58020400 	.word	0x58020400

08006680 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8006680:	4a1d      	ldr	r2, [pc, #116]	; (80066f8 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006682:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8006684:	6801      	ldr	r1, [r0, #0]
{
 8006686:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 8006688:	4291      	cmp	r1, r2
{
 800668a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800668c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006690:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006694:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8006696:	d002      	beq.n	800669e <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006698:	b009      	add	sp, #36	; 0x24
 800669a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 800669e:	4b17      	ldr	r3, [pc, #92]	; (80066fc <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066a0:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80066a2:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 80066a4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80066a8:	f042 0204 	orr.w	r2, r2, #4
 80066ac:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80066b0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80066b4:	f002 0204 	and.w	r2, r2, #4
 80066b8:	9200      	str	r2, [sp, #0]
 80066ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80066c0:	f042 0208 	orr.w	r2, r2, #8
 80066c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80066c8:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066ce:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066d0:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80066d4:	480a      	ldr	r0, [pc, #40]	; (8006700 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80066d6:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066d8:	9301      	str	r3, [sp, #4]
 80066da:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80066dc:	ed9f 7b04 	vldr	d7, [pc, #16]	; 80066f0 <HAL_TIM_Encoder_MspInit+0x70>
 80066e0:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80066e4:	f003 fb9a 	bl	8009e1c <HAL_GPIO_Init>
}
 80066e8:	b009      	add	sp, #36	; 0x24
 80066ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80066ee:	bf00      	nop
 80066f0:	00003000 	.word	0x00003000
 80066f4:	00000002 	.word	0x00000002
 80066f8:	40000800 	.word	0x40000800
 80066fc:	58024400 	.word	0x58024400
 8006700:	58020c00 	.word	0x58020c00

08006704 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006704:	b5d0      	push	{r4, r6, r7, lr}
 8006706:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006708:	2100      	movs	r1, #0
{
 800670a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800670c:	22c0      	movs	r2, #192	; 0xc0
 800670e:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006710:	9108      	str	r1, [sp, #32]
 8006712:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8006716:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800671a:	f00b fa17 	bl	8011b4c <memset>
  if(huart->Instance==USART3)
 800671e:	4b2e      	ldr	r3, [pc, #184]	; (80067d8 <HAL_UART_MspInit+0xd4>)
 8006720:	6822      	ldr	r2, [r4, #0]
 8006722:	429a      	cmp	r2, r3
 8006724:	d001      	beq.n	800672a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006726:	b03a      	add	sp, #232	; 0xe8
 8006728:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800672a:	2202      	movs	r2, #2
 800672c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800672e:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006730:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006734:	f004 fd66 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8006738:	2800      	cmp	r0, #0
 800673a:	d149      	bne.n	80067d0 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800673c:	4b27      	ldr	r3, [pc, #156]	; (80067dc <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800673e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006742:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006744:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8006746:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800674a:	2600      	movs	r6, #0
 800674c:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 800674e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006752:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006756:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800675a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800675e:	9201      	str	r2, [sp, #4]
 8006760:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006762:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006766:	f042 0202 	orr.w	r2, r2, #2
 800676a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800676e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006772:	f002 0202 	and.w	r2, r2, #2
 8006776:	9202      	str	r2, [sp, #8]
 8006778:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800677a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800677e:	f042 0208 	orr.w	r2, r2, #8
 8006782:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800678a:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800678c:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006790:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006794:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006796:	a904      	add	r1, sp, #16
 8006798:	4811      	ldr	r0, [pc, #68]	; (80067e0 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800679a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800679c:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067a0:	f003 fb3c 	bl	8009e1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80067a4:	2302      	movs	r3, #2
 80067a6:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80067aa:	a904      	add	r1, sp, #16
 80067ac:	480d      	ldr	r0, [pc, #52]	; (80067e4 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80067ae:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80067b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067b4:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80067b8:	f003 fb30 	bl	8009e1c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80067bc:	2200      	movs	r2, #0
 80067be:	2101      	movs	r1, #1
 80067c0:	2027      	movs	r0, #39	; 0x27
 80067c2:	f001 fe3b 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80067c6:	2027      	movs	r0, #39	; 0x27
 80067c8:	f001 fe76 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 80067cc:	b03a      	add	sp, #232	; 0xe8
 80067ce:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 80067d0:	f7fe faf8 	bl	8004dc4 <Error_Handler>
 80067d4:	e7b2      	b.n	800673c <HAL_UART_MspInit+0x38>
 80067d6:	bf00      	nop
 80067d8:	40004800 	.word	0x40004800
 80067dc:	58024400 	.word	0x58024400
 80067e0:	58020400 	.word	0x58020400
 80067e4:	58020c00 	.word	0x58020c00

080067e8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80067e8:	b510      	push	{r4, lr}
 80067ea:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067ec:	2100      	movs	r1, #0
{
 80067ee:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067f0:	22c0      	movs	r2, #192	; 0xc0
 80067f2:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067f4:	9106      	str	r1, [sp, #24]
 80067f6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80067fa:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067fe:	f00b f9a5 	bl	8011b4c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8006802:	4b27      	ldr	r3, [pc, #156]	; (80068a0 <HAL_PCD_MspInit+0xb8>)
 8006804:	6822      	ldr	r2, [r4, #0]
 8006806:	429a      	cmp	r2, r3
 8006808:	d001      	beq.n	800680e <HAL_PCD_MspInit+0x26>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800680a:	b038      	add	sp, #224	; 0xe0
 800680c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800680e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8006890 <HAL_PCD_MspInit+0xa8>
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8006812:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006816:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006818:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800681c:	932a      	str	r3, [sp, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800681e:	f004 fcf1 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8006822:	bb90      	cbnz	r0, 800688a <HAL_PCD_MspInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006824:	4c1f      	ldr	r4, [pc, #124]	; (80068a4 <HAL_PCD_MspInit+0xbc>)
    HAL_PWREx_EnableUSBVoltageDetector();
 8006826:	f003 fd8f 	bl	800a348 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800682a:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800682c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800682e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006832:	481d      	ldr	r0, [pc, #116]	; (80068a8 <HAL_PCD_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006834:	f043 0301 	orr.w	r3, r3, #1
 8006838:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800683c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006840:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006842:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006844:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006848:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006898 <HAL_PCD_MspInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006850:	2300      	movs	r3, #0
 8006852:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006856:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800685a:	f003 fadf 	bl	8009e1c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800685e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 4, 0);
 8006862:	2200      	movs	r2, #0
 8006864:	2104      	movs	r1, #4
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006866:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 4, 0);
 800686a:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800686c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006870:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8006874:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006878:	9301      	str	r3, [sp, #4]
 800687a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 4, 0);
 800687c:	f001 fdde 	bl	800843c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006880:	2065      	movs	r0, #101	; 0x65
 8006882:	f001 fe19 	bl	80084b8 <HAL_NVIC_EnableIRQ>
}
 8006886:	b038      	add	sp, #224	; 0xe0
 8006888:	bd10      	pop	{r4, pc}
      Error_Handler();
 800688a:	f7fe fa9b 	bl	8004dc4 <Error_Handler>
 800688e:	e7c9      	b.n	8006824 <HAL_PCD_MspInit+0x3c>
 8006890:	00040000 	.word	0x00040000
 8006894:	00000000 	.word	0x00000000
 8006898:	00001800 	.word	0x00001800
 800689c:	00000002 	.word	0x00000002
 80068a0:	40080000 	.word	0x40080000
 80068a4:	58024400 	.word	0x58024400
 80068a8:	58020000 	.word	0x58020000

080068ac <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop

080068b0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80068b0:	e7fe      	b.n	80068b0 <HardFault_Handler>
 80068b2:	bf00      	nop

080068b4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80068b4:	e7fe      	b.n	80068b4 <MemManage_Handler>
 80068b6:	bf00      	nop

080068b8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80068b8:	e7fe      	b.n	80068b8 <BusFault_Handler>
 80068ba:	bf00      	nop

080068bc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80068bc:	e7fe      	b.n	80068bc <UsageFault_Handler>
 80068be:	bf00      	nop

080068c0 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 80068c0:	f000 b9aa 	b.w	8006c18 <ADC3_IRQHandler>

080068c4 <DebugMon_Handler>:
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop

080068c8 <PendSV_Handler>:
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop

080068cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80068cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80068ce:	f000 f9fb 	bl	8006cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 80068d2:	4b0d      	ldr	r3, [pc, #52]	; (8006908 <SysTick_Handler+0x3c>)
 80068d4:	490d      	ldr	r1, [pc, #52]	; (800690c <SysTick_Handler+0x40>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a0d      	ldr	r2, [pc, #52]	; (8006910 <SysTick_Handler+0x44>)
 80068da:	fb01 f303 	mul.w	r3, r1, r3
 80068de:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 80068e2:	d310      	bcc.n	8006906 <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 80068e4:	490b      	ldr	r1, [pc, #44]	; (8006914 <SysTick_Handler+0x48>)
 80068e6:	4a0c      	ldr	r2, [pc, #48]	; (8006918 <SysTick_Handler+0x4c>)
 80068e8:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 80068ea:	480c      	ldr	r0, [pc, #48]	; (800691c <SysTick_Handler+0x50>)
		SystemSeconds++;
 80068ec:	3301      	adds	r3, #1
 80068ee:	fb03 f202 	mul.w	r2, r3, r2
 80068f2:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 80068f4:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 80068f8:	d305      	bcc.n	8006906 <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 80068fa:	4a09      	ldr	r2, [pc, #36]	; (8006920 <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 80068fc:	2000      	movs	r0, #0
			SystemMinutes++;
 80068fe:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 8006900:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 8006902:	3301      	adds	r3, #1
 8006904:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8006906:	bd08      	pop	{r3, pc}
 8006908:	2400c4fc 	.word	0x2400c4fc
 800690c:	26e978d5 	.word	0x26e978d5
 8006910:	00418937 	.word	0x00418937
 8006914:	240061a0 	.word	0x240061a0
 8006918:	eeeeeeef 	.word	0xeeeeeeef
 800691c:	04444444 	.word	0x04444444
 8006920:	2400619c 	.word	0x2400619c

08006924 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006924:	4801      	ldr	r0, [pc, #4]	; (800692c <DMA1_Stream0_IRQHandler+0x8>)
 8006926:	f002 bf29 	b.w	800977c <HAL_DMA_IRQHandler>
 800692a:	bf00      	nop
 800692c:	2400a440 	.word	0x2400a440

08006930 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8006930:	4801      	ldr	r0, [pc, #4]	; (8006938 <DMA1_Stream1_IRQHandler+0x8>)
 8006932:	f002 bf23 	b.w	800977c <HAL_DMA_IRQHandler>
 8006936:	bf00      	nop
 8006938:	2400a4b8 	.word	0x2400a4b8

0800693c <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800693c:	4804      	ldr	r0, [pc, #16]	; (8006950 <ADC_IRQHandler+0x14>)
{
 800693e:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8006940:	f000 fab0 	bl	8006ea4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006944:	4803      	ldr	r0, [pc, #12]	; (8006954 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 800694a:	f000 baab 	b.w	8006ea4 <HAL_ADC_IRQHandler>
 800694e:	bf00      	nop
 8006950:	2400a2fc 	.word	0x2400a2fc
 8006954:	2400a360 	.word	0x2400a360

08006958 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006958:	4801      	ldr	r0, [pc, #4]	; (8006960 <TIM2_IRQHandler+0x8>)
 800695a:	f006 bb45 	b.w	800cfe8 <HAL_TIM_IRQHandler>
 800695e:	bf00      	nop
 8006960:	2400aac0 	.word	0x2400aac0

08006964 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006964:	4801      	ldr	r0, [pc, #4]	; (800696c <USART3_IRQHandler+0x8>)
 8006966:	f006 bc67 	b.w	800d238 <HAL_UART_IRQHandler>
 800696a:	bf00      	nop
 800696c:	2400ac3c 	.word	0x2400ac3c

08006970 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 8006970:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006974:	f003 bb96 	b.w	800a0a4 <HAL_GPIO_EXTI_IRQHandler>

08006978 <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8006978:	4801      	ldr	r0, [pc, #4]	; (8006980 <TIM8_UP_TIM13_IRQHandler+0x8>)
 800697a:	f006 bb35 	b.w	800cfe8 <HAL_TIM_IRQHandler>
 800697e:	bf00      	nop
 8006980:	2400aa74 	.word	0x2400aa74

08006984 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8006984:	4804      	ldr	r0, [pc, #16]	; (8006998 <TIM6_DAC_IRQHandler+0x14>)
{
 8006986:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8006988:	f001 fec6 	bl	8008718 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800698c:	4803      	ldr	r0, [pc, #12]	; (800699c <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800698e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8006992:	f006 bb29 	b.w	800cfe8 <HAL_TIM_IRQHandler>
 8006996:	bf00      	nop
 8006998:	2400a42c 	.word	0x2400a42c
 800699c:	2400aba4 	.word	0x2400aba4

080069a0 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80069a0:	4801      	ldr	r0, [pc, #4]	; (80069a8 <TIM7_IRQHandler+0x8>)
 80069a2:	f006 bb21 	b.w	800cfe8 <HAL_TIM_IRQHandler>
 80069a6:	bf00      	nop
 80069a8:	2400abf0 	.word	0x2400abf0

080069ac <OTG_FS_IRQHandler>:
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(BOARD_DEVICE_RHPORT_NUM);
 80069ac:	2000      	movs	r0, #0
 80069ae:	f00a bc0f 	b.w	80111d0 <dcd_int_handler>
 80069b2:	bf00      	nop

080069b4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80069b4:	2001      	movs	r0, #1
 80069b6:	4770      	bx	lr

080069b8 <_kill>:

int _kill(int pid, int sig)
{
 80069b8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80069ba:	f00b f87d 	bl	8011ab8 <__errno>
 80069be:	2216      	movs	r2, #22
 80069c0:	4603      	mov	r3, r0
	return -1;
}
 80069c2:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 80069c6:	601a      	str	r2, [r3, #0]
}
 80069c8:	bd08      	pop	{r3, pc}
 80069ca:	bf00      	nop

080069cc <_exit>:

void _exit (int status)
{
 80069cc:	b508      	push	{r3, lr}
	errno = EINVAL;
 80069ce:	f00b f873 	bl	8011ab8 <__errno>
 80069d2:	2316      	movs	r3, #22
 80069d4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80069d6:	e7fe      	b.n	80069d6 <_exit+0xa>

080069d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80069d8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069da:	1e16      	subs	r6, r2, #0
 80069dc:	dd07      	ble.n	80069ee <_read+0x16>
 80069de:	460c      	mov	r4, r1
 80069e0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80069e2:	f3af 8000 	nop.w
 80069e6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069ea:	42a5      	cmp	r5, r4
 80069ec:	d1f9      	bne.n	80069e2 <_read+0xa>
	}

return len;
}
 80069ee:	4630      	mov	r0, r6
 80069f0:	bd70      	pop	{r4, r5, r6, pc}
 80069f2:	bf00      	nop

080069f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80069f4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069f6:	1e16      	subs	r6, r2, #0
 80069f8:	dd07      	ble.n	8006a0a <_write+0x16>
 80069fa:	460c      	mov	r4, r1
 80069fc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80069fe:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006a02:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a06:	42ac      	cmp	r4, r5
 8006a08:	d1f9      	bne.n	80069fe <_write+0xa>
	}
	return len;
}
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	bd70      	pop	{r4, r5, r6, pc}
 8006a0e:	bf00      	nop

08006a10 <_close>:

int _close(int file)
{
	return -1;
}
 8006a10:	f04f 30ff 	mov.w	r0, #4294967295
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop

08006a18 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8006a1c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8006a1e:	604b      	str	r3, [r1, #4]
}
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop

08006a24 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006a24:	2001      	movs	r0, #1
 8006a26:	4770      	bx	lr

08006a28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006a28:	2000      	movs	r0, #0
 8006a2a:	4770      	bx	lr

08006a2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006a2c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006a2e:	4c0d      	ldr	r4, [pc, #52]	; (8006a64 <_sbrk+0x38>)
{
 8006a30:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a32:	490d      	ldr	r1, [pc, #52]	; (8006a68 <_sbrk+0x3c>)
 8006a34:	4d0d      	ldr	r5, [pc, #52]	; (8006a6c <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8006a36:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a38:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8006a3a:	b12a      	cbz	r2, 8006a48 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006a3c:	4413      	add	r3, r2
 8006a3e:	428b      	cmp	r3, r1
 8006a40:	d808      	bhi.n	8006a54 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8006a42:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8006a44:	6023      	str	r3, [r4, #0]
}
 8006a46:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8006a48:	4809      	ldr	r0, [pc, #36]	; (8006a70 <_sbrk+0x44>)
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8006a4e:	4413      	add	r3, r2
 8006a50:	428b      	cmp	r3, r1
 8006a52:	d9f6      	bls.n	8006a42 <_sbrk+0x16>
    errno = ENOMEM;
 8006a54:	f00b f830 	bl	8011ab8 <__errno>
 8006a58:	230c      	movs	r3, #12
    return (void *)-1;
 8006a5a:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8006a5e:	6003      	str	r3, [r0, #0]
}
 8006a60:	4610      	mov	r0, r2
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	2400c4b8 	.word	0x2400c4b8
 8006a68:	24080000 	.word	0x24080000
 8006a6c:	00000620 	.word	0x00000620
 8006a70:	2400d258 	.word	0x2400d258

08006a74 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006a74:	4929      	ldr	r1, [pc, #164]	; (8006b1c <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006a76:	4a2a      	ldr	r2, [pc, #168]	; (8006b20 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006a78:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8006a80:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006a86:	6813      	ldr	r3, [r2, #0]
 8006a88:	f003 030f 	and.w	r3, r3, #15
 8006a8c:	2b06      	cmp	r3, #6
 8006a8e:	d805      	bhi.n	8006a9c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006a90:	6813      	ldr	r3, [r2, #0]
 8006a92:	f023 030f 	bic.w	r3, r3, #15
 8006a96:	f043 0307 	orr.w	r3, r3, #7
 8006a9a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8006a9c:	4b21      	ldr	r3, [pc, #132]	; (8006b24 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006a9e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8006aa0:	4a21      	ldr	r2, [pc, #132]	; (8006b28 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8006aa2:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006aa4:	481e      	ldr	r0, [pc, #120]	; (8006b20 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8006aa6:	f041 0101 	orr.w	r1, r1, #1
 8006aaa:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006aac:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8006aae:	6819      	ldr	r1, [r3, #0]
 8006ab0:	400a      	ands	r2, r1
 8006ab2:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006ab4:	6803      	ldr	r3, [r0, #0]
 8006ab6:	071b      	lsls	r3, r3, #28
 8006ab8:	d505      	bpl.n	8006ac6 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006aba:	6803      	ldr	r3, [r0, #0]
 8006abc:	f023 030f 	bic.w	r3, r3, #15
 8006ac0:	f043 0307 	orr.w	r3, r3, #7
 8006ac4:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8006ac6:	4b17      	ldr	r3, [pc, #92]	; (8006b24 <SystemInit+0xb0>)
 8006ac8:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8006aca:	4918      	ldr	r1, [pc, #96]	; (8006b2c <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8006acc:	4c18      	ldr	r4, [pc, #96]	; (8006b30 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8006ace:	4819      	ldr	r0, [pc, #100]	; (8006b34 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8006ad0:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8006ad2:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8006ad4:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8006ad6:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8006ad8:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8006ada:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8006adc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006ade:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006ae0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8006ae2:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8006ae4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006ae6:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006ae8:	4c13      	ldr	r4, [pc, #76]	; (8006b38 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8006aea:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006aee:	4913      	ldr	r1, [pc, #76]	; (8006b3c <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8006af0:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8006af2:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	4019      	ands	r1, r3
 8006af8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8006afc:	d203      	bcs.n	8006b06 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8006afe:	4b10      	ldr	r3, [pc, #64]	; (8006b40 <SystemInit+0xcc>)
 8006b00:	2201      	movs	r2, #1
 8006b02:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006b06:	490f      	ldr	r1, [pc, #60]	; (8006b44 <SystemInit+0xd0>)
 8006b08:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006b0c:	4b03      	ldr	r3, [pc, #12]	; (8006b1c <SystemInit+0xa8>)
 8006b0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006b12:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8006b14:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006b18:	609a      	str	r2, [r3, #8]
}
 8006b1a:	4770      	bx	lr
 8006b1c:	e000ed00 	.word	0xe000ed00
 8006b20:	52002000 	.word	0x52002000
 8006b24:	58024400 	.word	0x58024400
 8006b28:	eaf6ed7f 	.word	0xeaf6ed7f
 8006b2c:	01010280 	.word	0x01010280
 8006b30:	02020200 	.word	0x02020200
 8006b34:	01ff0000 	.word	0x01ff0000
 8006b38:	5c001000 	.word	0x5c001000
 8006b3c:	ffff0000 	.word	0xffff0000
 8006b40:	51008000 	.word	0x51008000
 8006b44:	52004000 	.word	0x52004000

08006b48 <tud_descriptor_device_cb>:
// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
	return (uint8_t const *)&desc_device;
}
 8006b48:	4800      	ldr	r0, [pc, #0]	; (8006b4c <tud_descriptor_device_cb+0x4>)
 8006b4a:	4770      	bx	lr
 8006b4c:	0801d01c 	.word	0x0801d01c

08006b50 <tud_descriptor_configuration_cb>:
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
	(void)index; // for multiple configurations
	return desc_configuration;
}
 8006b50:	4800      	ldr	r0, [pc, #0]	; (8006b54 <tud_descriptor_configuration_cb+0x4>)
 8006b52:	4770      	bx	lr
 8006b54:	0801ce98 	.word	0x0801ce98

08006b58 <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid)
{
 8006b58:	b538      	push	{r3, r4, r5, lr}
	(void)langid;

	uint8_t chr_count;

	if (index == 0)
 8006b5a:	b948      	cbnz	r0, 8006b70 <tud_descriptor_string_cb+0x18>
	{
		memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8006b5c:	4a18      	ldr	r2, [pc, #96]	; (8006bc0 <tud_descriptor_string_cb+0x68>)
 8006b5e:	f44f 7341 	mov.w	r3, #772	; 0x304
 8006b62:	4d18      	ldr	r5, [pc, #96]	; (8006bc4 <tud_descriptor_string_cb+0x6c>)
 8006b64:	6812      	ldr	r2, [r2, #0]
 8006b66:	8812      	ldrh	r2, [r2, #0]
 8006b68:	806a      	strh	r2, [r5, #2]
	}

	// first byte is length (including header), second byte is string type
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));

	return _desc_str;
 8006b6a:	4816      	ldr	r0, [pc, #88]	; (8006bc4 <tud_descriptor_string_cb+0x6c>)
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 8006b6c:	802b      	strh	r3, [r5, #0]
}
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 8006b70:	2806      	cmp	r0, #6
 8006b72:	d81f      	bhi.n	8006bb4 <tud_descriptor_string_cb+0x5c>
		const char* str = string_desc_arr[index];
 8006b74:	4b12      	ldr	r3, [pc, #72]	; (8006bc0 <tud_descriptor_string_cb+0x68>)
 8006b76:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
		chr_count = (uint8_t) strlen(str);
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	f7f9 fc10 	bl	80003a0 <strlen>
 8006b80:	b2c0      	uxtb	r0, r0
		if (chr_count > 31) chr_count = 31;
 8006b82:	281f      	cmp	r0, #31
 8006b84:	4602      	mov	r2, r0
 8006b86:	bf28      	it	cs
 8006b88:	221f      	movcs	r2, #31
		for (uint8_t i = 0; i < chr_count; i++)
 8006b8a:	b1a8      	cbz	r0, 8006bb8 <tud_descriptor_string_cb+0x60>
 8006b8c:	4d0d      	ldr	r5, [pc, #52]	; (8006bc4 <tud_descriptor_string_cb+0x6c>)
 8006b8e:	1e60      	subs	r0, r4, #1
 8006b90:	2300      	movs	r3, #0
 8006b92:	4629      	mov	r1, r5
			_desc_str[1 + i] = str[i];
 8006b94:	3301      	adds	r3, #1
 8006b96:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	f821 4f02 	strh.w	r4, [r1, #2]!
		for (uint8_t i = 0; i < chr_count; i++)
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d8f7      	bhi.n	8006b94 <tud_descriptor_string_cb+0x3c>
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 8006ba4:	1c53      	adds	r3, r2, #1
	return _desc_str;
 8006ba6:	4807      	ldr	r0, [pc, #28]	; (8006bc4 <tud_descriptor_string_cb+0x6c>)
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006bb0:	802b      	strh	r3, [r5, #0]
	return _desc_str;
 8006bb2:	e7dc      	b.n	8006b6e <tud_descriptor_string_cb+0x16>
		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 8006bb4:	2000      	movs	r0, #0
}
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
		for (uint8_t i = 0; i < chr_count; i++)
 8006bb8:	f240 3302 	movw	r3, #770	; 0x302
 8006bbc:	4d01      	ldr	r5, [pc, #4]	; (8006bc4 <tud_descriptor_string_cb+0x6c>)
 8006bbe:	e7d4      	b.n	8006b6a <tud_descriptor_string_cb+0x12>
 8006bc0:	2400031c 	.word	0x2400031c
 8006bc4:	2400c4bc 	.word	0x2400c4bc

08006bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006bc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006c00 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006bcc:	f7ff ff52 	bl	8006a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006bd0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006bd2:	e003      	b.n	8006bdc <LoopCopyDataInit>

08006bd4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006bd4:	4b0b      	ldr	r3, [pc, #44]	; (8006c04 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8006bd6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006bd8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006bda:	3104      	adds	r1, #4

08006bdc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006bdc:	480a      	ldr	r0, [pc, #40]	; (8006c08 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8006bde:	4b0b      	ldr	r3, [pc, #44]	; (8006c0c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8006be0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006be2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006be4:	d3f6      	bcc.n	8006bd4 <CopyDataInit>
  ldr  r2, =_sbss
 8006be6:	4a0a      	ldr	r2, [pc, #40]	; (8006c10 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8006be8:	e002      	b.n	8006bf0 <LoopFillZerobss>

08006bea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006bea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006bec:	f842 3b04 	str.w	r3, [r2], #4

08006bf0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006bf0:	4b08      	ldr	r3, [pc, #32]	; (8006c14 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8006bf2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006bf4:	d3f9      	bcc.n	8006bea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006bf6:	f00a ff77 	bl	8011ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006bfa:	f7fe fd79 	bl	80056f0 <main>
  bx  lr    
 8006bfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006c00:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8006c04:	0801e850 	.word	0x0801e850
  ldr  r0, =_sdata
 8006c08:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8006c0c:	24000524 	.word	0x24000524
  ldr  r2, =_sbss
 8006c10:	24000540 	.word	0x24000540
  ldr  r3, = _ebss
 8006c14:	2400d258 	.word	0x2400d258

08006c18 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c18:	e7fe      	b.n	8006c18 <ADC3_IRQHandler>
	...

08006c1c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006c1c:	4b0f      	ldr	r3, [pc, #60]	; (8006c5c <HAL_InitTick+0x40>)
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	b90b      	cbnz	r3, 8006c26 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8006c22:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8006c24:	4770      	bx	lr
{
 8006c26:	b510      	push	{r4, lr}
 8006c28:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006c2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c2e:	4a0c      	ldr	r2, [pc, #48]	; (8006c60 <HAL_InitTick+0x44>)
 8006c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c34:	6810      	ldr	r0, [r2, #0]
 8006c36:	fbb0 f0f3 	udiv	r0, r0, r3
 8006c3a:	f001 fc4b 	bl	80084d4 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006c3e:	2c0f      	cmp	r4, #15
 8006c40:	d800      	bhi.n	8006c44 <HAL_InitTick+0x28>
 8006c42:	b108      	cbz	r0, 8006c48 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8006c44:	2001      	movs	r0, #1
}
 8006c46:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006c48:	2200      	movs	r2, #0
 8006c4a:	4621      	mov	r1, r4
 8006c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c50:	f001 fbf4 	bl	800843c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006c54:	4b03      	ldr	r3, [pc, #12]	; (8006c64 <HAL_InitTick+0x48>)
 8006c56:	2000      	movs	r0, #0
 8006c58:	601c      	str	r4, [r3, #0]
}
 8006c5a:	bd10      	pop	{r4, pc}
 8006c5c:	24000338 	.word	0x24000338
 8006c60:	24000314 	.word	0x24000314
 8006c64:	2400033c 	.word	0x2400033c

08006c68 <HAL_Init>:
{
 8006c68:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c6a:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c6c:	4c12      	ldr	r4, [pc, #72]	; (8006cb8 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c6e:	f001 fbd3 	bl	8008418 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c72:	f003 ff3b 	bl	800aaec <HAL_RCC_GetSysClockFreq>
 8006c76:	4b11      	ldr	r3, [pc, #68]	; (8006cbc <HAL_Init+0x54>)
 8006c78:	4911      	ldr	r1, [pc, #68]	; (8006cc0 <HAL_Init+0x58>)
 8006c7a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c7c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c7e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c82:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c86:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c88:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c8a:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8006c8e:	490d      	ldr	r1, [pc, #52]	; (8006cc4 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c90:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c94:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c96:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8006c9a:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006c9c:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c9e:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006ca0:	f7ff ffbc 	bl	8006c1c <HAL_InitTick>
 8006ca4:	b110      	cbz	r0, 8006cac <HAL_Init+0x44>
    return HAL_ERROR;
 8006ca6:	2401      	movs	r4, #1
}
 8006ca8:	4620      	mov	r0, r4
 8006caa:	bd10      	pop	{r4, pc}
 8006cac:	4604      	mov	r4, r0
  HAL_MspInit();
 8006cae:	f7ff fab5 	bl	800621c <HAL_MspInit>
}
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	bd10      	pop	{r4, pc}
 8006cb6:	bf00      	nop
 8006cb8:	24000318 	.word	0x24000318
 8006cbc:	58024400 	.word	0x58024400
 8006cc0:	0801ce30 	.word	0x0801ce30
 8006cc4:	24000314 	.word	0x24000314

08006cc8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8006cc8:	4a03      	ldr	r2, [pc, #12]	; (8006cd8 <HAL_IncTick+0x10>)
 8006cca:	4b04      	ldr	r3, [pc, #16]	; (8006cdc <HAL_IncTick+0x14>)
 8006ccc:	6811      	ldr	r1, [r2, #0]
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	440b      	add	r3, r1
 8006cd2:	6013      	str	r3, [r2, #0]
}
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	2400c4fc 	.word	0x2400c4fc
 8006cdc:	24000338 	.word	0x24000338

08006ce0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8006ce0:	4b01      	ldr	r3, [pc, #4]	; (8006ce8 <HAL_GetTick+0x8>)
 8006ce2:	6818      	ldr	r0, [r3, #0]
}
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	2400c4fc 	.word	0x2400c4fc

08006cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006cf0:	f7ff fff6 	bl	8006ce0 <HAL_GetTick>
 8006cf4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006cf6:	1c63      	adds	r3, r4, #1
 8006cf8:	d002      	beq.n	8006d00 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8006cfa:	4b04      	ldr	r3, [pc, #16]	; (8006d0c <HAL_Delay+0x20>)
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006d00:	f7ff ffee 	bl	8006ce0 <HAL_GetTick>
 8006d04:	1b43      	subs	r3, r0, r5
 8006d06:	42a3      	cmp	r3, r4
 8006d08:	d3fa      	bcc.n	8006d00 <HAL_Delay+0x14>
  {
  }
}
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
 8006d0c:	24000338 	.word	0x24000338

08006d10 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8006d10:	4b01      	ldr	r3, [pc, #4]	; (8006d18 <HAL_GetREVID+0x8>)
 8006d12:	6818      	ldr	r0, [r3, #0]
}
 8006d14:	0c00      	lsrs	r0, r0, #16
 8006d16:	4770      	bx	lr
 8006d18:	5c001000 	.word	0x5c001000

08006d1c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8006d1c:	4a03      	ldr	r2, [pc, #12]	; (8006d2c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8006d1e:	6813      	ldr	r3, [r2, #0]
 8006d20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d24:	4318      	orrs	r0, r3
 8006d26:	6010      	str	r0, [r2, #0]
}
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	58003c00 	.word	0x58003c00

08006d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8006d30:	4a03      	ldr	r2, [pc, #12]	; (8006d40 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8006d32:	6813      	ldr	r3, [r2, #0]
 8006d34:	f023 0302 	bic.w	r3, r3, #2
 8006d38:	4318      	orrs	r0, r3
 8006d3a:	6010      	str	r0, [r2, #0]
}
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	58003c00 	.word	0x58003c00

08006d44 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8006d44:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8006d46:	4c0a      	ldr	r4, [pc, #40]	; (8006d70 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	f043 0301 	orr.w	r3, r3, #1
 8006d4e:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006d50:	f7ff ffc6 	bl	8006ce0 <HAL_GetTick>
 8006d54:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8006d56:	e004      	b.n	8006d62 <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8006d58:	f7ff ffc2 	bl	8006ce0 <HAL_GetTick>
 8006d5c:	1b40      	subs	r0, r0, r5
 8006d5e:	280a      	cmp	r0, #10
 8006d60:	d804      	bhi.n	8006d6c <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	071b      	lsls	r3, r3, #28
 8006d66:	d5f7      	bpl.n	8006d58 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8006d68:	2000      	movs	r0, #0
}
 8006d6a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8006d6c:	2003      	movs	r0, #3
}
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	58003c00 	.word	0x58003c00

08006d74 <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d74:	4a41      	ldr	r2, [pc, #260]	; (8006e7c <HAL_ADC_PollForConversion+0x108>)
 8006d76:	6803      	ldr	r3, [r0, #0]
 8006d78:	4293      	cmp	r3, r2
{
 8006d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d7e:	4605      	mov	r5, r0
 8006d80:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d82:	d05a      	beq.n	8006e3a <HAL_ADC_PollForConversion+0xc6>
 8006d84:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d056      	beq.n	8006e3a <HAL_ADC_PollForConversion+0xc6>
 8006d8c:	4a3c      	ldr	r2, [pc, #240]	; (8006e80 <HAL_ADC_PollForConversion+0x10c>)

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006d8e:	692c      	ldr	r4, [r5, #16]
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006d90:	6897      	ldr	r7, [r2, #8]
 8006d92:	2c08      	cmp	r4, #8
 8006d94:	f007 071f 	and.w	r7, r7, #31
 8006d98:	d00a      	beq.n	8006db0 <HAL_ADC_PollForConversion+0x3c>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d9a:	2f09      	cmp	r7, #9
 8006d9c:	d84f      	bhi.n	8006e3e <HAL_ADC_PollForConversion+0xca>
 8006d9e:	f240 2121 	movw	r1, #545	; 0x221
 8006da2:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006da4:	07c9      	lsls	r1, r1, #31
 8006da6:	d54a      	bpl.n	8006e3e <HAL_ADC_PollForConversion+0xca>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	07da      	lsls	r2, r3, #31
 8006dac:	d44b      	bmi.n	8006e46 <HAL_ADC_PollForConversion+0xd2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006dae:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006db0:	f7ff ff96 	bl	8006ce0 <HAL_GetTick>

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006db4:	682a      	ldr	r2, [r5, #0]
  tickstart = HAL_GetTick();
 8006db6:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006db8:	1c73      	adds	r3, r6, #1
 8006dba:	d127      	bne.n	8006e0c <HAL_ADC_PollForConversion+0x98>
 8006dbc:	6813      	ldr	r3, [r2, #0]
 8006dbe:	421c      	tst	r4, r3
 8006dc0:	d0fc      	beq.n	8006dbc <HAL_ADC_PollForConversion+0x48>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006dc2:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006dc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006dc8:	656b      	str	r3, [r5, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006dca:	68d3      	ldr	r3, [r2, #12]
 8006dcc:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8006dd0:	d10f      	bne.n	8006df2 <HAL_ADC_PollForConversion+0x7e>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006dd2:	7d6b      	ldrb	r3, [r5, #21]
 8006dd4:	b96b      	cbnz	r3, 8006df2 <HAL_ADC_PollForConversion+0x7e>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006dd6:	6813      	ldr	r3, [r2, #0]
 8006dd8:	0718      	lsls	r0, r3, #28
 8006dda:	d50a      	bpl.n	8006df2 <HAL_ADC_PollForConversion+0x7e>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006ddc:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006dde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006de2:	656b      	str	r3, [r5, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006de4:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006de6:	04d9      	lsls	r1, r3, #19
 8006de8:	d403      	bmi.n	8006df2 <HAL_ADC_PollForConversion+0x7e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006dea:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006dec:	f043 0301 	orr.w	r3, r3, #1
 8006df0:	656b      	str	r3, [r5, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006df2:	4b24      	ldr	r3, [pc, #144]	; (8006e84 <HAL_ADC_PollForConversion+0x110>)
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d031      	beq.n	8006e5c <HAL_ADC_PollForConversion+0xe8>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006df8:	68d0      	ldr	r0, [r2, #12]
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006dfa:	2c08      	cmp	r4, #8
 8006dfc:	d02a      	beq.n	8006e54 <HAL_ADC_PollForConversion+0xe0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006dfe:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8006e02:	d137      	bne.n	8006e74 <HAL_ADC_PollForConversion+0x100>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006e04:	230c      	movs	r3, #12
 8006e06:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8006e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006e0c:	6813      	ldr	r3, [r2, #0]
 8006e0e:	4223      	tst	r3, r4
 8006e10:	d1d7      	bne.n	8006dc2 <HAL_ADC_PollForConversion+0x4e>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006e12:	f7ff ff65 	bl	8006ce0 <HAL_GetTick>
 8006e16:	eba0 0008 	sub.w	r0, r0, r8
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006e1a:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006e1c:	42b0      	cmp	r0, r6
 8006e1e:	d801      	bhi.n	8006e24 <HAL_ADC_PollForConversion+0xb0>
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	d1c9      	bne.n	8006db8 <HAL_ADC_PollForConversion+0x44>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006e24:	6813      	ldr	r3, [r2, #0]
 8006e26:	4023      	ands	r3, r4
 8006e28:	d1c6      	bne.n	8006db8 <HAL_ADC_PollForConversion+0x44>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006e2a:	6d6a      	ldr	r2, [r5, #84]	; 0x54
          return HAL_TIMEOUT;
 8006e2c:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 8006e2e:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006e32:	f042 0204 	orr.w	r2, r2, #4
 8006e36:	656a      	str	r2, [r5, #84]	; 0x54
          return HAL_TIMEOUT;
 8006e38:	e7e6      	b.n	8006e08 <HAL_ADC_PollForConversion+0x94>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e3a:	4a13      	ldr	r2, [pc, #76]	; (8006e88 <HAL_ADC_PollForConversion+0x114>)
 8006e3c:	e7a7      	b.n	8006d8e <HAL_ADC_PollForConversion+0x1a>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8006e3e:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006e40:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8006e44:	d0b3      	beq.n	8006dae <HAL_ADC_PollForConversion+0x3a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e46:	6d6b      	ldr	r3, [r5, #84]	; 0x54
        return HAL_ERROR;
 8006e48:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e4a:	f043 0320 	orr.w	r3, r3, #32
 8006e4e:	656b      	str	r3, [r5, #84]	; 0x54
}
 8006e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8006e54:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006e56:	6014      	str	r4, [r2, #0]
}
 8006e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e5c:	2f09      	cmp	r7, #9
 8006e5e:	d902      	bls.n	8006e66 <HAL_ADC_PollForConversion+0xf2>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006e60:	4b06      	ldr	r3, [pc, #24]	; (8006e7c <HAL_ADC_PollForConversion+0x108>)
 8006e62:	68d8      	ldr	r0, [r3, #12]
 8006e64:	e7c9      	b.n	8006dfa <HAL_ADC_PollForConversion+0x86>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e66:	f240 2321 	movw	r3, #545	; 0x221
 8006e6a:	fa23 f707 	lsr.w	r7, r3, r7
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006e6e:	07fb      	lsls	r3, r7, #31
 8006e70:	d4c2      	bmi.n	8006df8 <HAL_ADC_PollForConversion+0x84>
 8006e72:	e7f5      	b.n	8006e60 <HAL_ADC_PollForConversion+0xec>
  return HAL_OK;
 8006e74:	2000      	movs	r0, #0
}
 8006e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e7a:	bf00      	nop
 8006e7c:	40022000 	.word	0x40022000
 8006e80:	58026300 	.word	0x58026300
 8006e84:	40022100 	.word	0x40022100
 8006e88:	40022300 	.word	0x40022300

08006e8c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006e8c:	6803      	ldr	r3, [r0, #0]
 8006e8e:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop

08006e94 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006e94:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006e96:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006e98:	f7fd fbea 	bl	8004670 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e9c:	bd08      	pop	{r3, pc}
 8006e9e:	bf00      	nop

08006ea0 <HAL_ADC_ErrorCallback>:
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop

08006ea4 <HAL_ADC_IRQHandler>:
{
 8006ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ea6:	4a90      	ldr	r2, [pc, #576]	; (80070e8 <HAL_ADC_IRQHandler+0x244>)
{
 8006ea8:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006eaa:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006eac:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006eae:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006eb0:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006eb2:	f000 8095 	beq.w	8006fe0 <HAL_ADC_IRQHandler+0x13c>
 8006eb6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	f000 8090 	beq.w	8006fe0 <HAL_ADC_IRQHandler+0x13c>
 8006ec0:	4a8a      	ldr	r2, [pc, #552]	; (80070ec <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006ec2:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006ec4:	07a9      	lsls	r1, r5, #30
 8006ec6:	f007 071f 	and.w	r7, r7, #31
 8006eca:	d502      	bpl.n	8006ed2 <HAL_ADC_IRQHandler+0x2e>
 8006ecc:	07b2      	lsls	r2, r6, #30
 8006ece:	f100 80aa 	bmi.w	8007026 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006ed2:	0769      	lsls	r1, r5, #29
 8006ed4:	d579      	bpl.n	8006fca <HAL_ADC_IRQHandler+0x126>
 8006ed6:	0772      	lsls	r2, r6, #29
 8006ed8:	d577      	bpl.n	8006fca <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006eda:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006edc:	06d2      	lsls	r2, r2, #27
 8006ede:	d403      	bmi.n	8006ee8 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006ee0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006ee2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ee6:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006eee:	d11c      	bne.n	8006f2a <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006ef0:	4a7f      	ldr	r2, [pc, #508]	; (80070f0 <HAL_ADC_IRQHandler+0x24c>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	f000 80e8 	beq.w	80070c8 <HAL_ADC_IRQHandler+0x224>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006ef8:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006efa:	0490      	lsls	r0, r2, #18
 8006efc:	d415      	bmi.n	8006f2a <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	0711      	lsls	r1, r2, #28
 8006f02:	d512      	bpl.n	8006f2a <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006f04:	689a      	ldr	r2, [r3, #8]
 8006f06:	0752      	lsls	r2, r2, #29
 8006f08:	f100 80f6 	bmi.w	80070f8 <HAL_ADC_IRQHandler+0x254>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	f022 020c 	bic.w	r2, r2, #12
 8006f12:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f14:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f1a:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f1e:	04db      	lsls	r3, r3, #19
 8006f20:	d403      	bmi.n	8006f2a <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f22:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f24:	f043 0301 	orr.w	r3, r3, #1
 8006f28:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f7fd fb82 	bl	8004634 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	220c      	movs	r2, #12
 8006f34:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006f36:	06a8      	lsls	r0, r5, #26
 8006f38:	d54d      	bpl.n	8006fd6 <HAL_ADC_IRQHandler+0x132>
 8006f3a:	06b1      	lsls	r1, r6, #26
 8006f3c:	d54b      	bpl.n	8006fd6 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006f3e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006f40:	06d1      	lsls	r1, r2, #27
 8006f42:	d403      	bmi.n	8006f4c <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006f44:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006f46:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f4a:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006f4c:	4968      	ldr	r1, [pc, #416]	; (80070f0 <HAL_ADC_IRQHandler+0x24c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006f4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f50:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006f52:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006f54:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8006f58:	d073      	beq.n	8007042 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006f5a:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006f5c:	b9d2      	cbnz	r2, 8006f94 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006f5e:	018a      	lsls	r2, r1, #6
 8006f60:	f100 80aa 	bmi.w	80070b8 <HAL_ADC_IRQHandler+0x214>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	0650      	lsls	r0, r2, #25
 8006f68:	d514      	bpl.n	8006f94 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006f6a:	0289      	lsls	r1, r1, #10
 8006f6c:	d412      	bmi.n	8006f94 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006f6e:	689a      	ldr	r2, [r3, #8]
 8006f70:	0712      	lsls	r2, r2, #28
 8006f72:	f100 80cc 	bmi.w	800710e <HAL_ADC_IRQHandler+0x26a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f7c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006f7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f84:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006f86:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f88:	05d8      	lsls	r0, r3, #23
 8006f8a:	d403      	bmi.n	8006f94 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f8e:	f043 0301 	orr.w	r3, r3, #1
 8006f92:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006f94:	4620      	mov	r0, r4
 8006f96:	f001 f9cd 	bl	8008334 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006f9a:	6823      	ldr	r3, [r4, #0]
 8006f9c:	2260      	movs	r2, #96	; 0x60
 8006f9e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006fa0:	0629      	lsls	r1, r5, #24
 8006fa2:	d501      	bpl.n	8006fa8 <HAL_ADC_IRQHandler+0x104>
 8006fa4:	0632      	lsls	r2, r6, #24
 8006fa6:	d460      	bmi.n	800706a <HAL_ADC_IRQHandler+0x1c6>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006fa8:	05e8      	lsls	r0, r5, #23
 8006faa:	d501      	bpl.n	8006fb0 <HAL_ADC_IRQHandler+0x10c>
 8006fac:	05f1      	lsls	r1, r6, #23
 8006fae:	d467      	bmi.n	8007080 <HAL_ADC_IRQHandler+0x1dc>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006fb0:	05aa      	lsls	r2, r5, #22
 8006fb2:	d501      	bpl.n	8006fb8 <HAL_ADC_IRQHandler+0x114>
 8006fb4:	05b0      	lsls	r0, r6, #22
 8006fb6:	d44c      	bmi.n	8007052 <HAL_ADC_IRQHandler+0x1ae>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006fb8:	06e9      	lsls	r1, r5, #27
 8006fba:	d501      	bpl.n	8006fc0 <HAL_ADC_IRQHandler+0x11c>
 8006fbc:	06f2      	lsls	r2, r6, #27
 8006fbe:	d411      	bmi.n	8006fe4 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006fc0:	0568      	lsls	r0, r5, #21
 8006fc2:	d501      	bpl.n	8006fc8 <HAL_ADC_IRQHandler+0x124>
 8006fc4:	0571      	lsls	r1, r6, #21
 8006fc6:	d467      	bmi.n	8007098 <HAL_ADC_IRQHandler+0x1f4>
}
 8006fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006fca:	0728      	lsls	r0, r5, #28
 8006fcc:	d5b3      	bpl.n	8006f36 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006fce:	0731      	lsls	r1, r6, #28
 8006fd0:	d483      	bmi.n	8006eda <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006fd2:	06a8      	lsls	r0, r5, #26
 8006fd4:	d4b1      	bmi.n	8006f3a <HAL_ADC_IRQHandler+0x96>
 8006fd6:	066a      	lsls	r2, r5, #25
 8006fd8:	d5e2      	bpl.n	8006fa0 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006fda:	0670      	lsls	r0, r6, #25
 8006fdc:	d5e0      	bpl.n	8006fa0 <HAL_ADC_IRQHandler+0xfc>
 8006fde:	e7ae      	b.n	8006f3e <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006fe0:	4a44      	ldr	r2, [pc, #272]	; (80070f4 <HAL_ADC_IRQHandler+0x250>)
 8006fe2:	e76e      	b.n	8006ec2 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006fe4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006fe6:	b17a      	cbz	r2, 8007008 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006fe8:	2f00      	cmp	r7, #0
 8006fea:	d072      	beq.n	80070d2 <HAL_ADC_IRQHandler+0x22e>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006fec:	4a3e      	ldr	r2, [pc, #248]	; (80070e8 <HAL_ADC_IRQHandler+0x244>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	f000 808b 	beq.w	800710a <HAL_ADC_IRQHandler+0x266>
 8006ff4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	f000 8086 	beq.w	800710a <HAL_ADC_IRQHandler+0x266>
 8006ffe:	4a3b      	ldr	r2, [pc, #236]	; (80070ec <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8007000:	6892      	ldr	r2, [r2, #8]
 8007002:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8007006:	d00b      	beq.n	8007020 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007008:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 800700a:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800700c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007010:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007012:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007014:	f043 0302 	orr.w	r3, r3, #2
 8007018:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 800701a:	f7ff ff41 	bl	8006ea0 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	2210      	movs	r2, #16
 8007022:	601a      	str	r2, [r3, #0]
 8007024:	e7cc      	b.n	8006fc0 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007026:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007028:	06d8      	lsls	r0, r3, #27
 800702a:	d403      	bmi.n	8007034 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800702c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800702e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007032:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8007034:	4620      	mov	r0, r4
 8007036:	f001 f985 	bl	8008344 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	2202      	movs	r2, #2
 800703e:	601a      	str	r2, [r3, #0]
 8007040:	e747      	b.n	8006ed2 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007042:	1fb9      	subs	r1, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007044:	2901      	cmp	r1, #1
 8007046:	d988      	bls.n	8006f5a <HAL_ADC_IRQHandler+0xb6>
 8007048:	2f00      	cmp	r7, #0
 800704a:	d086      	beq.n	8006f5a <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800704c:	4926      	ldr	r1, [pc, #152]	; (80070e8 <HAL_ADC_IRQHandler+0x244>)
 800704e:	68c9      	ldr	r1, [r1, #12]
 8007050:	e784      	b.n	8006f5c <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007052:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007054:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007056:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800705a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800705c:	f001 f970 	bl	8008340 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007060:	6823      	ldr	r3, [r4, #0]
 8007062:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007066:	601a      	str	r2, [r3, #0]
 8007068:	e7a6      	b.n	8006fb8 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800706a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800706c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800706e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007072:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007074:	f7fd fb2a 	bl	80046cc <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007078:	6823      	ldr	r3, [r4, #0]
 800707a:	2280      	movs	r2, #128	; 0x80
 800707c:	601a      	str	r2, [r3, #0]
 800707e:	e793      	b.n	8006fa8 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007080:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007082:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007088:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800708a:	f001 f957 	bl	800833c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800708e:	6823      	ldr	r3, [r4, #0]
 8007090:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	e78b      	b.n	8006fb0 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007098:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800709a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800709e:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80070a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070a4:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80070a6:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80070a8:	f042 0208 	orr.w	r2, r2, #8
 80070ac:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80070ae:	6019      	str	r1, [r3, #0]
}
 80070b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80070b4:	f001 b940 	b.w	8008338 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80070b8:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80070bc:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80070c0:	4302      	orrs	r2, r0
 80070c2:	f47f af67 	bne.w	8006f94 <HAL_ADC_IRQHandler+0xf0>
 80070c6:	e74d      	b.n	8006f64 <HAL_ADC_IRQHandler+0xc0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80070c8:	2f09      	cmp	r7, #9
 80070ca:	d906      	bls.n	80070da <HAL_ADC_IRQHandler+0x236>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80070cc:	4a06      	ldr	r2, [pc, #24]	; (80070e8 <HAL_ADC_IRQHandler+0x244>)
 80070ce:	68d2      	ldr	r2, [r2, #12]
 80070d0:	e713      	b.n	8006efa <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80070d2:	68da      	ldr	r2, [r3, #12]
 80070d4:	0797      	lsls	r7, r2, #30
 80070d6:	d0a3      	beq.n	8007020 <HAL_ADC_IRQHandler+0x17c>
 80070d8:	e796      	b.n	8007008 <HAL_ADC_IRQHandler+0x164>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80070da:	f240 2221 	movw	r2, #545	; 0x221
 80070de:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80070e0:	07d2      	lsls	r2, r2, #31
 80070e2:	f53f af09 	bmi.w	8006ef8 <HAL_ADC_IRQHandler+0x54>
 80070e6:	e7f1      	b.n	80070cc <HAL_ADC_IRQHandler+0x228>
 80070e8:	40022000 	.word	0x40022000
 80070ec:	58026300 	.word	0x58026300
 80070f0:	40022100 	.word	0x40022100
 80070f4:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80070fa:	f043 0310 	orr.w	r3, r3, #16
 80070fe:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007100:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007102:	f043 0301 	orr.w	r3, r3, #1
 8007106:	65a3      	str	r3, [r4, #88]	; 0x58
 8007108:	e70f      	b.n	8006f2a <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800710a:	4a05      	ldr	r2, [pc, #20]	; (8007120 <HAL_ADC_IRQHandler+0x27c>)
 800710c:	e778      	b.n	8007000 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800710e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007110:	f043 0310 	orr.w	r3, r3, #16
 8007114:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007116:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007118:	f043 0301 	orr.w	r3, r3, #1
 800711c:	65a3      	str	r3, [r4, #88]	; 0x58
 800711e:	e739      	b.n	8006f94 <HAL_ADC_IRQHandler+0xf0>
 8007120:	40022300 	.word	0x40022300

08007124 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007124:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007126:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007128:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800712c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 800712e:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007130:	d11d      	bne.n	800716e <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007132:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007134:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007138:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800713a:	680a      	ldr	r2, [r1, #0]
 800713c:	f012 0f08 	tst.w	r2, #8
 8007140:	68ca      	ldr	r2, [r1, #12]
 8007142:	d01b      	beq.n	800717c <ADC_DMAConvCplt+0x58>
 8007144:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8007148:	d10d      	bne.n	8007166 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800714a:	68ca      	ldr	r2, [r1, #12]
 800714c:	0494      	lsls	r4, r2, #18
 800714e:	d40a      	bmi.n	8007166 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007150:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007152:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007156:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007158:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800715a:	04d1      	lsls	r1, r2, #19
 800715c:	d403      	bmi.n	8007166 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800715e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007160:	f042 0201 	orr.w	r2, r2, #1
 8007164:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8007166:	4618      	mov	r0, r3
 8007168:	f7fd fa64 	bl	8004634 <HAL_ADC_ConvCpltCallback>
}
 800716c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800716e:	06d2      	lsls	r2, r2, #27
 8007170:	d40a      	bmi.n	8007188 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8007174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717a:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800717c:	0790      	lsls	r0, r2, #30
 800717e:	d0e7      	beq.n	8007150 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8007180:	4618      	mov	r0, r3
 8007182:	f7fd fa57 	bl	8004634 <HAL_ADC_ConvCpltCallback>
 8007186:	e7f1      	b.n	800716c <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8007188:	4618      	mov	r0, r3
 800718a:	f7ff fe89 	bl	8006ea0 <HAL_ADC_ErrorCallback>
}
 800718e:	bd10      	pop	{r4, pc}

08007190 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007190:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8007192:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007194:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8007196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800719a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800719c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800719e:	f043 0304 	orr.w	r3, r3, #4
 80071a2:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80071a4:	f7ff fe7c 	bl	8006ea0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80071a8:	bd08      	pop	{r3, pc}
 80071aa:	bf00      	nop

080071ac <HAL_ADC_ConfigChannel>:
{
 80071ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80071ae:	2200      	movs	r2, #0
{
 80071b0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80071b2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80071b4:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 80071b8:	2a01      	cmp	r2, #1
 80071ba:	f000 813b 	beq.w	8007434 <HAL_ADC_ConfigChannel+0x288>
 80071be:	4603      	mov	r3, r0
 80071c0:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80071c2:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80071c4:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071c8:	6894      	ldr	r4, [r2, #8]
 80071ca:	0764      	lsls	r4, r4, #29
 80071cc:	f100 8099 	bmi.w	8007302 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80071d0:	680c      	ldr	r4, [r1, #0]
 80071d2:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80071d6:	2d00      	cmp	r5, #0
 80071d8:	f040 809e 	bne.w	8007318 <HAL_ADC_ConfigChannel+0x16c>
 80071dc:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80071e0:	40a0      	lsls	r0, r4
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80071e2:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(*preg,
 80071e4:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80071e8:	69d6      	ldr	r6, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80071ea:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 80071ee:	4330      	orrs	r0, r6
 80071f0:	f00c 0c0c 	and.w	ip, ip, #12
 80071f4:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 80071f6:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80071fa:	f102 0530 	add.w	r5, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80071fe:	4084      	lsls	r4, r0
 8007200:	fa0e fe00 	lsl.w	lr, lr, r0
 8007204:	f85c 0005 	ldr.w	r0, [ip, r5]
 8007208:	ea20 000e 	bic.w	r0, r0, lr
 800720c:	4304      	orrs	r4, r0
 800720e:	f84c 4005 	str.w	r4, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007212:	6890      	ldr	r0, [r2, #8]
 8007214:	0740      	lsls	r0, r0, #29
 8007216:	d47d      	bmi.n	8007314 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007218:	6895      	ldr	r5, [r2, #8]
 800721a:	f015 0508 	ands.w	r5, r5, #8
 800721e:	d156      	bne.n	80072ce <HAL_ADC_ConfigChannel+0x122>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007220:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(*preg,
 8007222:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007224:	f102 0614 	add.w	r6, r2, #20
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007228:	4fb7      	ldr	r7, [pc, #732]	; (8007508 <HAL_ADC_ConfigChannel+0x35c>)
 800722a:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 800722e:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007232:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8007236:	fa00 fe04 	lsl.w	lr, r0, r4
 800723a:	6888      	ldr	r0, [r1, #8]
 800723c:	fa00 f404 	lsl.w	r4, r0, r4
 8007240:	f85c 0006 	ldr.w	r0, [ip, r6]
 8007244:	ea20 000e 	bic.w	r0, r0, lr
 8007248:	4320      	orrs	r0, r4
 800724a:	f84c 0006 	str.w	r0, [ip, r6]
 800724e:	6838      	ldr	r0, [r7, #0]
 8007250:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007254:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007258:	f000 8095 	beq.w	8007386 <HAL_ADC_ConfigChannel+0x1da>
 800725c:	68d0      	ldr	r0, [r2, #12]
 800725e:	68d6      	ldr	r6, [r2, #12]
 8007260:	06c7      	lsls	r7, r0, #27
 8007262:	f100 8107 	bmi.w	8007474 <HAL_ADC_ConfigChannel+0x2c8>
 8007266:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800726a:	6948      	ldr	r0, [r1, #20]
 800726c:	0076      	lsls	r6, r6, #1
 800726e:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007272:	690f      	ldr	r7, [r1, #16]
 8007274:	2f04      	cmp	r7, #4
 8007276:	f000 80e0 	beq.w	800743a <HAL_ADC_ConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800727a:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 800727e:	6808      	ldr	r0, [r1, #0]
 8007280:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8007284:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007288:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800728c:	ea40 000c 	orr.w	r0, r0, ip
 8007290:	4330      	orrs	r0, r6
 8007292:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8007296:	7e48      	ldrb	r0, [r1, #25]
 8007298:	690e      	ldr	r6, [r1, #16]
 800729a:	2801      	cmp	r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800729c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80072a0:	bf0c      	ite	eq
 80072a2:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 80072a6:	2700      	movne	r7, #0
 80072a8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80072ac:	4338      	orrs	r0, r7
 80072ae:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80072b2:	7e0c      	ldrb	r4, [r1, #24]
 80072b4:	6908      	ldr	r0, [r1, #16]
 80072b6:	2c01      	cmp	r4, #1
 80072b8:	d104      	bne.n	80072c4 <HAL_ADC_ConfigChannel+0x118>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80072ba:	f000 001f 	and.w	r0, r0, #31
 80072be:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80072c2:	4085      	lsls	r5, r0
 80072c4:	6910      	ldr	r0, [r2, #16]
 80072c6:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80072ca:	4305      	orrs	r5, r0
 80072cc:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80072ce:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072d0:	07c4      	lsls	r4, r0, #31
 80072d2:	d414      	bmi.n	80072fe <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80072d4:	68ce      	ldr	r6, [r1, #12]
 80072d6:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80072d8:	f006 0718 	and.w	r7, r6, #24
 80072dc:	488b      	ldr	r0, [pc, #556]	; (800750c <HAL_ADC_ConfigChannel+0x360>)
 80072de:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80072e2:	40f8      	lsrs	r0, r7
 80072e4:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80072e8:	4020      	ands	r0, r4
 80072ea:	ea25 0507 	bic.w	r5, r5, r7
 80072ee:	4328      	orrs	r0, r5
 80072f0:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80072f4:	4886      	ldr	r0, [pc, #536]	; (8007510 <HAL_ADC_ConfigChannel+0x364>)
 80072f6:	4286      	cmp	r6, r0
 80072f8:	d04d      	beq.n	8007396 <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80072fa:	2c00      	cmp	r4, #0
 80072fc:	db15      	blt.n	800732a <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072fe:	2000      	movs	r0, #0
 8007300:	e003      	b.n	800730a <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007302:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007304:	f042 0220 	orr.w	r2, r2, #32
 8007308:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007310:	b003      	add	sp, #12
 8007312:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007314:	6890      	ldr	r0, [r2, #8]
 8007316:	e7da      	b.n	80072ce <HAL_ADC_ConfigChannel+0x122>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007318:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800731c:	b115      	cbz	r5, 8007324 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800731e:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007322:	40a8      	lsls	r0, r5
 8007324:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8007328:	e75b      	b.n	80071e2 <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800732a:	497a      	ldr	r1, [pc, #488]	; (8007514 <HAL_ADC_ConfigChannel+0x368>)
 800732c:	428a      	cmp	r2, r1
 800732e:	f000 80c7 	beq.w	80074c0 <HAL_ADC_ConfigChannel+0x314>
 8007332:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8007336:	428a      	cmp	r2, r1
 8007338:	f000 80c2 	beq.w	80074c0 <HAL_ADC_ConfigChannel+0x314>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800733c:	4d76      	ldr	r5, [pc, #472]	; (8007518 <HAL_ADC_ConfigChannel+0x36c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800733e:	4877      	ldr	r0, [pc, #476]	; (800751c <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007340:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007342:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007344:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007348:	43c0      	mvns	r0, r0
 800734a:	f000 0001 	and.w	r0, r0, #1
 800734e:	2800      	cmp	r0, #0
 8007350:	f000 80c5 	beq.w	80074de <HAL_ADC_ConfigChannel+0x332>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007354:	4872      	ldr	r0, [pc, #456]	; (8007520 <HAL_ADC_ConfigChannel+0x374>)
 8007356:	4284      	cmp	r4, r0
 8007358:	f000 810e 	beq.w	8007578 <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800735c:	4871      	ldr	r0, [pc, #452]	; (8007524 <HAL_ADC_ConfigChannel+0x378>)
 800735e:	4284      	cmp	r4, r0
 8007360:	f000 812d 	beq.w	80075be <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007364:	4870      	ldr	r0, [pc, #448]	; (8007528 <HAL_ADC_ConfigChannel+0x37c>)
 8007366:	4284      	cmp	r4, r0
 8007368:	d1c9      	bne.n	80072fe <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 800736a:	0249      	lsls	r1, r1, #9
 800736c:	d4c7      	bmi.n	80072fe <HAL_ADC_ConfigChannel+0x152>
 800736e:	496b      	ldr	r1, [pc, #428]	; (800751c <HAL_ADC_ConfigChannel+0x370>)
 8007370:	428a      	cmp	r2, r1
 8007372:	d1c4      	bne.n	80072fe <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007374:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007376:	2000      	movs	r0, #0
 8007378:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800737c:	4332      	orrs	r2, r6
 800737e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8007382:	60aa      	str	r2, [r5, #8]
}
 8007384:	e7c1      	b.n	800730a <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007386:	68d6      	ldr	r6, [r2, #12]
 8007388:	6948      	ldr	r0, [r1, #20]
 800738a:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800738e:	0076      	lsls	r6, r6, #1
 8007390:	fa00 f606 	lsl.w	r6, r0, r6
 8007394:	e76d      	b.n	8007272 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007396:	2f00      	cmp	r7, #0
 8007398:	d073      	beq.n	8007482 <HAL_ADC_ConfigChannel+0x2d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800739a:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 800739e:	2800      	cmp	r0, #0
 80073a0:	f000 80c6 	beq.w	8007530 <HAL_ADC_ConfigChannel+0x384>
  return __builtin_clz(value);
 80073a4:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073a8:	3001      	adds	r0, #1
 80073aa:	f000 001f 	and.w	r0, r0, #31
 80073ae:	2809      	cmp	r0, #9
 80073b0:	f240 80be 	bls.w	8007530 <HAL_ADC_ConfigChannel+0x384>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073b4:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80073b8:	2800      	cmp	r0, #0
 80073ba:	f000 8114 	beq.w	80075e6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80073be:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80073c2:	3001      	adds	r0, #1
 80073c4:	0680      	lsls	r0, r0, #26
 80073c6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073ca:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80073ce:	2d00      	cmp	r5, #0
 80073d0:	f000 8107 	beq.w	80075e2 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80073d4:	fab5 f585 	clz	r5, r5
 80073d8:	2601      	movs	r6, #1
 80073da:	3501      	adds	r5, #1
 80073dc:	f005 051f 	and.w	r5, r5, #31
 80073e0:	fa06 f505 	lsl.w	r5, r6, r5
 80073e4:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073e6:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80073ea:	2c00      	cmp	r4, #0
 80073ec:	f000 80f7 	beq.w	80075de <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 80073f0:	fab4 f484 	clz	r4, r4
 80073f4:	f06f 061d 	mvn.w	r6, #29
 80073f8:	1c60      	adds	r0, r4, #1
 80073fa:	f000 041f 	and.w	r4, r0, #31
 80073fe:	2003      	movs	r0, #3
 8007400:	fb10 6004 	smlabb	r0, r0, r4, r6
 8007404:	0500      	lsls	r0, r0, #20
 8007406:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800740a:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 800740c:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800740e:	f102 0514 	add.w	r5, r2, #20
 8007412:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 8007414:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007418:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 800741c:	fa04 f700 	lsl.w	r7, r4, r0
 8007420:	5974      	ldr	r4, [r6, r5]
 8007422:	ea24 0407 	bic.w	r4, r4, r7
 8007426:	688f      	ldr	r7, [r1, #8]
 8007428:	fa07 f000 	lsl.w	r0, r7, r0
 800742c:	4320      	orrs	r0, r4
 800742e:	5170      	str	r0, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007430:	680c      	ldr	r4, [r1, #0]
}
 8007432:	e762      	b.n	80072fa <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8007434:	2002      	movs	r0, #2
}
 8007436:	b003      	add	sp, #12
 8007438:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800743a:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800743c:	680c      	ldr	r4, [r1, #0]
 800743e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007442:	06a5      	lsls	r5, r4, #26
 8007444:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8007448:	d030      	beq.n	80074ac <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800744a:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800744c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007450:	4285      	cmp	r5, r0
 8007452:	d026      	beq.n	80074a2 <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007454:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8007456:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800745a:	4285      	cmp	r5, r0
 800745c:	d02b      	beq.n	80074b6 <HAL_ADC_ConfigChannel+0x30a>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800745e:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8007460:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007464:	4285      	cmp	r5, r0
 8007466:	f47f af32 	bne.w	80072ce <HAL_ADC_ConfigChannel+0x122>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800746a:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800746c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007470:	66d0      	str	r0, [r2, #108]	; 0x6c
 8007472:	e72c      	b.n	80072ce <HAL_ADC_ConfigChannel+0x122>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007474:	0876      	lsrs	r6, r6, #1
 8007476:	6948      	ldr	r0, [r1, #20]
 8007478:	f006 0608 	and.w	r6, r6, #8
 800747c:	fa00 f606 	lsl.w	r6, r0, r6
 8007480:	e6f7      	b.n	8007272 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007482:	0ea4      	lsrs	r4, r4, #26
 8007484:	3401      	adds	r4, #1
 8007486:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800748a:	2e09      	cmp	r6, #9
 800748c:	d82d      	bhi.n	80074ea <HAL_ADC_ConfigChannel+0x33e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800748e:	06a5      	lsls	r5, r4, #26
 8007490:	2001      	movs	r0, #1
 8007492:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8007496:	40b0      	lsls	r0, r6
 8007498:	4305      	orrs	r5, r0
 800749a:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 800749e:	0500      	lsls	r0, r0, #20
 80074a0:	e7b3      	b.n	800740a <HAL_ADC_ConfigChannel+0x25e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80074a2:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80074a4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80074a8:	6650      	str	r0, [r2, #100]	; 0x64
 80074aa:	e7d3      	b.n	8007454 <HAL_ADC_ConfigChannel+0x2a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80074ac:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80074ae:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80074b2:	6610      	str	r0, [r2, #96]	; 0x60
 80074b4:	e7c9      	b.n	800744a <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80074b6:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80074b8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80074bc:	6690      	str	r0, [r2, #104]	; 0x68
 80074be:	e7ce      	b.n	800745e <HAL_ADC_ConfigChannel+0x2b2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80074c0:	4814      	ldr	r0, [pc, #80]	; (8007514 <HAL_ADC_ConfigChannel+0x368>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80074c2:	4d1a      	ldr	r5, [pc, #104]	; (800752c <HAL_ADC_ConfigChannel+0x380>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80074c4:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80074c8:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80074ca:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 80074ce:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80074d0:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80074d2:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80074d6:	43c0      	mvns	r0, r0
 80074d8:	f000 0001 	and.w	r0, r0, #1
 80074dc:	e737      	b.n	800734e <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80074e0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074e2:	f042 0220 	orr.w	r2, r2, #32
 80074e6:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80074e8:	e70f      	b.n	800730a <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80074ea:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80074ee:	06a5      	lsls	r5, r4, #26
 80074f0:	2401      	movs	r4, #1
 80074f2:	381e      	subs	r0, #30
 80074f4:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80074f8:	fa04 f606 	lsl.w	r6, r4, r6
 80074fc:	0500      	lsls	r0, r0, #20
 80074fe:	4335      	orrs	r5, r6
 8007500:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8007504:	e781      	b.n	800740a <HAL_ADC_ConfigChannel+0x25e>
 8007506:	bf00      	nop
 8007508:	5c001000 	.word	0x5c001000
 800750c:	000fffff 	.word	0x000fffff
 8007510:	47ff0000 	.word	0x47ff0000
 8007514:	40022000 	.word	0x40022000
 8007518:	58026300 	.word	0x58026300
 800751c:	58026000 	.word	0x58026000
 8007520:	cb840000 	.word	0xcb840000
 8007524:	c7520000 	.word	0xc7520000
 8007528:	cfb80000 	.word	0xcfb80000
 800752c:	40022300 	.word	0x40022300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007530:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007534:	2800      	cmp	r0, #0
 8007536:	d05e      	beq.n	80075f6 <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8007538:	fab0 f080 	clz	r0, r0
 800753c:	3001      	adds	r0, #1
 800753e:	0680      	lsls	r0, r0, #26
 8007540:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007544:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8007548:	2d00      	cmp	r5, #0
 800754a:	d052      	beq.n	80075f2 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 800754c:	fab5 f585 	clz	r5, r5
 8007550:	2601      	movs	r6, #1
 8007552:	3501      	adds	r5, #1
 8007554:	f005 051f 	and.w	r5, r5, #31
 8007558:	fa06 f505 	lsl.w	r5, r6, r5
 800755c:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800755e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8007562:	2c00      	cmp	r4, #0
 8007564:	d042      	beq.n	80075ec <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8007566:	fab4 f484 	clz	r4, r4
 800756a:	3401      	adds	r4, #1
 800756c:	f004 041f 	and.w	r4, r4, #31
 8007570:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8007574:	0520      	lsls	r0, r4, #20
 8007576:	e748      	b.n	800740a <HAL_ADC_ConfigChannel+0x25e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007578:	0208      	lsls	r0, r1, #8
 800757a:	f53f aec0 	bmi.w	80072fe <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800757e:	491f      	ldr	r1, [pc, #124]	; (80075fc <HAL_ADC_ConfigChannel+0x450>)
 8007580:	428a      	cmp	r2, r1
 8007582:	f47f aebc 	bne.w	80072fe <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007586:	4a1e      	ldr	r2, [pc, #120]	; (8007600 <HAL_ADC_ConfigChannel+0x454>)
 8007588:	481e      	ldr	r0, [pc, #120]	; (8007604 <HAL_ADC_ConfigChannel+0x458>)
 800758a:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800758c:	68a9      	ldr	r1, [r5, #8]
 800758e:	0992      	lsrs	r2, r2, #6
 8007590:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8007594:	fba0 0202 	umull	r0, r2, r0, r2
 8007598:	4331      	orrs	r1, r6
 800759a:	0992      	lsrs	r2, r2, #6
 800759c:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80075a0:	3201      	adds	r2, #1
 80075a2:	60a9      	str	r1, [r5, #8]
 80075a4:	0052      	lsls	r2, r2, #1
 80075a6:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80075a8:	9a01      	ldr	r2, [sp, #4]
 80075aa:	2a00      	cmp	r2, #0
 80075ac:	f43f aea7 	beq.w	80072fe <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 80075b0:	9a01      	ldr	r2, [sp, #4]
 80075b2:	3a01      	subs	r2, #1
 80075b4:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80075b6:	9a01      	ldr	r2, [sp, #4]
 80075b8:	2a00      	cmp	r2, #0
 80075ba:	d1f9      	bne.n	80075b0 <HAL_ADC_ConfigChannel+0x404>
 80075bc:	e69f      	b.n	80072fe <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80075be:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 80075c2:	f47f ae9c 	bne.w	80072fe <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80075c6:	490d      	ldr	r1, [pc, #52]	; (80075fc <HAL_ADC_ConfigChannel+0x450>)
 80075c8:	428a      	cmp	r2, r1
 80075ca:	f47f ae98 	bne.w	80072fe <HAL_ADC_ConfigChannel+0x152>
 80075ce:	68aa      	ldr	r2, [r5, #8]
 80075d0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80075d4:	4332      	orrs	r2, r6
 80075d6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80075da:	60aa      	str	r2, [r5, #8]
}
 80075dc:	e695      	b.n	800730a <HAL_ADC_ConfigChannel+0x15e>
 80075de:	480a      	ldr	r0, [pc, #40]	; (8007608 <HAL_ADC_ConfigChannel+0x45c>)
 80075e0:	e713      	b.n	800740a <HAL_ADC_ConfigChannel+0x25e>
 80075e2:	2502      	movs	r5, #2
 80075e4:	e6fe      	b.n	80073e4 <HAL_ADC_ConfigChannel+0x238>
 80075e6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80075ea:	e6ee      	b.n	80073ca <HAL_ADC_ConfigChannel+0x21e>
 80075ec:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80075f0:	e70b      	b.n	800740a <HAL_ADC_ConfigChannel+0x25e>
 80075f2:	2502      	movs	r5, #2
 80075f4:	e7b2      	b.n	800755c <HAL_ADC_ConfigChannel+0x3b0>
 80075f6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80075fa:	e7a3      	b.n	8007544 <HAL_ADC_ConfigChannel+0x398>
 80075fc:	58026000 	.word	0x58026000
 8007600:	24000314 	.word	0x24000314
 8007604:	053e2d63 	.word	0x053e2d63
 8007608:	fe500000 	.word	0xfe500000

0800760c <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 800760c:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8007610:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8007612:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8007614:	2a01      	cmp	r2, #1
 8007616:	f000 80f3 	beq.w	8007800 <HAL_ADC_AnalogWDGConfig+0x1f4>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800761a:	681a      	ldr	r2, [r3, #0]
{
 800761c:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 800761e:	2401      	movs	r4, #1
 8007620:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007624:	6894      	ldr	r4, [r2, #8]
 8007626:	0765      	lsls	r5, r4, #29
 8007628:	d428      	bmi.n	800767c <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800762a:	6894      	ldr	r4, [r2, #8]
 800762c:	0724      	lsls	r4, r4, #28
 800762e:	d426      	bmi.n	800767e <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007630:	680c      	ldr	r4, [r1, #0]
 8007632:	4db8      	ldr	r5, [pc, #736]	; (8007914 <HAL_ADC_AnalogWDGConfig+0x308>)
 8007634:	42ac      	cmp	r4, r5
 8007636:	f000 80a0 	beq.w	800777a <HAL_ADC_AnalogWDGConfig+0x16e>
      switch (AnalogWDGConfig->WatchdogMode)
 800763a:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 800763e:	d02e      	beq.n	800769e <HAL_ADC_AnalogWDGConfig+0x92>
 8007640:	d827      	bhi.n	8007692 <HAL_ADC_AnalogWDGConfig+0x86>
 8007642:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8007646:	d02a      	beq.n	800769e <HAL_ADC_AnalogWDGConfig+0x92>
 8007648:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800764c:	d027      	beq.n	800769e <HAL_ADC_AnalogWDGConfig+0x92>
 800764e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8007652:	d024      	beq.n	800769e <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007654:	f004 0001 	and.w	r0, r4, #1
 8007658:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 800765c:	4eae      	ldr	r6, [pc, #696]	; (8007918 <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800765e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 8007662:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007664:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8007668:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 800766c:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8007670:	ea24 0406 	bic.w	r4, r4, r6
 8007674:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007678:	680c      	ldr	r4, [r1, #0]
}
 800767a:	e023      	b.n	80076c4 <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800767c:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800767e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007680:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007682:	f042 0220 	orr.w	r2, r2, #32
 8007686:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007688:	2200      	movs	r2, #0
 800768a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800768e:	bc70      	pop	{r4, r5, r6}
 8007690:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8007692:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8007696:	d002      	beq.n	800769e <HAL_ADC_AnalogWDGConfig+0x92>
 8007698:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 800769c:	d1da      	bne.n	8007654 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800769e:	489f      	ldr	r0, [pc, #636]	; (800791c <HAL_ADC_AnalogWDGConfig+0x310>)
 80076a0:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80076a2:	6888      	ldr	r0, [r1, #8]
 80076a4:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80076a8:	f000 80cb 	beq.w	8007842 <HAL_ADC_AnalogWDGConfig+0x236>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80076ac:	2d00      	cmp	r5, #0
 80076ae:	f040 80df 	bne.w	8007870 <HAL_ADC_AnalogWDGConfig+0x264>
 80076b2:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80076b6:	2501      	movs	r5, #1
 80076b8:	4085      	lsls	r5, r0
 80076ba:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 80076be:	4328      	orrs	r0, r5
 80076c0:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80076c4:	4896      	ldr	r0, [pc, #600]	; (8007920 <HAL_ADC_AnalogWDGConfig+0x314>)
 80076c6:	6800      	ldr	r0, [r0, #0]
 80076c8:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80076cc:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80076d0:	68d0      	ldr	r0, [r2, #12]
 80076d2:	d04b      	beq.n	800776c <HAL_ADC_AnalogWDGConfig+0x160>
 80076d4:	f010 0f10 	tst.w	r0, #16
 80076d8:	68d0      	ldr	r0, [r2, #12]
 80076da:	d047      	beq.n	800776c <HAL_ADC_AnalogWDGConfig+0x160>
 80076dc:	0840      	lsrs	r0, r0, #1
 80076de:	690d      	ldr	r5, [r1, #16]
 80076e0:	f000 0008 	and.w	r0, r0, #8
 80076e4:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80076e8:	4d8d      	ldr	r5, [pc, #564]	; (8007920 <HAL_ADC_AnalogWDGConfig+0x314>)
 80076ea:	682d      	ldr	r5, [r5, #0]
 80076ec:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 80076f0:	68d5      	ldr	r5, [r2, #12]
 80076f2:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 80076f6:	d031      	beq.n	800775c <HAL_ADC_AnalogWDGConfig+0x150>
 80076f8:	f015 0f10 	tst.w	r5, #16
 80076fc:	68d5      	ldr	r5, [r2, #12]
 80076fe:	d02d      	beq.n	800775c <HAL_ADC_AnalogWDGConfig+0x150>
 8007700:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8007704:	694d      	ldr	r5, [r1, #20]
 8007706:	f00c 0c08 	and.w	ip, ip, #8
 800770a:	fa05 fc0c 	lsl.w	ip, r5, ip
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800770e:	4d83      	ldr	r5, [pc, #524]	; (800791c <HAL_ADC_AnalogWDGConfig+0x310>)
 8007710:	42ac      	cmp	r4, r5
 8007712:	d077      	beq.n	8007804 <HAL_ADC_AnalogWDGConfig+0x1f8>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007714:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 8007718:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800771c:	ea44 040c 	orr.w	r4, r4, ip
 8007720:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007724:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8007728:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800772c:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800772e:	f44f 7400 	mov.w	r4, #512	; 0x200
 8007732:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007736:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007738:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 800773c:	6558      	str	r0, [r3, #84]	; 0x54
 800773e:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007740:	7b09      	ldrb	r1, [r1, #12]
 8007742:	2901      	cmp	r1, #1
 8007744:	f000 808e 	beq.w	8007864 <HAL_ADC_AnalogWDGConfig+0x258>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007748:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800774a:	2000      	movs	r0, #0
 800774c:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8007750:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8007752:	2200      	movs	r2, #0
 8007754:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007758:	bc70      	pop	{r4, r5, r6}
 800775a:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800775c:	f3c5 0c82 	ubfx	ip, r5, #2, #3
 8007760:	694d      	ldr	r5, [r1, #20]
 8007762:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007766:	fa05 fc0c 	lsl.w	ip, r5, ip
 800776a:	e7d0      	b.n	800770e <HAL_ADC_AnalogWDGConfig+0x102>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800776c:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007770:	690d      	ldr	r5, [r1, #16]
 8007772:	0040      	lsls	r0, r0, #1
 8007774:	fa05 f000 	lsl.w	r0, r5, r0
 8007778:	e7b6      	b.n	80076e8 <HAL_ADC_AnalogWDGConfig+0xdc>
      switch (AnalogWDGConfig->WatchdogMode)
 800777a:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 800777e:	f000 80f0 	beq.w	8007962 <HAL_ADC_AnalogWDGConfig+0x356>
 8007782:	d82a      	bhi.n	80077da <HAL_ADC_AnalogWDGConfig+0x1ce>
 8007784:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8007788:	f000 80e0 	beq.w	800794c <HAL_ADC_AnalogWDGConfig+0x340>
 800778c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007790:	d118      	bne.n	80077c4 <HAL_ADC_AnalogWDGConfig+0x1b8>
  MODIFY_REG(*preg,
 8007792:	68d4      	ldr	r4, [r2, #12]
 8007794:	4863      	ldr	r0, [pc, #396]	; (8007924 <HAL_ADC_AnalogWDGConfig+0x318>)
 8007796:	4020      	ands	r0, r4
 8007798:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 800779c:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800779e:	4860      	ldr	r0, [pc, #384]	; (8007920 <HAL_ADC_AnalogWDGConfig+0x314>)
 80077a0:	6800      	ldr	r0, [r0, #0]
 80077a2:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80077a6:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80077aa:	68d0      	ldr	r0, [r2, #12]
 80077ac:	d069      	beq.n	8007882 <HAL_ADC_AnalogWDGConfig+0x276>
 80077ae:	f010 0f10 	tst.w	r0, #16
 80077b2:	690d      	ldr	r5, [r1, #16]
 80077b4:	68d0      	ldr	r0, [r2, #12]
 80077b6:	f040 8099 	bne.w	80078ec <HAL_ADC_AnalogWDGConfig+0x2e0>
 80077ba:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80077be:	0040      	lsls	r0, r0, #1
 80077c0:	4085      	lsls	r5, r0
 80077c2:	e063      	b.n	800788c <HAL_ADC_AnalogWDGConfig+0x280>
      switch (AnalogWDGConfig->WatchdogMode)
 80077c4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80077c8:	f040 80b4 	bne.w	8007934 <HAL_ADC_AnalogWDGConfig+0x328>
 80077cc:	68d4      	ldr	r4, [r2, #12]
 80077ce:	4855      	ldr	r0, [pc, #340]	; (8007924 <HAL_ADC_AnalogWDGConfig+0x318>)
 80077d0:	4020      	ands	r0, r4
 80077d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80077d6:	60d0      	str	r0, [r2, #12]
}
 80077d8:	e7e1      	b.n	800779e <HAL_ADC_AnalogWDGConfig+0x192>
 80077da:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80077de:	f000 80ae 	beq.w	800793e <HAL_ADC_AnalogWDGConfig+0x332>
 80077e2:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80077e6:	f040 80a5 	bne.w	8007934 <HAL_ADC_AnalogWDGConfig+0x328>
  MODIFY_REG(*preg,
 80077ea:	68d5      	ldr	r5, [r2, #12]
 80077ec:	6888      	ldr	r0, [r1, #8]
 80077ee:	4c4d      	ldr	r4, [pc, #308]	; (8007924 <HAL_ADC_AnalogWDGConfig+0x318>)
 80077f0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80077f4:	402c      	ands	r4, r5
 80077f6:	4320      	orrs	r0, r4
 80077f8:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 80077fc:	60d0      	str	r0, [r2, #12]
}
 80077fe:	e7ce      	b.n	800779e <HAL_ADC_AnalogWDGConfig+0x192>
  __HAL_LOCK(hadc);
 8007800:	2002      	movs	r0, #2
}
 8007802:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007804:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8007808:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800780c:	ea44 040c 	orr.w	r4, r4, ip
 8007810:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007814:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8007818:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800781c:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800781e:	f44f 7480 	mov.w	r4, #256	; 0x100
 8007822:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007826:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007828:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 800782c:	6558      	str	r0, [r3, #84]	; 0x54
 800782e:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007830:	7b09      	ldrb	r1, [r1, #12]
 8007832:	2901      	cmp	r1, #1
 8007834:	d078      	beq.n	8007928 <HAL_ADC_AnalogWDGConfig+0x31c>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007836:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007838:	2000      	movs	r0, #0
 800783a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800783e:	6051      	str	r1, [r2, #4]
}
 8007840:	e722      	b.n	8007688 <HAL_ADC_AnalogWDGConfig+0x7c>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007842:	2d00      	cmp	r5, #0
 8007844:	d05e      	beq.n	8007904 <HAL_ADC_AnalogWDGConfig+0x2f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007846:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800784a:	2800      	cmp	r0, #0
 800784c:	f000 8094 	beq.w	8007978 <HAL_ADC_AnalogWDGConfig+0x36c>
  return __builtin_clz(value);
 8007850:	fab0 f080 	clz	r0, r0
 8007854:	2501      	movs	r5, #1
 8007856:	4085      	lsls	r5, r0
 8007858:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 800785c:	4328      	orrs	r0, r5
 800785e:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8007862:	e72f      	b.n	80076c4 <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007864:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007866:	2000      	movs	r0, #0
 8007868:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800786c:	6051      	str	r1, [r2, #4]
}
 800786e:	e70b      	b.n	8007688 <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007870:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8007874:	2800      	cmp	r0, #0
 8007876:	d04a      	beq.n	800790e <HAL_ADC_AnalogWDGConfig+0x302>
  return __builtin_clz(value);
 8007878:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800787c:	2501      	movs	r5, #1
 800787e:	4085      	lsls	r5, r0
 8007880:	e71b      	b.n	80076ba <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007882:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007886:	690d      	ldr	r5, [r1, #16]
 8007888:	0040      	lsls	r0, r0, #1
 800788a:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800788c:	4824      	ldr	r0, [pc, #144]	; (8007920 <HAL_ADC_AnalogWDGConfig+0x314>)
 800788e:	6800      	ldr	r0, [r0, #0]
 8007890:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007894:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007898:	68d0      	ldr	r0, [r2, #12]
 800789a:	d003      	beq.n	80078a4 <HAL_ADC_AnalogWDGConfig+0x298>
 800789c:	f010 0f10 	tst.w	r0, #16
 80078a0:	68d0      	ldr	r0, [r2, #12]
 80078a2:	d128      	bne.n	80078f6 <HAL_ADC_AnalogWDGConfig+0x2ea>
 80078a4:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80078a8:	694c      	ldr	r4, [r1, #20]
 80078aa:	0040      	lsls	r0, r0, #1
 80078ac:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80078b0:	6a14      	ldr	r4, [r2, #32]
 80078b2:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80078b6:	4304      	orrs	r4, r0
 80078b8:	6214      	str	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80078ba:	2480      	movs	r4, #128	; 0x80
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80078bc:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80078be:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 80078c2:	4328      	orrs	r0, r5
 80078c4:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80078c6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80078c8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80078cc:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078ce:	2000      	movs	r0, #0
 80078d0:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 80078d2:	7b09      	ldrb	r1, [r1, #12]
 80078d4:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80078d6:	6851      	ldr	r1, [r2, #4]
 80078d8:	bf0c      	ite	eq
 80078da:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80078dc:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 80078e0:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80078e8:	bc70      	pop	{r4, r5, r6}
 80078ea:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80078ec:	0840      	lsrs	r0, r0, #1
 80078ee:	f000 0008 	and.w	r0, r0, #8
 80078f2:	4085      	lsls	r5, r0
 80078f4:	e7ca      	b.n	800788c <HAL_ADC_AnalogWDGConfig+0x280>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80078f6:	0840      	lsrs	r0, r0, #1
 80078f8:	694c      	ldr	r4, [r1, #20]
 80078fa:	f000 0008 	and.w	r0, r0, #8
 80078fe:	fa04 f000 	lsl.w	r0, r4, r0
 8007902:	e7d5      	b.n	80078b0 <HAL_ADC_AnalogWDGConfig+0x2a4>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007904:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8007908:	2501      	movs	r5, #1
 800790a:	4085      	lsls	r5, r0
 800790c:	e7a4      	b.n	8007858 <HAL_ADC_AnalogWDGConfig+0x24c>
 800790e:	2501      	movs	r5, #1
 8007910:	e6d3      	b.n	80076ba <HAL_ADC_AnalogWDGConfig+0xae>
 8007912:	bf00      	nop
 8007914:	7dc00000 	.word	0x7dc00000
 8007918:	7dcfffff 	.word	0x7dcfffff
 800791c:	001fffff 	.word	0x001fffff
 8007920:	5c001000 	.word	0x5c001000
 8007924:	823fffff 	.word	0x823fffff
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007928:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800792a:	2000      	movs	r0, #0
 800792c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8007930:	6051      	str	r1, [r2, #4]
}
 8007932:	e6a9      	b.n	8007688 <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8007934:	68d4      	ldr	r4, [r2, #12]
 8007936:	4811      	ldr	r0, [pc, #68]	; (800797c <HAL_ADC_AnalogWDGConfig+0x370>)
 8007938:	4020      	ands	r0, r4
 800793a:	60d0      	str	r0, [r2, #12]
}
 800793c:	e72f      	b.n	800779e <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 800793e:	68d4      	ldr	r4, [r2, #12]
 8007940:	480e      	ldr	r0, [pc, #56]	; (800797c <HAL_ADC_AnalogWDGConfig+0x370>)
 8007942:	4020      	ands	r0, r4
 8007944:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8007948:	60d0      	str	r0, [r2, #12]
}
 800794a:	e728      	b.n	800779e <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 800794c:	68d5      	ldr	r5, [r2, #12]
 800794e:	6888      	ldr	r0, [r1, #8]
 8007950:	4c0a      	ldr	r4, [pc, #40]	; (800797c <HAL_ADC_AnalogWDGConfig+0x370>)
 8007952:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007956:	402c      	ands	r4, r5
 8007958:	4320      	orrs	r0, r4
 800795a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800795e:	60d0      	str	r0, [r2, #12]
}
 8007960:	e71d      	b.n	800779e <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8007962:	68d5      	ldr	r5, [r2, #12]
 8007964:	6888      	ldr	r0, [r1, #8]
 8007966:	4c05      	ldr	r4, [pc, #20]	; (800797c <HAL_ADC_AnalogWDGConfig+0x370>)
 8007968:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800796c:	402c      	ands	r4, r5
 800796e:	4320      	orrs	r0, r4
 8007970:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8007974:	60d0      	str	r0, [r2, #12]
}
 8007976:	e712      	b.n	800779e <HAL_ADC_AnalogWDGConfig+0x192>
 8007978:	2501      	movs	r5, #1
 800797a:	e76d      	b.n	8007858 <HAL_ADC_AnalogWDGConfig+0x24c>
 800797c:	823fffff 	.word	0x823fffff

08007980 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007980:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007982:	689a      	ldr	r2, [r3, #8]
 8007984:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007988:	689a      	ldr	r2, [r3, #8]
{
 800798a:	b570      	push	{r4, r5, r6, lr}
 800798c:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800798e:	d103      	bne.n	8007998 <ADC_ConversionStop+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007990:	0712      	lsls	r2, r2, #28
 8007992:	d401      	bmi.n	8007998 <ADC_ConversionStop+0x18>
  return HAL_OK;
 8007994:	2000      	movs	r0, #0
}
 8007996:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007998:	68da      	ldr	r2, [r3, #12]
 800799a:	0196      	lsls	r6, r2, #6
 800799c:	d504      	bpl.n	80079a8 <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800799e:	8aa0      	ldrh	r0, [r4, #20]
 80079a0:	f240 1201 	movw	r2, #257	; 0x101
 80079a4:	4290      	cmp	r0, r2
 80079a6:	d01a      	beq.n	80079de <ADC_ConversionStop+0x5e>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80079a8:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80079aa:	689a      	ldr	r2, [r3, #8]
 80079ac:	d040      	beq.n	8007a30 <ADC_ConversionStop+0xb0>
 80079ae:	0756      	lsls	r6, r2, #29
 80079b0:	d508      	bpl.n	80079c4 <ADC_ConversionStop+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80079b2:	689a      	ldr	r2, [r3, #8]
 80079b4:	0790      	lsls	r0, r2, #30
 80079b6:	d405      	bmi.n	80079c4 <ADC_ConversionStop+0x44>
  MODIFY_REG(ADCx->CR,
 80079b8:	6898      	ldr	r0, [r3, #8]
 80079ba:	4a2d      	ldr	r2, [pc, #180]	; (8007a70 <ADC_ConversionStop+0xf0>)
 80079bc:	4002      	ands	r2, r0
 80079be:	f042 0210 	orr.w	r2, r2, #16
 80079c2:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80079c4:	2901      	cmp	r1, #1
 80079c6:	d019      	beq.n	80079fc <ADC_ConversionStop+0x7c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80079c8:	689a      	ldr	r2, [r3, #8]
 80079ca:	0712      	lsls	r2, r2, #28
 80079cc:	d502      	bpl.n	80079d4 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80079ce:	689a      	ldr	r2, [r3, #8]
 80079d0:	0790      	lsls	r0, r2, #30
 80079d2:	d534      	bpl.n	8007a3e <ADC_ConversionStop+0xbe>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80079d4:	2903      	cmp	r1, #3
 80079d6:	bf14      	ite	ne
 80079d8:	2504      	movne	r5, #4
 80079da:	250c      	moveq	r5, #12
 80079dc:	e00f      	b.n	80079fe <ADC_ConversionStop+0x7e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	0650      	lsls	r0, r2, #25
 80079e2:	d406      	bmi.n	80079f2 <ADC_ConversionStop+0x72>
 80079e4:	4a23      	ldr	r2, [pc, #140]	; (8007a74 <ADC_ConversionStop+0xf4>)
 80079e6:	e001      	b.n	80079ec <ADC_ConversionStop+0x6c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80079e8:	3a01      	subs	r2, #1
 80079ea:	d018      	beq.n	8007a1e <ADC_ConversionStop+0x9e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80079ec:	6819      	ldr	r1, [r3, #0]
 80079ee:	0649      	lsls	r1, r1, #25
 80079f0:	d5fa      	bpl.n	80079e8 <ADC_ConversionStop+0x68>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80079f2:	2240      	movs	r2, #64	; 0x40
 80079f4:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80079f6:	689a      	ldr	r2, [r3, #8]
 80079f8:	0752      	lsls	r2, r2, #29
 80079fa:	d427      	bmi.n	8007a4c <ADC_ConversionStop+0xcc>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80079fc:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 80079fe:	f7ff f96f 	bl	8006ce0 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007a02:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007a04:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	421d      	tst	r5, r3
 8007a0a:	d0c3      	beq.n	8007994 <ADC_ConversionStop+0x14>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007a0c:	f7ff f968 	bl	8006ce0 <HAL_GetTick>
 8007a10:	1b83      	subs	r3, r0, r6
 8007a12:	2b05      	cmp	r3, #5
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007a14:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007a16:	d9f6      	bls.n	8007a06 <ADC_ConversionStop+0x86>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007a18:	689a      	ldr	r2, [r3, #8]
 8007a1a:	422a      	tst	r2, r5
 8007a1c:	d0f3      	beq.n	8007a06 <ADC_ConversionStop+0x86>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007a20:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a22:	f043 0310 	orr.w	r3, r3, #16
 8007a26:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a2a:	4303      	orrs	r3, r0
 8007a2c:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007a2e:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007a30:	0715      	lsls	r5, r2, #28
 8007a32:	d502      	bpl.n	8007a3a <ADC_ConversionStop+0xba>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007a34:	689a      	ldr	r2, [r3, #8]
 8007a36:	0792      	lsls	r2, r2, #30
 8007a38:	d513      	bpl.n	8007a62 <ADC_ConversionStop+0xe2>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007a3a:	2508      	movs	r5, #8
        break;
 8007a3c:	e7df      	b.n	80079fe <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007a3e:	6898      	ldr	r0, [r3, #8]
 8007a40:	4a0b      	ldr	r2, [pc, #44]	; (8007a70 <ADC_ConversionStop+0xf0>)
 8007a42:	4002      	ands	r2, r0
 8007a44:	f042 0220 	orr.w	r2, r2, #32
 8007a48:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8007a4a:	e7c3      	b.n	80079d4 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007a4c:	689a      	ldr	r2, [r3, #8]
 8007a4e:	0796      	lsls	r6, r2, #30
 8007a50:	d4d4      	bmi.n	80079fc <ADC_ConversionStop+0x7c>
  MODIFY_REG(ADCx->CR,
 8007a52:	6899      	ldr	r1, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007a54:	2504      	movs	r5, #4
 8007a56:	4a06      	ldr	r2, [pc, #24]	; (8007a70 <ADC_ConversionStop+0xf0>)
 8007a58:	400a      	ands	r2, r1
 8007a5a:	f042 0210 	orr.w	r2, r2, #16
 8007a5e:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007a60:	e7cd      	b.n	80079fe <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007a62:	6899      	ldr	r1, [r3, #8]
 8007a64:	4a02      	ldr	r2, [pc, #8]	; (8007a70 <ADC_ConversionStop+0xf0>)
 8007a66:	400a      	ands	r2, r1
 8007a68:	f042 0220 	orr.w	r2, r2, #32
 8007a6c:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8007a6e:	e7e4      	b.n	8007a3a <ADC_ConversionStop+0xba>
 8007a70:	7fffffc0 	.word	0x7fffffc0
 8007a74:	000cdc00 	.word	0x000cdc00

08007a78 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007a78:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007a7a:	689a      	ldr	r2, [r3, #8]
 8007a7c:	07d1      	lsls	r1, r2, #31
 8007a7e:	d501      	bpl.n	8007a84 <ADC_Enable+0xc>
  return HAL_OK;
 8007a80:	2000      	movs	r0, #0
}
 8007a82:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007a84:	6899      	ldr	r1, [r3, #8]
 8007a86:	4a21      	ldr	r2, [pc, #132]	; (8007b0c <ADC_Enable+0x94>)
 8007a88:	4211      	tst	r1, r2
{
 8007a8a:	b570      	push	{r4, r5, r6, lr}
 8007a8c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007a8e:	d12c      	bne.n	8007aea <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8007a90:	6899      	ldr	r1, [r3, #8]
 8007a92:	4a1f      	ldr	r2, [pc, #124]	; (8007b10 <ADC_Enable+0x98>)
 8007a94:	400a      	ands	r2, r1
 8007a96:	f042 0201 	orr.w	r2, r2, #1
 8007a9a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007a9c:	f7ff f920 	bl	8006ce0 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	4a1c      	ldr	r2, [pc, #112]	; (8007b14 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8007aa4:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d028      	beq.n	8007afc <ADC_Enable+0x84>
 8007aaa:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d024      	beq.n	8007afc <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007ab2:	4a19      	ldr	r2, [pc, #100]	; (8007b18 <ADC_Enable+0xa0>)
 8007ab4:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	07d6      	lsls	r6, r2, #31
 8007aba:	d414      	bmi.n	8007ae6 <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8007abc:	4e14      	ldr	r6, [pc, #80]	; (8007b10 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007abe:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ac0:	07d0      	lsls	r0, r2, #31
 8007ac2:	d404      	bmi.n	8007ace <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8007ac4:	689a      	ldr	r2, [r3, #8]
 8007ac6:	4032      	ands	r2, r6
 8007ac8:	f042 0201 	orr.w	r2, r2, #1
 8007acc:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007ace:	f7ff f907 	bl	8006ce0 <HAL_GetTick>
 8007ad2:	1b43      	subs	r3, r0, r5
 8007ad4:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ad6:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007ad8:	d902      	bls.n	8007ae0 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	07d1      	lsls	r1, r2, #31
 8007ade:	d504      	bpl.n	8007aea <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	07d2      	lsls	r2, r2, #31
 8007ae4:	d5eb      	bpl.n	8007abe <ADC_Enable+0x46>
  return HAL_OK;
 8007ae6:	2000      	movs	r0, #0
}
 8007ae8:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007aea:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8007aec:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007aee:	f043 0310 	orr.w	r3, r3, #16
 8007af2:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007af4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007af6:	4303      	orrs	r3, r0
 8007af8:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007afa:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007afc:	4a07      	ldr	r2, [pc, #28]	; (8007b1c <ADC_Enable+0xa4>)
 8007afe:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007b00:	06d2      	lsls	r2, r2, #27
 8007b02:	d0d8      	beq.n	8007ab6 <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b04:	4a06      	ldr	r2, [pc, #24]	; (8007b20 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d1d5      	bne.n	8007ab6 <ADC_Enable+0x3e>
 8007b0a:	e7ec      	b.n	8007ae6 <ADC_Enable+0x6e>
 8007b0c:	8000003f 	.word	0x8000003f
 8007b10:	7fffffc0 	.word	0x7fffffc0
 8007b14:	40022000 	.word	0x40022000
 8007b18:	58026300 	.word	0x58026300
 8007b1c:	40022300 	.word	0x40022300
 8007b20:	40022100 	.word	0x40022100

08007b24 <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007b24:	4a39      	ldr	r2, [pc, #228]	; (8007c0c <HAL_ADC_Start+0xe8>)
 8007b26:	6803      	ldr	r3, [r0, #0]
 8007b28:	4293      	cmp	r3, r2
{
 8007b2a:	b570      	push	{r4, r5, r6, lr}
 8007b2c:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007b2e:	d046      	beq.n	8007bbe <HAL_ADC_Start+0x9a>
 8007b30:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d042      	beq.n	8007bbe <HAL_ADC_Start+0x9a>
 8007b38:	4a35      	ldr	r2, [pc, #212]	; (8007c10 <HAL_ADC_Start+0xec>)
 8007b3a:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007b3c:	689d      	ldr	r5, [r3, #8]
 8007b3e:	f015 0504 	ands.w	r5, r5, #4
 8007b42:	d142      	bne.n	8007bca <HAL_ADC_Start+0xa6>
    __HAL_LOCK(hadc);
 8007b44:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d03e      	beq.n	8007bca <HAL_ADC_Start+0xa6>
 8007b4c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8007b4e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8007b50:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8007b54:	f7ff ff90 	bl	8007a78 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d138      	bne.n	8007bce <HAL_ADC_Start+0xaa>
      ADC_STATE_CLR_SET(hadc->State,
 8007b5c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007b5e:	f006 061f 	and.w	r6, r6, #31
 8007b62:	4a2c      	ldr	r2, [pc, #176]	; (8007c14 <HAL_ADC_Start+0xf0>)
 8007b64:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b66:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8007b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b6c:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b6e:	4a2a      	ldr	r2, [pc, #168]	; (8007c18 <HAL_ADC_Start+0xf4>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d045      	beq.n	8007c00 <HAL_ADC_Start+0xdc>
 8007b74:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007b76:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007b78:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007b7c:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007b7e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007b80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b84:	d040      	beq.n	8007c08 <HAL_ADC_Start+0xe4>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007b86:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007b88:	f022 0206 	bic.w	r2, r2, #6
 8007b8c:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007b8e:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b90:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007b92:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8007b94:	f04f 0200 	mov.w	r2, #0
 8007b98:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b9c:	d020      	beq.n	8007be0 <HAL_ADC_Start+0xbc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007b9e:	2e09      	cmp	r6, #9
 8007ba0:	d918      	bls.n	8007bd4 <HAL_ADC_Start+0xb0>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007ba2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007ba4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ba8:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007baa:	68cb      	ldr	r3, [r1, #12]
 8007bac:	019b      	lsls	r3, r3, #6
 8007bae:	d505      	bpl.n	8007bbc <HAL_ADC_Start+0x98>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007bb0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007bb2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007bb6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007bba:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007bbc:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007bbe:	4a17      	ldr	r2, [pc, #92]	; (8007c1c <HAL_ADC_Start+0xf8>)
 8007bc0:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007bc2:	689d      	ldr	r5, [r3, #8]
 8007bc4:	f015 0504 	ands.w	r5, r5, #4
 8007bc8:	d0bc      	beq.n	8007b44 <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 8007bca:	2002      	movs	r0, #2
}
 8007bcc:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8007bce:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 8007bd2:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007bd4:	f240 2221 	movw	r2, #545	; 0x221
 8007bd8:	fa22 f606 	lsr.w	r6, r2, r6
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007bdc:	07f5      	lsls	r5, r6, #31
 8007bde:	d5e0      	bpl.n	8007ba2 <HAL_ADC_Start+0x7e>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007be0:	68da      	ldr	r2, [r3, #12]
 8007be2:	0192      	lsls	r2, r2, #6
 8007be4:	d505      	bpl.n	8007bf2 <HAL_ADC_Start+0xce>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007be6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007be8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007bec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007bf0:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8007bf2:	6899      	ldr	r1, [r3, #8]
 8007bf4:	4a0a      	ldr	r2, [pc, #40]	; (8007c20 <HAL_ADC_Start+0xfc>)
 8007bf6:	400a      	ands	r2, r1
 8007bf8:	f042 0204 	orr.w	r2, r2, #4
 8007bfc:	609a      	str	r2, [r3, #8]
}
 8007bfe:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007c00:	4902      	ldr	r1, [pc, #8]	; (8007c0c <HAL_ADC_Start+0xe8>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007c02:	2e00      	cmp	r6, #0
 8007c04:	d0b7      	beq.n	8007b76 <HAL_ADC_Start+0x52>
 8007c06:	e7ba      	b.n	8007b7e <HAL_ADC_Start+0x5a>
        ADC_CLEAR_ERRORCODE(hadc);
 8007c08:	65a2      	str	r2, [r4, #88]	; 0x58
 8007c0a:	e7c0      	b.n	8007b8e <HAL_ADC_Start+0x6a>
 8007c0c:	40022000 	.word	0x40022000
 8007c10:	58026300 	.word	0x58026300
 8007c14:	fffff0fe 	.word	0xfffff0fe
 8007c18:	40022100 	.word	0x40022100
 8007c1c:	40022300 	.word	0x40022300
 8007c20:	7fffffc0 	.word	0x7fffffc0

08007c24 <ADC_Disable>:
{
 8007c24:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007c26:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007c28:	689a      	ldr	r2, [r3, #8]
 8007c2a:	0795      	lsls	r5, r2, #30
 8007c2c:	d502      	bpl.n	8007c34 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c2e:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8007c30:	2000      	movs	r0, #0
}
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007c36:	07d4      	lsls	r4, r2, #31
 8007c38:	d529      	bpl.n	8007c8e <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007c3a:	689a      	ldr	r2, [r3, #8]
 8007c3c:	4604      	mov	r4, r0
 8007c3e:	f002 020d 	and.w	r2, r2, #13
 8007c42:	2a01      	cmp	r2, #1
 8007c44:	d008      	beq.n	8007c58 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c46:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007c48:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c4a:	f043 0310 	orr.w	r3, r3, #16
 8007c4e:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c50:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c52:	4303      	orrs	r3, r0
 8007c54:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8007c58:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007c5a:	2103      	movs	r1, #3
 8007c5c:	4a0d      	ldr	r2, [pc, #52]	; (8007c94 <ADC_Disable+0x70>)
 8007c5e:	4002      	ands	r2, r0
 8007c60:	f042 0202 	orr.w	r2, r2, #2
 8007c64:	609a      	str	r2, [r3, #8]
 8007c66:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8007c68:	f7ff f83a 	bl	8006ce0 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c6c:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007c6e:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	07d9      	lsls	r1, r3, #31
 8007c74:	d50b      	bpl.n	8007c8e <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007c76:	f7ff f833 	bl	8006ce0 <HAL_GetTick>
 8007c7a:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c7c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007c7e:	2802      	cmp	r0, #2
 8007c80:	d902      	bls.n	8007c88 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c82:	689a      	ldr	r2, [r3, #8]
 8007c84:	07d2      	lsls	r2, r2, #31
 8007c86:	d4de      	bmi.n	8007c46 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	07db      	lsls	r3, r3, #31
 8007c8c:	d4f3      	bmi.n	8007c76 <ADC_Disable+0x52>
  return HAL_OK;
 8007c8e:	2000      	movs	r0, #0
}
 8007c90:	bd38      	pop	{r3, r4, r5, pc}
 8007c92:	bf00      	nop
 8007c94:	7fffffc0 	.word	0x7fffffc0

08007c98 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8007c98:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d01b      	beq.n	8007cd8 <HAL_ADC_Stop+0x40>
 8007ca0:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007ca2:	2103      	movs	r1, #3
{
 8007ca4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8007ca6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007caa:	4604      	mov	r4, r0
 8007cac:	f7ff fe68 	bl	8007980 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8007cb0:	b118      	cbz	r0, 8007cba <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007cb8:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8007cba:	4620      	mov	r0, r4
 8007cbc:	f7ff ffb2 	bl	8007c24 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	d1f6      	bne.n	8007cb2 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8007cc4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007cc6:	4b05      	ldr	r3, [pc, #20]	; (8007cdc <HAL_ADC_Stop+0x44>)
 8007cc8:	4013      	ands	r3, r2
 8007cca:	f043 0301 	orr.w	r3, r3, #1
 8007cce:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007cd6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8007cd8:	2002      	movs	r0, #2
}
 8007cda:	4770      	bx	lr
 8007cdc:	ffffeefe 	.word	0xffffeefe

08007ce0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007ce0:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007ce2:	4a57      	ldr	r2, [pc, #348]	; (8007e40 <ADC_ConfigureBoostMode+0x160>)
{
 8007ce4:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007ce6:	6803      	ldr	r3, [r0, #0]
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d026      	beq.n	8007d3a <ADC_ConfigureBoostMode+0x5a>
 8007cec:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d022      	beq.n	8007d3a <ADC_ConfigureBoostMode+0x5a>
 8007cf4:	4b53      	ldr	r3, [pc, #332]	; (8007e44 <ADC_ConfigureBoostMode+0x164>)
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007cfc:	d022      	beq.n	8007d44 <ADC_ConfigureBoostMode+0x64>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007cfe:	f003 f8bd 	bl	800ae7c <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007d02:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8007d04:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007d06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d0a:	f000 8088 	beq.w	8007e1e <ADC_ConfigureBoostMode+0x13e>
 8007d0e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007d12:	d06c      	beq.n	8007dee <ADC_ConfigureBoostMode+0x10e>
 8007d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d18:	f000 8081 	beq.w	8007e1e <ADC_ConfigureBoostMode+0x13e>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007d1c:	f7fe fff8 	bl	8006d10 <HAL_GetREVID>
 8007d20:	f241 0303 	movw	r3, #4099	; 0x1003
 8007d24:	4298      	cmp	r0, r3
 8007d26:	d84b      	bhi.n	8007dc0 <ADC_ConfigureBoostMode+0xe0>
  {
    if (freq > 20000000UL)
 8007d28:	4b47      	ldr	r3, [pc, #284]	; (8007e48 <ADC_ConfigureBoostMode+0x168>)
 8007d2a:	429d      	cmp	r5, r3
 8007d2c:	d92a      	bls.n	8007d84 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007d2e:	6822      	ldr	r2, [r4, #0]
 8007d30:	6893      	ldr	r3, [r2, #8]
 8007d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d36:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007d38:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007d3a:	4b44      	ldr	r3, [pc, #272]	; (8007e4c <ADC_ConfigureBoostMode+0x16c>)
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007d42:	d1dc      	bne.n	8007cfe <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007d44:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007d48:	2100      	movs	r1, #0
 8007d4a:	f004 fa6d 	bl	800c228 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007d4e:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007d50:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007d52:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8007d56:	d06c      	beq.n	8007e32 <ADC_ConfigureBoostMode+0x152>
 8007d58:	d808      	bhi.n	8007d6c <ADC_ConfigureBoostMode+0x8c>
 8007d5a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8007d5e:	d050      	beq.n	8007e02 <ADC_ConfigureBoostMode+0x122>
 8007d60:	d916      	bls.n	8007d90 <ADC_ConfigureBoostMode+0xb0>
 8007d62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d66:	d1d9      	bne.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 8007d68:	0945      	lsrs	r5, r0, #5
        break;
 8007d6a:	e7d7      	b.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007d6c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8007d70:	d045      	beq.n	8007dfe <ADC_ConfigureBoostMode+0x11e>
 8007d72:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8007d76:	d1d1      	bne.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007d78:	f7fe ffca 	bl	8006d10 <HAL_GetREVID>
 8007d7c:	f241 0303 	movw	r3, #4099	; 0x1003
 8007d80:	4298      	cmp	r0, r3
 8007d82:	d840      	bhi.n	8007e06 <ADC_ConfigureBoostMode+0x126>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007d84:	6822      	ldr	r2, [r4, #0]
 8007d86:	6893      	ldr	r3, [r2, #8]
 8007d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d8c:	6093      	str	r3, [r2, #8]
}
 8007d8e:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8007d90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d94:	d006      	beq.n	8007da4 <ADC_ConfigureBoostMode+0xc4>
 8007d96:	d90a      	bls.n	8007dae <ADC_ConfigureBoostMode+0xce>
 8007d98:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007d9c:	d002      	beq.n	8007da4 <ADC_ConfigureBoostMode+0xc4>
 8007d9e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007da2:	d1bb      	bne.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007da4:	0c9b      	lsrs	r3, r3, #18
 8007da6:	005b      	lsls	r3, r3, #1
 8007da8:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8007dac:	e7b6      	b.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007dae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007db2:	d0f7      	beq.n	8007da4 <ADC_ConfigureBoostMode+0xc4>
 8007db4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007db8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8007dbc:	d0f2      	beq.n	8007da4 <ADC_ConfigureBoostMode+0xc4>
 8007dbe:	e7ad      	b.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007dc0:	4b23      	ldr	r3, [pc, #140]	; (8007e50 <ADC_ConfigureBoostMode+0x170>)
 8007dc2:	429d      	cmp	r5, r3
 8007dc4:	d805      	bhi.n	8007dd2 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007dc6:	6822      	ldr	r2, [r4, #0]
 8007dc8:	6893      	ldr	r3, [r2, #8]
 8007dca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dce:	6093      	str	r3, [r2, #8]
}
 8007dd0:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8007dd2:	4b20      	ldr	r3, [pc, #128]	; (8007e54 <ADC_ConfigureBoostMode+0x174>)
 8007dd4:	429d      	cmp	r5, r3
 8007dd6:	d91a      	bls.n	8007e0e <ADC_ConfigureBoostMode+0x12e>
    else if (freq <= 25000000UL)
 8007dd8:	4b1f      	ldr	r3, [pc, #124]	; (8007e58 <ADC_ConfigureBoostMode+0x178>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007dda:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8007ddc:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007dde:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8007de0:	d829      	bhi.n	8007e36 <ADC_ConfigureBoostMode+0x156>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007de6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007dea:	6093      	str	r3, [r2, #8]
}
 8007dec:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8007dee:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007df0:	f7fe ff8e 	bl	8006d10 <HAL_GetREVID>
 8007df4:	f241 0303 	movw	r3, #4099	; 0x1003
 8007df8:	4298      	cmp	r0, r3
 8007dfa:	d8e1      	bhi.n	8007dc0 <ADC_ConfigureBoostMode+0xe0>
 8007dfc:	e794      	b.n	8007d28 <ADC_ConfigureBoostMode+0x48>
        freq /= 128UL;
 8007dfe:	09c5      	lsrs	r5, r0, #7
        break;
 8007e00:	e78c      	b.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8007e02:	0905      	lsrs	r5, r0, #4
        break;
 8007e04:	e78a      	b.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007e06:	4b12      	ldr	r3, [pc, #72]	; (8007e50 <ADC_ConfigureBoostMode+0x170>)
 8007e08:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8007e0c:	d2db      	bcs.n	8007dc6 <ADC_ConfigureBoostMode+0xe6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007e0e:	6822      	ldr	r2, [r4, #0]
 8007e10:	6893      	ldr	r3, [r2, #8]
 8007e12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e1a:	6093      	str	r3, [r2, #8]
}
 8007e1c:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007e1e:	0c1b      	lsrs	r3, r3, #16
 8007e20:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007e24:	f7fe ff74 	bl	8006d10 <HAL_GetREVID>
 8007e28:	f241 0303 	movw	r3, #4099	; 0x1003
 8007e2c:	4298      	cmp	r0, r3
 8007e2e:	d8c7      	bhi.n	8007dc0 <ADC_ConfigureBoostMode+0xe0>
 8007e30:	e77a      	b.n	8007d28 <ADC_ConfigureBoostMode+0x48>
        freq /= 64UL;
 8007e32:	0985      	lsrs	r5, r0, #6
        break;
 8007e34:	e772      	b.n	8007d1c <ADC_ConfigureBoostMode+0x3c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007e36:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007e3a:	6093      	str	r3, [r2, #8]
}
 8007e3c:	bd38      	pop	{r3, r4, r5, pc}
 8007e3e:	bf00      	nop
 8007e40:	40022000 	.word	0x40022000
 8007e44:	58026300 	.word	0x58026300
 8007e48:	01312d00 	.word	0x01312d00
 8007e4c:	40022300 	.word	0x40022300
 8007e50:	00bebc21 	.word	0x00bebc21
 8007e54:	017d7841 	.word	0x017d7841
 8007e58:	02faf081 	.word	0x02faf081

08007e5c <HAL_ADC_Init>:
{
 8007e5c:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8007e5e:	2300      	movs	r3, #0
{
 8007e60:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8007e62:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f000 80d1 	beq.w	800800c <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007e6a:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8007e6c:	4604      	mov	r4, r0
 8007e6e:	2d00      	cmp	r5, #0
 8007e70:	f000 80bb 	beq.w	8007fea <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007e74:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007e76:	6893      	ldr	r3, [r2, #8]
 8007e78:	009d      	lsls	r5, r3, #2
 8007e7a:	d503      	bpl.n	8007e84 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007e7c:	6891      	ldr	r1, [r2, #8]
 8007e7e:	4b72      	ldr	r3, [pc, #456]	; (8008048 <HAL_ADC_Init+0x1ec>)
 8007e80:	400b      	ands	r3, r1
 8007e82:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007e84:	6893      	ldr	r3, [r2, #8]
 8007e86:	00d8      	lsls	r0, r3, #3
 8007e88:	d416      	bmi.n	8007eb8 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007e8a:	4b70      	ldr	r3, [pc, #448]	; (800804c <HAL_ADC_Init+0x1f0>)
 8007e8c:	4970      	ldr	r1, [pc, #448]	; (8008050 <HAL_ADC_Init+0x1f4>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8007e90:	6890      	ldr	r0, [r2, #8]
 8007e92:	099b      	lsrs	r3, r3, #6
 8007e94:	fba1 1303 	umull	r1, r3, r1, r3
 8007e98:	496e      	ldr	r1, [pc, #440]	; (8008054 <HAL_ADC_Init+0x1f8>)
 8007e9a:	099b      	lsrs	r3, r3, #6
 8007e9c:	4001      	ands	r1, r0
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8007ea4:	6091      	str	r1, [r2, #8]
 8007ea6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007ea8:	9b01      	ldr	r3, [sp, #4]
 8007eaa:	b12b      	cbz	r3, 8007eb8 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8007eac:	9b01      	ldr	r3, [sp, #4]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007eb2:	9b01      	ldr	r3, [sp, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1f9      	bne.n	8007eac <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007eb8:	6893      	ldr	r3, [r2, #8]
 8007eba:	00d9      	lsls	r1, r3, #3
 8007ebc:	d424      	bmi.n	8007f08 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ebe:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007ec0:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ec2:	f043 0310 	orr.w	r3, r3, #16
 8007ec6:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ec8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007eca:	432b      	orrs	r3, r5
 8007ecc:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007ece:	6893      	ldr	r3, [r2, #8]
 8007ed0:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007ed4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007ed6:	d11d      	bne.n	8007f14 <HAL_ADC_Init+0xb8>
 8007ed8:	06db      	lsls	r3, r3, #27
 8007eda:	d41b      	bmi.n	8007f14 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8007edc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007ede:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007ee2:	f043 0302 	orr.w	r3, r3, #2
 8007ee6:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007ee8:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007eea:	07de      	lsls	r6, r3, #31
 8007eec:	d428      	bmi.n	8007f40 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007eee:	4b5a      	ldr	r3, [pc, #360]	; (8008058 <HAL_ADC_Init+0x1fc>)
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d017      	beq.n	8007f24 <HAL_ADC_Init+0xc8>
 8007ef4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d013      	beq.n	8007f24 <HAL_ADC_Init+0xc8>
 8007efc:	4b57      	ldr	r3, [pc, #348]	; (800805c <HAL_ADC_Init+0x200>)
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	07d9      	lsls	r1, r3, #31
 8007f02:	d41d      	bmi.n	8007f40 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007f04:	4a56      	ldr	r2, [pc, #344]	; (8008060 <HAL_ADC_Init+0x204>)
 8007f06:	e015      	b.n	8007f34 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007f08:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007f0a:	2500      	movs	r5, #0
 8007f0c:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007f10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007f12:	d0e1      	beq.n	8007ed8 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f14:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007f16:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f18:	f043 0310 	orr.w	r3, r3, #16
}
 8007f1c:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f1e:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007f20:	b002      	add	sp, #8
 8007f22:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007f24:	4a4c      	ldr	r2, [pc, #304]	; (8008058 <HAL_ADC_Init+0x1fc>)
 8007f26:	4b4f      	ldr	r3, [pc, #316]	; (8008064 <HAL_ADC_Init+0x208>)
 8007f28:	6892      	ldr	r2, [r2, #8]
 8007f2a:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	07d8      	lsls	r0, r3, #31
 8007f30:	d406      	bmi.n	8007f40 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007f32:	4a4d      	ldr	r2, [pc, #308]	; (8008068 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007f34:	6893      	ldr	r3, [r2, #8]
 8007f36:	6861      	ldr	r1, [r4, #4]
 8007f38:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8007f3c:	430b      	orrs	r3, r1
 8007f3e:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007f40:	f7fe fee6 	bl	8006d10 <HAL_GetREVID>
 8007f44:	f241 0303 	movw	r3, #4099	; 0x1003
 8007f48:	68a1      	ldr	r1, [r4, #8]
 8007f4a:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007f4c:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007f4e:	d852      	bhi.n	8007ff6 <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007f50:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007f54:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007f56:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007f58:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8007f5c:	4302      	orrs	r2, r0
 8007f5e:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d103      	bne.n	8007f6c <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007f64:	6a23      	ldr	r3, [r4, #32]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007f6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f6e:	b123      	cbz	r3, 8007f7a <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f70:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007f74:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007f76:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f78:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007f7a:	6823      	ldr	r3, [r4, #0]
 8007f7c:	493b      	ldr	r1, [pc, #236]	; (800806c <HAL_ADC_Init+0x210>)
 8007f7e:	68d8      	ldr	r0, [r3, #12]
 8007f80:	4001      	ands	r1, r0
 8007f82:	430a      	orrs	r2, r1
 8007f84:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007f8c:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007f8e:	d11c      	bne.n	8007fca <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007f90:	0712      	lsls	r2, r2, #28
 8007f92:	d41a      	bmi.n	8007fca <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007f94:	68d8      	ldr	r0, [r3, #12]
 8007f96:	4a36      	ldr	r2, [pc, #216]	; (8008070 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007f98:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007f9a:	4002      	ands	r2, r0
 8007f9c:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8007fa0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8007fa6:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8007faa:	2a01      	cmp	r2, #1
 8007fac:	d03a      	beq.n	8008024 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007fae:	691a      	ldr	r2, [r3, #16]
 8007fb0:	f022 0201 	bic.w	r2, r2, #1
 8007fb4:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007fb6:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8007fb8:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007fba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fbc:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007fc0:	430a      	orrs	r2, r1
 8007fc2:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8007fc4:	f7ff fe8c 	bl	8007ce0 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007fc8:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007fca:	68e2      	ldr	r2, [r4, #12]
 8007fcc:	2a01      	cmp	r2, #1
 8007fce:	d021      	beq.n	8008014 <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007fd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fd2:	f022 020f 	bic.w	r2, r2, #15
 8007fd6:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007fd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8007fda:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007fdc:	f023 0303 	bic.w	r3, r3, #3
 8007fe0:	f043 0301 	orr.w	r3, r3, #1
 8007fe4:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007fe6:	b002      	add	sp, #8
 8007fe8:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8007fea:	f7fe f943 	bl	8006274 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8007fee:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8007ff0:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8007ff4:	e73e      	b.n	8007e74 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007ff6:	2910      	cmp	r1, #16
 8007ff8:	d1aa      	bne.n	8007f50 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007ffa:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007ffc:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007ffe:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8008002:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008004:	430a      	orrs	r2, r1
 8008006:	f042 021c 	orr.w	r2, r2, #28
 800800a:	e7a9      	b.n	8007f60 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 800800c:	2501      	movs	r5, #1
}
 800800e:	4628      	mov	r0, r5
 8008010:	b002      	add	sp, #8
 8008012:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008014:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008016:	69a2      	ldr	r2, [r4, #24]
 8008018:	f021 010f 	bic.w	r1, r1, #15
 800801c:	3a01      	subs	r2, #1
 800801e:	430a      	orrs	r2, r1
 8008020:	631a      	str	r2, [r3, #48]	; 0x30
 8008022:	e7d9      	b.n	8007fd8 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8008024:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8008028:	6c66      	ldr	r6, [r4, #68]	; 0x44
 800802a:	3901      	subs	r1, #1
 800802c:	6918      	ldr	r0, [r3, #16]
 800802e:	4332      	orrs	r2, r6
 8008030:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008034:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008036:	430a      	orrs	r2, r1
 8008038:	490e      	ldr	r1, [pc, #56]	; (8008074 <HAL_ADC_Init+0x218>)
 800803a:	4001      	ands	r1, r0
 800803c:	430a      	orrs	r2, r1
 800803e:	f042 0201 	orr.w	r2, r2, #1
 8008042:	611a      	str	r2, [r3, #16]
 8008044:	e7b7      	b.n	8007fb6 <HAL_ADC_Init+0x15a>
 8008046:	bf00      	nop
 8008048:	5fffffc0 	.word	0x5fffffc0
 800804c:	24000314 	.word	0x24000314
 8008050:	053e2d63 	.word	0x053e2d63
 8008054:	6fffffc0 	.word	0x6fffffc0
 8008058:	40022000 	.word	0x40022000
 800805c:	58026000 	.word	0x58026000
 8008060:	58026300 	.word	0x58026300
 8008064:	40022100 	.word	0x40022100
 8008068:	40022300 	.word	0x40022300
 800806c:	fff0c003 	.word	0xfff0c003
 8008070:	ffffbffc 	.word	0xffffbffc
 8008074:	fc00f81e 	.word	0xfc00f81e

08008078 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8008078:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800807a:	2300      	movs	r3, #0
{
 800807c:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800807e:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008080:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008084:	2b01      	cmp	r3, #1
 8008086:	d040      	beq.n	800810a <HAL_ADCEx_Calibration_Start+0x92>
 8008088:	2301      	movs	r3, #1
 800808a:	4604      	mov	r4, r0
 800808c:	460e      	mov	r6, r1
 800808e:	4615      	mov	r5, r2
 8008090:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008094:	f7ff fdc6 	bl	8007c24 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008098:	b9e8      	cbnz	r0, 80080d6 <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800809a:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 800809c:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 80080a0:	4b1b      	ldr	r3, [pc, #108]	; (8008110 <HAL_ADCEx_Calibration_Start+0x98>)
 80080a2:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
 80080a6:	4d1b      	ldr	r5, [pc, #108]	; (8008114 <HAL_ADCEx_Calibration_Start+0x9c>)
 80080a8:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80080aa:	4f1b      	ldr	r7, [pc, #108]	; (8008118 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 80080ac:	f043 0302 	orr.w	r3, r3, #2
 80080b0:	6563      	str	r3, [r4, #84]	; 0x54
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	689e      	ldr	r6, [r3, #8]
 80080b6:	4035      	ands	r5, r6
 80080b8:	4315      	orrs	r5, r2
 80080ba:	430d      	orrs	r5, r1
 80080bc:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80080c0:	609d      	str	r5, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80080c2:	689a      	ldr	r2, [r3, #8]
 80080c4:	2a00      	cmp	r2, #0
 80080c6:	db0f      	blt.n	80080e8 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80080c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80080ca:	f023 0303 	bic.w	r3, r3, #3
 80080ce:	f043 0301 	orr.w	r3, r3, #1
 80080d2:	6563      	str	r3, [r4, #84]	; 0x54
 80080d4:	e003      	b.n	80080de <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80080d8:	f043 0310 	orr.w	r3, r3, #16
 80080dc:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80080de:	2300      	movs	r3, #0
 80080e0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 80080e4:	b003      	add	sp, #12
 80080e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 80080e8:	9a01      	ldr	r2, [sp, #4]
 80080ea:	3201      	adds	r2, #1
 80080ec:	9201      	str	r2, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80080ee:	9a01      	ldr	r2, [sp, #4]
 80080f0:	42ba      	cmp	r2, r7
 80080f2:	d3e6      	bcc.n	80080c2 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 80080f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 80080f6:	2200      	movs	r2, #0
        return HAL_ERROR;
 80080f8:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80080fa:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80080fe:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8008102:	f043 0310 	orr.w	r3, r3, #16
 8008106:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8008108:	e7ec      	b.n	80080e4 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 800810a:	2002      	movs	r0, #2
}
 800810c:	b003      	add	sp, #12
 800810e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008110:	ffffeefd 	.word	0xffffeefd
 8008114:	3ffeffc0 	.word	0x3ffeffc0
 8008118:	25c3f800 	.word	0x25c3f800

0800811c <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800811c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008120:	f8d0 8000 	ldr.w	r8, [r0]
{
 8008124:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008126:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800812a:	f015 0504 	ands.w	r5, r5, #4
 800812e:	d117      	bne.n	8008160 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008130:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008134:	4604      	mov	r4, r0
 8008136:	2b01      	cmp	r3, #1
 8008138:	d012      	beq.n	8008160 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800813a:	4b2d      	ldr	r3, [pc, #180]	; (80081f0 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 800813c:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008140:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008142:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008144:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 8008146:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800814a:	d00d      	beq.n	8008168 <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800814c:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 800814e:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 8008150:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008154:	f043 0320 	orr.w	r3, r3, #32
 8008158:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 800815a:	b01a      	add	sp, #104	; 0x68
 800815c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8008160:	2002      	movs	r0, #2
}
 8008162:	b01a      	add	sp, #104	; 0x68
 8008164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008168:	4d22      	ldr	r5, [pc, #136]	; (80081f4 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 800816a:	460e      	mov	r6, r1
 800816c:	4617      	mov	r7, r2
 800816e:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8008170:	f7ff fc82 	bl	8007a78 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8008174:	b128      	cbz	r0, 8008182 <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 8008176:	2300      	movs	r3, #0
 8008178:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800817c:	b01a      	add	sp, #104	; 0x68
 800817e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8008182:	a801      	add	r0, sp, #4
 8008184:	f7ff fc78 	bl	8007a78 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8008188:	2800      	cmp	r0, #0
 800818a:	d1f4      	bne.n	8008176 <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 800818c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800818e:	4a1a      	ldr	r2, [pc, #104]	; (80081f8 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008190:	4b1a      	ldr	r3, [pc, #104]	; (80081fc <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 8008192:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008194:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8008198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800819c:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 800819e:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 80081a0:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80081a2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80081a4:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80081a6:	4b16      	ldr	r3, [pc, #88]	; (8008200 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 80081a8:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 80081aa:	4b16      	ldr	r3, [pc, #88]	; (8008204 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 80081ac:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80081ae:	d01d      	beq.n	80081ec <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 80081b0:	45ac      	cmp	ip, r5
 80081b2:	d01b      	beq.n	80081ec <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 80081b4:	4914      	ldr	r1, [pc, #80]	; (8008208 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80081b6:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80081b8:	463b      	mov	r3, r7
 80081ba:	4632      	mov	r2, r6
 80081bc:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80081be:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 80081c2:	2500      	movs	r5, #0
 80081c4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80081c8:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80081cc:	f045 0510 	orr.w	r5, r5, #16
 80081d0:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80081d4:	f000 fef8 	bl	8008fc8 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 80081d8:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80081da:	4b0c      	ldr	r3, [pc, #48]	; (800820c <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 80081dc:	6891      	ldr	r1, [r2, #8]
 80081de:	400b      	ands	r3, r1
 80081e0:	f043 0304 	orr.w	r3, r3, #4
 80081e4:	6093      	str	r3, [r2, #8]
}
 80081e6:	b01a      	add	sp, #104	; 0x68
 80081e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80081ec:	4908      	ldr	r1, [pc, #32]	; (8008210 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 80081ee:	e7e2      	b.n	80081b6 <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 80081f0:	40022000 	.word	0x40022000
 80081f4:	40022100 	.word	0x40022100
 80081f8:	fffff0fe 	.word	0xfffff0fe
 80081fc:	08007125 	.word	0x08007125
 8008200:	08006e95 	.word	0x08006e95
 8008204:	08007191 	.word	0x08007191
 8008208:	58026300 	.word	0x58026300
 800820c:	7fffffc0 	.word	0x7fffffc0
 8008210:	40022300 	.word	0x40022300

08008214 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 8008214:	b570      	push	{r4, r5, r6, lr}

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008216:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800821a:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 800821c:	2b01      	cmp	r3, #1
 800821e:	d05a      	beq.n	80082d6 <HAL_ADCEx_MultiModeStop_DMA+0xc2>
 8008220:	2601      	movs	r6, #1


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008222:	2103      	movs	r1, #3
 8008224:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8008226:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800822a:	f7ff fba9 	bl	8007980 <ADC_ConversionStop>

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800822e:	4605      	mov	r5, r0
 8008230:	bb40      	cbnz	r0, 8008284 <HAL_ADCEx_MultiModeStop_DMA+0x70>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008232:	4b3d      	ldr	r3, [pc, #244]	; (8008328 <HAL_ADCEx_MultiModeStop_DMA+0x114>)
 8008234:	6822      	ldr	r2, [r4, #0]
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008236:	9016      	str	r0, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008238:	429a      	cmp	r2, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800823a:	9017      	str	r0, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800823c:	d028      	beq.n	8008290 <HAL_ADCEx_MultiModeStop_DMA+0x7c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800823e:	6d63      	ldr	r3, [r4, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8008240:	4635      	mov	r5, r6
      __HAL_UNLOCK(hadc);
 8008242:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008246:	f043 0320 	orr.w	r3, r3, #32
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800824a:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800824c:	6563      	str	r3, [r4, #84]	; 0x54
}
 800824e:	b01a      	add	sp, #104	; 0x68
 8008250:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8008252:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008254:	f001 f850 	bl	80092f8 <HAL_DMA_Abort>
    if (tmp_hal_status == HAL_ERROR)
 8008258:	2801      	cmp	r0, #1
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800825a:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_ERROR)
 800825c:	d053      	beq.n	8008306 <HAL_ADCEx_MultiModeStop_DMA+0xf2>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800825e:	6822      	ldr	r2, [r4, #0]
 8008260:	6853      	ldr	r3, [r2, #4]
 8008262:	f023 0310 	bic.w	r3, r3, #16
 8008266:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8008268:	2800      	cmp	r0, #0
 800826a:	d155      	bne.n	8008318 <HAL_ADCEx_MultiModeStop_DMA+0x104>
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 800826c:	a801      	add	r0, sp, #4
 800826e:	f7ff fcd9 	bl	8007c24 <ADC_Disable>
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 8008272:	4620      	mov	r0, r4
 8008274:	f7ff fcd6 	bl	8007c24 <ADC_Disable>
    ADC_STATE_CLR_SET(hadc->State,
 8008278:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800827a:	4b2c      	ldr	r3, [pc, #176]	; (800832c <HAL_ADCEx_MultiModeStop_DMA+0x118>)
 800827c:	4013      	ands	r3, r2
 800827e:	f043 0301 	orr.w	r3, r3, #1
 8008282:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8008284:	2300      	movs	r3, #0
}
 8008286:	4628      	mov	r0, r5
  __HAL_UNLOCK(hadc);
 8008288:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800828c:	b01a      	add	sp, #104	; 0x68
 800828e:	bd70      	pop	{r4, r5, r6, pc}
 8008290:	4b27      	ldr	r3, [pc, #156]	; (8008330 <HAL_ADCEx_MultiModeStop_DMA+0x11c>)
 8008292:	9301      	str	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8008294:	f7fe fd24 	bl	8006ce0 <HAL_GetTick>
    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008298:	9b01      	ldr	r3, [sp, #4]
    tickstart = HAL_GetTick();
 800829a:	4605      	mov	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	075b      	lsls	r3, r3, #29
 80082a0:	d41d      	bmi.n	80082de <HAL_ADCEx_MultiModeStop_DMA+0xca>
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80082a2:	6823      	ldr	r3, [r4, #0]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	075a      	lsls	r2, r3, #29
 80082a8:	d5d3      	bpl.n	8008252 <HAL_ADCEx_MultiModeStop_DMA+0x3e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80082aa:	f7fe fd19 	bl	8006ce0 <HAL_GetTick>
 80082ae:	1b43      	subs	r3, r0, r5
 80082b0:	2b05      	cmp	r3, #5
 80082b2:	d91b      	bls.n	80082ec <HAL_ADCEx_MultiModeStop_DMA+0xd8>
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	689a      	ldr	r2, [r3, #8]
 80082b8:	0750      	lsls	r0, r2, #29
 80082ba:	d51f      	bpl.n	80082fc <HAL_ADCEx_MultiModeStop_DMA+0xe8>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80082bc:	6823      	ldr	r3, [r4, #0]
 80082be:	689b      	ldr	r3, [r3, #8]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80082c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 80082c2:	2501      	movs	r5, #1
          __HAL_UNLOCK(hadc);
 80082c4:	2200      	movs	r2, #0
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80082c6:	f043 0310 	orr.w	r3, r3, #16
}
 80082ca:	4628      	mov	r0, r5
          __HAL_UNLOCK(hadc);
 80082cc:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80082d0:	6563      	str	r3, [r4, #84]	; 0x54
}
 80082d2:	b01a      	add	sp, #104	; 0x68
 80082d4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 80082d6:	2502      	movs	r5, #2
}
 80082d8:	4628      	mov	r0, r5
 80082da:	b01a      	add	sp, #104	; 0x68
 80082dc:	bd70      	pop	{r4, r5, r6, pc}
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80082de:	6823      	ldr	r3, [r4, #0]
 80082e0:	689b      	ldr	r3, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80082e2:	f7fe fcfd 	bl	8006ce0 <HAL_GetTick>
 80082e6:	1b43      	subs	r3, r0, r5
 80082e8:	2b05      	cmp	r3, #5
 80082ea:	d8e3      	bhi.n	80082b4 <HAL_ADCEx_MultiModeStop_DMA+0xa0>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80082ec:	6822      	ldr	r2, [r4, #0]
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80082ee:	9b01      	ldr	r3, [sp, #4]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	f013 0f04 	tst.w	r3, #4
 80082f6:	6893      	ldr	r3, [r2, #8]
 80082f8:	d1d7      	bne.n	80082aa <HAL_ADCEx_MultiModeStop_DMA+0x96>
 80082fa:	e7d4      	b.n	80082a6 <HAL_ADCEx_MultiModeStop_DMA+0x92>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80082fc:	6822      	ldr	r2, [r4, #0]
 80082fe:	6891      	ldr	r1, [r2, #8]
 8008300:	0749      	lsls	r1, r1, #29
 8008302:	d5f5      	bpl.n	80082f0 <HAL_ADCEx_MultiModeStop_DMA+0xdc>
 8008304:	e7dc      	b.n	80082c0 <HAL_ADCEx_MultiModeStop_DMA+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008306:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008308:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800830a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800830e:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008310:	6853      	ldr	r3, [r2, #4]
 8008312:	f023 0310 	bic.w	r3, r3, #16
 8008316:	6053      	str	r3, [r2, #4]
      (void) ADC_Disable(hadc);
 8008318:	4620      	mov	r0, r4
 800831a:	f7ff fc83 	bl	8007c24 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 800831e:	a801      	add	r0, sp, #4
 8008320:	f7ff fc80 	bl	8007c24 <ADC_Disable>
 8008324:	e7a8      	b.n	8008278 <HAL_ADCEx_MultiModeStop_DMA+0x64>
 8008326:	bf00      	nop
 8008328:	40022000 	.word	0x40022000
 800832c:	ffffeefe 	.word	0xffffeefe
 8008330:	40022100 	.word	0x40022100

08008334 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop

08008338 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop

0800833c <HAL_ADCEx_LevelOutOfWindow2Callback>:
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop

08008340 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop

08008344 <HAL_ADCEx_EndOfSamplingCallback>:
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop

08008348 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008348:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800834a:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 800834e:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008350:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8008352:	2a01      	cmp	r2, #1
 8008354:	d04d      	beq.n	80083f2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8008356:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008358:	4c2b      	ldr	r4, [pc, #172]	; (8008408 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800835a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800835c:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800835e:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008360:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008362:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8008364:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008368:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800836a:	d008      	beq.n	800837e <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800836c:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800836e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008372:	f041 0120 	orr.w	r1, r1, #32
 8008376:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8008378:	b01a      	add	sp, #104	; 0x68
 800837a:	bcf0      	pop	{r4, r5, r6, r7}
 800837c:	4770      	bx	lr
 800837e:	4c23      	ldr	r4, [pc, #140]	; (800840c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8008380:	68a2      	ldr	r2, [r4, #8]
 8008382:	0752      	lsls	r2, r2, #29
 8008384:	d50b      	bpl.n	800839e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8008386:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008388:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800838a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800838c:	f042 0220 	orr.w	r2, r2, #32
 8008390:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8008392:	2200      	movs	r2, #0
 8008394:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8008398:	b01a      	add	sp, #104	; 0x68
 800839a:	bcf0      	pop	{r4, r5, r6, r7}
 800839c:	4770      	bx	lr
 800839e:	68a8      	ldr	r0, [r5, #8]
 80083a0:	f010 0004 	ands.w	r0, r0, #4
 80083a4:	d1f0      	bne.n	8008388 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80083a6:	b1c6      	cbz	r6, 80083da <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80083a8:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008414 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80083ac:	684f      	ldr	r7, [r1, #4]
 80083ae:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80083b2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80083b6:	433a      	orrs	r2, r7
 80083b8:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80083bc:	68ad      	ldr	r5, [r5, #8]
 80083be:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80083c0:	432a      	orrs	r2, r5
 80083c2:	07d4      	lsls	r4, r2, #31
 80083c4:	d413      	bmi.n	80083ee <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 80083c6:	688a      	ldr	r2, [r1, #8]
 80083c8:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80083cc:	4316      	orrs	r6, r2
 80083ce:	4a10      	ldr	r2, [pc, #64]	; (8008410 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80083d0:	400a      	ands	r2, r1
 80083d2:	4316      	orrs	r6, r2
 80083d4:	f8cc 6008 	str.w	r6, [ip, #8]
 80083d8:	e7db      	b.n	8008392 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80083da:	490e      	ldr	r1, [pc, #56]	; (8008414 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 80083dc:	688a      	ldr	r2, [r1, #8]
 80083de:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80083e2:	608a      	str	r2, [r1, #8]
 80083e4:	68a8      	ldr	r0, [r5, #8]
 80083e6:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80083e8:	4302      	orrs	r2, r0
 80083ea:	07d0      	lsls	r0, r2, #31
 80083ec:	d505      	bpl.n	80083fa <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80083ee:	2000      	movs	r0, #0
 80083f0:	e7cf      	b.n	8008392 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80083f2:	2002      	movs	r0, #2
}
 80083f4:	b01a      	add	sp, #104	; 0x68
 80083f6:	bcf0      	pop	{r4, r5, r6, r7}
 80083f8:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80083fa:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80083fc:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80083fe:	4a04      	ldr	r2, [pc, #16]	; (8008410 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8008400:	4022      	ands	r2, r4
 8008402:	608a      	str	r2, [r1, #8]
 8008404:	e7c5      	b.n	8008392 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8008406:	bf00      	nop
 8008408:	40022000 	.word	0x40022000
 800840c:	40022100 	.word	0x40022100
 8008410:	fffff0e0 	.word	0xfffff0e0
 8008414:	40022300 	.word	0x40022300

08008418 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008418:	4906      	ldr	r1, [pc, #24]	; (8008434 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800841a:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800841e:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8008420:	4b05      	ldr	r3, [pc, #20]	; (8008438 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008422:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008424:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008428:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800842c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800842e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8008430:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8008432:	4770      	bx	lr
 8008434:	e000ed00 	.word	0xe000ed00
 8008438:	05fa0000 	.word	0x05fa0000

0800843c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800843c:	4b1b      	ldr	r3, [pc, #108]	; (80084ac <HAL_NVIC_SetPriority+0x70>)
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008444:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008446:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800844a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800844e:	f1be 0f04 	cmp.w	lr, #4
 8008452:	bf28      	it	cs
 8008454:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008458:	f1bc 0f06 	cmp.w	ip, #6
 800845c:	d91a      	bls.n	8008494 <HAL_NVIC_SetPriority+0x58>
 800845e:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008460:	f04f 3cff 	mov.w	ip, #4294967295
 8008464:	fa0c fc03 	lsl.w	ip, ip, r3
 8008468:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800846c:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8008470:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008472:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008476:	ea21 010c 	bic.w	r1, r1, ip
 800847a:	fa01 f103 	lsl.w	r1, r1, r3
 800847e:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8008482:	db0a      	blt.n	800849a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008484:	0109      	lsls	r1, r1, #4
 8008486:	4b0a      	ldr	r3, [pc, #40]	; (80084b0 <HAL_NVIC_SetPriority+0x74>)
 8008488:	b2c9      	uxtb	r1, r1
 800848a:	4403      	add	r3, r0
 800848c:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8008490:	f85d fb04 	ldr.w	pc, [sp], #4
 8008494:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008496:	4613      	mov	r3, r2
 8008498:	e7e8      	b.n	800846c <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800849a:	f000 000f 	and.w	r0, r0, #15
 800849e:	0109      	lsls	r1, r1, #4
 80084a0:	4b04      	ldr	r3, [pc, #16]	; (80084b4 <HAL_NVIC_SetPriority+0x78>)
 80084a2:	b2c9      	uxtb	r1, r1
 80084a4:	4403      	add	r3, r0
 80084a6:	7619      	strb	r1, [r3, #24]
 80084a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80084ac:	e000ed00 	.word	0xe000ed00
 80084b0:	e000e100 	.word	0xe000e100
 80084b4:	e000ecfc 	.word	0xe000ecfc

080084b8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80084b8:	2800      	cmp	r0, #0
 80084ba:	db07      	blt.n	80084cc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80084bc:	2301      	movs	r3, #1
 80084be:	f000 011f 	and.w	r1, r0, #31
 80084c2:	4a03      	ldr	r2, [pc, #12]	; (80084d0 <HAL_NVIC_EnableIRQ+0x18>)
 80084c4:	0940      	lsrs	r0, r0, #5
 80084c6:	408b      	lsls	r3, r1
 80084c8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop
 80084d0:	e000e100 	.word	0xe000e100

080084d4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80084d4:	1e43      	subs	r3, r0, #1
 80084d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80084da:	d20c      	bcs.n	80084f6 <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80084dc:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80084e0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084e2:	4906      	ldr	r1, [pc, #24]	; (80084fc <HAL_SYSTICK_Config+0x28>)
 80084e4:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80084e8:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80084ea:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084ec:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80084f0:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80084f2:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80084f4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80084f6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	e000ed00 	.word	0xe000ed00

08008500 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8008500:	b188      	cbz	r0, 8008526 <HAL_DAC_Init+0x26>
{
 8008502:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008504:	7903      	ldrb	r3, [r0, #4]
 8008506:	4604      	mov	r4, r0
 8008508:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800850c:	b13b      	cbz	r3, 800851e <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800850e:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8008510:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008512:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8008514:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8008516:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008518:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800851a:	7122      	strb	r2, [r4, #4]
}
 800851c:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800851e:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8008520:	f7fd ff66 	bl	80063f0 <HAL_DAC_MspInit>
 8008524:	e7f3      	b.n	800850e <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8008526:	2001      	movs	r0, #1
}
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop

0800852c <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800852c:	7942      	ldrb	r2, [r0, #5]
 800852e:	2a01      	cmp	r2, #1
 8008530:	d02e      	beq.n	8008590 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008532:	4603      	mov	r3, r0
 8008534:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8008538:	6800      	ldr	r0, [r0, #0]
 800853a:	2201      	movs	r2, #1
{
 800853c:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 800853e:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8008542:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8008546:	6804      	ldr	r4, [r0, #0]
 8008548:	fa02 f20e 	lsl.w	r2, r2, lr
 800854c:	4322      	orrs	r2, r4
 800854e:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008550:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8008552:	b969      	cbnz	r1, 8008570 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008554:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8008558:	4562      	cmp	r2, ip
 800855a:	d103      	bne.n	8008564 <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800855c:	6842      	ldr	r2, [r0, #4]
 800855e:	f042 0201 	orr.w	r2, r2, #1
 8008562:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008564:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8008566:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8008568:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 800856a:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 800856c:	715a      	strb	r2, [r3, #5]
}
 800856e:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008570:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008574:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8008578:	4562      	cmp	r2, ip
 800857a:	d1f3      	bne.n	8008564 <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800857c:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 800857e:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008580:	f042 0202 	orr.w	r2, r2, #2
 8008584:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8008586:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8008588:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 800858a:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 800858c:	715a      	strb	r2, [r3, #5]
}
 800858e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8008590:	2002      	movs	r0, #2
}
 8008592:	4770      	bx	lr

08008594 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008596:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008598:	7940      	ldrb	r0, [r0, #5]
{
 800859a:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 800859c:	2801      	cmp	r0, #1
 800859e:	d053      	beq.n	8008648 <HAL_DAC_Start_DMA+0xb4>
 80085a0:	460d      	mov	r5, r1
 80085a2:	4611      	mov	r1, r2
 80085a4:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80085a6:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 80085a8:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80085aa:	2202      	movs	r2, #2
 80085ac:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 80085ae:	bb3d      	cbnz	r5, 8008600 <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80085b0:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 80085b2:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80085b4:	4a37      	ldr	r2, [pc, #220]	; (8008694 <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80085b6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800869c <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80085ba:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80085bc:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80085be:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80085c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80085c6:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 80086a0 <HAL_DAC_Start_DMA+0x10c>
 80085ca:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80085ce:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 80085d0:	d042      	beq.n	8008658 <HAL_DAC_Start_DMA+0xc4>
 80085d2:	2f08      	cmp	r7, #8
 80085d4:	d03d      	beq.n	8008652 <HAL_DAC_Start_DMA+0xbe>
 80085d6:	2f00      	cmp	r7, #0
 80085d8:	d038      	beq.n	800864c <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80085da:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80085dc:	6837      	ldr	r7, [r6, #0]
 80085de:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 80085e2:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80085e4:	f000 fcf0 	bl	8008fc8 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80085e8:	2300      	movs	r3, #0
 80085ea:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80085ec:	bb38      	cbnz	r0, 800863e <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80085ee:	6823      	ldr	r3, [r4, #0]
 80085f0:	f005 0110 	and.w	r1, r5, #16
 80085f4:	2501      	movs	r5, #1
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	408d      	lsls	r5, r1
 80085fa:	4315      	orrs	r5, r2
 80085fc:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80085fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008600:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 8008602:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008604:	4a24      	ldr	r2, [pc, #144]	; (8008698 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008606:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80086a4 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800860a:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800860c:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800860e:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008612:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008616:	f8df c090 	ldr.w	ip, [pc, #144]	; 80086a8 <HAL_DAC_Start_DMA+0x114>
 800861a:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800861e:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8008620:	d02f      	beq.n	8008682 <HAL_DAC_Start_DMA+0xee>
 8008622:	2f08      	cmp	r7, #8
 8008624:	d024      	beq.n	8008670 <HAL_DAC_Start_DMA+0xdc>
 8008626:	b1d7      	cbz	r7, 800865e <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008628:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800862a:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800862c:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008630:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008632:	f000 fcc9 	bl	8008fc8 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8008636:	2300      	movs	r3, #0
 8008638:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 800863a:	2800      	cmp	r0, #0
 800863c:	d0d7      	beq.n	80085ee <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800863e:	6923      	ldr	r3, [r4, #16]
 8008640:	f043 0304 	orr.w	r3, r3, #4
 8008644:	6123      	str	r3, [r4, #16]
}
 8008646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8008648:	2002      	movs	r0, #2
}
 800864a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800864c:	f106 0208 	add.w	r2, r6, #8
        break;
 8008650:	e7c4      	b.n	80085dc <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008652:	f106 0210 	add.w	r2, r6, #16
        break;
 8008656:	e7c1      	b.n	80085dc <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008658:	f106 020c 	add.w	r2, r6, #12
        break;
 800865c:	e7be      	b.n	80085dc <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800865e:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008660:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008664:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008668:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800866a:	f000 fcad 	bl	8008fc8 <HAL_DMA_Start_IT>
 800866e:	e7e2      	b.n	8008636 <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008670:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008672:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008676:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 800867a:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800867c:	f000 fca4 	bl	8008fc8 <HAL_DMA_Start_IT>
 8008680:	e7d9      	b.n	8008636 <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008682:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008684:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008688:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 800868c:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800868e:	f000 fc9b 	bl	8008fc8 <HAL_DMA_Start_IT>
 8008692:	e7d0      	b.n	8008636 <HAL_DAC_Start_DMA+0xa2>
 8008694:	080086dd 	.word	0x080086dd
 8008698:	080088e1 	.word	0x080088e1
 800869c:	080086ed 	.word	0x080086ed
 80086a0:	080086fd 	.word	0x080086fd
 80086a4:	080088f5 	.word	0x080088f5
 80086a8:	08008905 	.word	0x08008905

080086ac <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80086ac:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80086ae:	6800      	ldr	r0, [r0, #0]
{
 80086b0:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 80086b2:	2400      	movs	r4, #0
 80086b4:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 80086b6:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 80086b8:	b951      	cbnz	r1, 80086d0 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80086ba:	9901      	ldr	r1, [sp, #4]
 80086bc:	3108      	adds	r1, #8
 80086be:	440a      	add	r2, r1
 80086c0:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80086c2:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 80086c4:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80086c6:	6013      	str	r3, [r2, #0]
}
 80086c8:	b003      	add	sp, #12
 80086ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ce:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80086d0:	9901      	ldr	r1, [sp, #4]
 80086d2:	3114      	adds	r1, #20
 80086d4:	440a      	add	r2, r1
 80086d6:	9201      	str	r2, [sp, #4]
 80086d8:	e7f3      	b.n	80086c2 <HAL_DAC_SetValue+0x16>
 80086da:	bf00      	nop

080086dc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80086dc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086de:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80086e0:	4620      	mov	r0, r4
 80086e2:	f7fb ffe3 	bl	80046ac <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80086e6:	2301      	movs	r3, #1
 80086e8:	7123      	strb	r3, [r4, #4]
}
 80086ea:	bd10      	pop	{r4, pc}

080086ec <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80086ec:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80086ee:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80086f0:	f7fb ffe4 	bl	80046bc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80086f4:	bd08      	pop	{r3, pc}
 80086f6:	bf00      	nop

080086f8 <HAL_DAC_ErrorCallbackCh1>:
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop

080086fc <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80086fc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086fe:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008700:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008702:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008704:	f043 0304 	orr.w	r3, r3, #4
 8008708:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 800870a:	f7ff fff5 	bl	80086f8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800870e:	2301      	movs	r3, #1
 8008710:	7123      	strb	r3, [r4, #4]
}
 8008712:	bd10      	pop	{r4, pc}

08008714 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop

08008718 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008718:	6803      	ldr	r3, [r0, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	0491      	lsls	r1, r2, #18
{
 800871e:	b510      	push	{r4, lr}
 8008720:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008722:	d502      	bpl.n	800872a <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8008724:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008726:	0492      	lsls	r2, r2, #18
 8008728:	d418      	bmi.n	800875c <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	0091      	lsls	r1, r2, #2
 800872e:	d502      	bpl.n	8008736 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8008730:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008732:	0092      	lsls	r2, r2, #2
 8008734:	d400      	bmi.n	8008738 <HAL_DAC_IRQHandler+0x20>
}
 8008736:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8008738:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800873a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800873e:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8008740:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8008742:	6922      	ldr	r2, [r4, #16]
 8008744:	f042 0202 	orr.w	r2, r2, #2
 8008748:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800874a:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8008752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008756:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008758:	f000 b8e0 	b.w	800891c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 800875c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800875e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8008762:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8008764:	6902      	ldr	r2, [r0, #16]
 8008766:	f042 0201 	orr.w	r2, r2, #1
 800876a:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800876c:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008774:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8008776:	f7ff ffcd 	bl	8008714 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	e7d5      	b.n	800872a <HAL_DAC_IRQHandler+0x12>
 800877e:	bf00      	nop

08008780 <HAL_DAC_ConfigChannel>:
{
 8008780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8008784:	7943      	ldrb	r3, [r0, #5]
{
 8008786:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008788:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 800878a:	2b01      	cmp	r3, #1
 800878c:	f000 8098 	beq.w	80088c0 <HAL_DAC_ConfigChannel+0x140>
 8008790:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008792:	2904      	cmp	r1, #4
 8008794:	4605      	mov	r5, r0
 8008796:	4614      	mov	r4, r2
  __HAL_LOCK(hdac);
 8008798:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800879a:	f04f 0302 	mov.w	r3, #2
 800879e:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80087a0:	d045      	beq.n	800882e <HAL_DAC_ConfigChannel+0xae>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80087a2:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 80087a6:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80087a8:	6933      	ldr	r3, [r6, #16]
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d108      	bne.n	80087c0 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80087ae:	241f      	movs	r4, #31
    tmpreg1 = hdac->Instance->CCR;
 80087b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80087b2:	4094      	lsls	r4, r2
 80087b4:	ea23 0404 	bic.w	r4, r3, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087b8:	6973      	ldr	r3, [r6, #20]
 80087ba:	4093      	lsls	r3, r2
 80087bc:	4323      	orrs	r3, r4
    hdac->Instance->CCR = tmpreg1;
 80087be:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80087c0:	2407      	movs	r4, #7
 80087c2:	fa04 f302 	lsl.w	r3, r4, r2
  tmpreg1 = hdac->Instance->MCR;
 80087c6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80087c8:	ea24 0403 	bic.w	r4, r4, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80087cc:	e9d6 7302 	ldrd	r7, r3, [r6, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d028      	beq.n	8008826 <HAL_DAC_ConfigChannel+0xa6>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80087d4:	2b02      	cmp	r3, #2
 80087d6:	d028      	beq.n	800882a <HAL_DAC_ConfigChannel+0xaa>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80087d8:	fab7 f387 	clz	r3, r7
 80087dc:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80087de:	433b      	orrs	r3, r7
 80087e0:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087e2:	6871      	ldr	r1, [r6, #4]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087e4:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087e6:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087e8:	4323      	orrs	r3, r4
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087ea:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 80087ee:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087f0:	4094      	lsls	r4, r2
 80087f2:	6803      	ldr	r3, [r0, #0]
 80087f4:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80087f8:	f640 74fe 	movw	r4, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087fc:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80087fe:	4094      	lsls	r4, r2
  tmpreg1 = hdac->Instance->CR;
 8008800:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008802:	ea23 0304 	bic.w	r3, r3, r4
  hdac->State = HAL_DAC_STATE_READY;
 8008806:	2401      	movs	r4, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008808:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800880a:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 800880c:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800880e:	fa01 f302 	lsl.w	r3, r1, r2
 8008812:	6802      	ldr	r2, [r0, #0]
  __HAL_UNLOCK(hdac);
 8008814:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008816:	ea22 0203 	bic.w	r2, r2, r3
 800881a:	6002      	str	r2, [r0, #0]
  return HAL_OK;
 800881c:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 800881e:	712c      	strb	r4, [r5, #4]
  __HAL_UNLOCK(hdac);
 8008820:	7169      	strb	r1, [r5, #5]
}
 8008822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8008826:	2300      	movs	r3, #0
 8008828:	e7d9      	b.n	80087de <HAL_DAC_ConfigChannel+0x5e>
    connectOnChip = DAC_MCR_MODE1_0;
 800882a:	2301      	movs	r3, #1
 800882c:	e7d7      	b.n	80087de <HAL_DAC_ConfigChannel+0x5e>
    tickstart = HAL_GetTick();
 800882e:	f7fe fa57 	bl	8006ce0 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008832:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8008834:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 8008838:	bb1c      	cbnz	r4, 8008882 <HAL_DAC_ConfigChannel+0x102>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800883a:	f8df 809c 	ldr.w	r8, [pc, #156]	; 80088d8 <HAL_DAC_ConfigChannel+0x158>
 800883e:	ea13 0f08 	tst.w	r3, r8
 8008842:	d00d      	beq.n	8008860 <HAL_DAC_ConfigChannel+0xe0>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008844:	f7fe fa4c 	bl	8006ce0 <HAL_GetTick>
 8008848:	1bc3      	subs	r3, r0, r7
 800884a:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800884c:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800884e:	d903      	bls.n	8008858 <HAL_DAC_ConfigChannel+0xd8>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008850:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008852:	ea12 0f08 	tst.w	r2, r8
 8008856:	d136      	bne.n	80088c6 <HAL_DAC_ConfigChannel+0x146>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800885a:	ea13 0f08 	tst.w	r3, r8
 800885e:	d1f1      	bne.n	8008844 <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 8008860:	2001      	movs	r0, #1
 8008862:	f7fe fa43 	bl	8006cec <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008866:	6828      	ldr	r0, [r5, #0]
 8008868:	69b3      	ldr	r3, [r6, #24]
 800886a:	6403      	str	r3, [r0, #64]	; 0x40
 800886c:	e011      	b.n	8008892 <HAL_DAC_ConfigChannel+0x112>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800886e:	f7fe fa37 	bl	8006ce0 <HAL_GetTick>
 8008872:	1bc3      	subs	r3, r0, r7
 8008874:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008876:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008878:	d902      	bls.n	8008880 <HAL_DAC_ConfigChannel+0x100>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800887a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800887c:	2a00      	cmp	r2, #0
 800887e:	db22      	blt.n	80088c6 <HAL_DAC_ConfigChannel+0x146>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008882:	2b00      	cmp	r3, #0
 8008884:	dbf3      	blt.n	800886e <HAL_DAC_ConfigChannel+0xee>
      HAL_Delay(1U);
 8008886:	2001      	movs	r0, #1
 8008888:	f7fe fa30 	bl	8006cec <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800888c:	6828      	ldr	r0, [r5, #0]
 800888e:	69b3      	ldr	r3, [r6, #24]
 8008890:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008892:	f004 0210 	and.w	r2, r4, #16
 8008896:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800889a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800889c:	4091      	lsls	r1, r2
 800889e:	ea23 0301 	bic.w	r3, r3, r1
 80088a2:	69f1      	ldr	r1, [r6, #28]
 80088a4:	4091      	lsls	r1, r2
 80088a6:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80088a8:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80088aa:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80088ac:	4091      	lsls	r1, r2
 80088ae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80088b0:	ea23 0301 	bic.w	r3, r3, r1
 80088b4:	6a31      	ldr	r1, [r6, #32]
 80088b6:	4091      	lsls	r1, r2
 80088b8:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80088ba:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80088bc:	64c3      	str	r3, [r0, #76]	; 0x4c
 80088be:	e773      	b.n	80087a8 <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 80088c0:	2002      	movs	r0, #2
}
 80088c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80088c6:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80088c8:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80088ca:	f043 0308 	orr.w	r3, r3, #8
            return HAL_TIMEOUT;
 80088ce:	4610      	mov	r0, r2
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80088d0:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80088d2:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 80088d4:	e7a5      	b.n	8008822 <HAL_DAC_ConfigChannel+0xa2>
 80088d6:	bf00      	nop
 80088d8:	20008000 	.word	0x20008000

080088dc <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop

080088e0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80088e0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088e2:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80088e4:	4620      	mov	r0, r4
 80088e6:	f7ff fff9 	bl	80088dc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80088ea:	2301      	movs	r3, #1
 80088ec:	7123      	strb	r3, [r4, #4]
}
 80088ee:	bd10      	pop	{r4, pc}

080088f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop

080088f4 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80088f4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80088f6:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80088f8:	f7ff fffa 	bl	80088f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80088fc:	bd08      	pop	{r3, pc}
 80088fe:	bf00      	nop

08008900 <HAL_DACEx_ErrorCallbackCh2>:
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop

08008904 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008904:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008906:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008908:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800890a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800890c:	f043 0304 	orr.w	r3, r3, #4
 8008910:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008912:	f7ff fff5 	bl	8008900 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008916:	2301      	movs	r3, #1
 8008918:	7123      	strb	r3, [r4, #4]
}
 800891a:	bd10      	pop	{r4, pc}

0800891c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop

08008920 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008920:	6802      	ldr	r2, [r0, #0]
 8008922:	4b34      	ldr	r3, [pc, #208]	; (80089f4 <DMA_CalcBaseAndBitshift+0xd4>)
 8008924:	4934      	ldr	r1, [pc, #208]	; (80089f8 <DMA_CalcBaseAndBitshift+0xd8>)
{
 8008926:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008928:	4d34      	ldr	r5, [pc, #208]	; (80089fc <DMA_CalcBaseAndBitshift+0xdc>)
 800892a:	4c35      	ldr	r4, [pc, #212]	; (8008a00 <DMA_CalcBaseAndBitshift+0xe0>)
 800892c:	42aa      	cmp	r2, r5
 800892e:	bf18      	it	ne
 8008930:	429a      	cmpne	r2, r3
 8008932:	bf0c      	ite	eq
 8008934:	2301      	moveq	r3, #1
 8008936:	2300      	movne	r3, #0
 8008938:	428a      	cmp	r2, r1
 800893a:	bf08      	it	eq
 800893c:	f043 0301 	orreq.w	r3, r3, #1
 8008940:	3130      	adds	r1, #48	; 0x30
 8008942:	42a2      	cmp	r2, r4
 8008944:	bf08      	it	eq
 8008946:	f043 0301 	orreq.w	r3, r3, #1
 800894a:	3430      	adds	r4, #48	; 0x30
 800894c:	428a      	cmp	r2, r1
 800894e:	bf08      	it	eq
 8008950:	f043 0301 	orreq.w	r3, r3, #1
 8008954:	3130      	adds	r1, #48	; 0x30
 8008956:	42a2      	cmp	r2, r4
 8008958:	bf08      	it	eq
 800895a:	f043 0301 	orreq.w	r3, r3, #1
 800895e:	3430      	adds	r4, #48	; 0x30
 8008960:	428a      	cmp	r2, r1
 8008962:	bf08      	it	eq
 8008964:	f043 0301 	orreq.w	r3, r3, #1
 8008968:	f501 715c 	add.w	r1, r1, #880	; 0x370
 800896c:	42a2      	cmp	r2, r4
 800896e:	bf08      	it	eq
 8008970:	f043 0301 	orreq.w	r3, r3, #1
 8008974:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8008978:	428a      	cmp	r2, r1
 800897a:	bf08      	it	eq
 800897c:	f043 0301 	orreq.w	r3, r3, #1
 8008980:	3130      	adds	r1, #48	; 0x30
 8008982:	42a2      	cmp	r2, r4
 8008984:	bf08      	it	eq
 8008986:	f043 0301 	orreq.w	r3, r3, #1
 800898a:	3430      	adds	r4, #48	; 0x30
 800898c:	428a      	cmp	r2, r1
 800898e:	bf08      	it	eq
 8008990:	f043 0301 	orreq.w	r3, r3, #1
 8008994:	3130      	adds	r1, #48	; 0x30
 8008996:	42a2      	cmp	r2, r4
 8008998:	bf08      	it	eq
 800899a:	f043 0301 	orreq.w	r3, r3, #1
 800899e:	3430      	adds	r4, #48	; 0x30
 80089a0:	428a      	cmp	r2, r1
 80089a2:	bf08      	it	eq
 80089a4:	f043 0301 	orreq.w	r3, r3, #1
 80089a8:	3130      	adds	r1, #48	; 0x30
 80089aa:	42a2      	cmp	r2, r4
 80089ac:	bf08      	it	eq
 80089ae:	f043 0301 	orreq.w	r3, r3, #1
 80089b2:	428a      	cmp	r2, r1
 80089b4:	bf08      	it	eq
 80089b6:	f043 0301 	orreq.w	r3, r3, #1
 80089ba:	b913      	cbnz	r3, 80089c2 <DMA_CalcBaseAndBitshift+0xa2>
 80089bc:	4b11      	ldr	r3, [pc, #68]	; (8008a04 <DMA_CalcBaseAndBitshift+0xe4>)
 80089be:	429a      	cmp	r2, r3
 80089c0:	d113      	bne.n	80089ea <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80089c2:	b2d3      	uxtb	r3, r2
 80089c4:	4910      	ldr	r1, [pc, #64]	; (8008a08 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80089c6:	4c11      	ldr	r4, [pc, #68]	; (8008a0c <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80089c8:	3b10      	subs	r3, #16
 80089ca:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 80089ce:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80089d0:	4b0f      	ldr	r3, [pc, #60]	; (8008a10 <DMA_CalcBaseAndBitshift+0xf0>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80089d2:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80089d6:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80089da:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80089dc:	bf88      	it	hi
 80089de:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80089e0:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80089e2:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	bc30      	pop	{r4, r5}
 80089e8:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80089ea:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 80089ee:	6583      	str	r3, [r0, #88]	; 0x58
 80089f0:	e7f8      	b.n	80089e4 <DMA_CalcBaseAndBitshift+0xc4>
 80089f2:	bf00      	nop
 80089f4:	40020010 	.word	0x40020010
 80089f8:	40020040 	.word	0x40020040
 80089fc:	40020028 	.word	0x40020028
 8008a00:	40020058 	.word	0x40020058
 8008a04:	400204b8 	.word	0x400204b8
 8008a08:	aaaaaaab 	.word	0xaaaaaaab
 8008a0c:	0801d030 	.word	0x0801d030
 8008a10:	fffffc00 	.word	0xfffffc00

08008a14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008a14:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008a16:	4a29      	ldr	r2, [pc, #164]	; (8008abc <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8008a18:	4929      	ldr	r1, [pc, #164]	; (8008ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 8008a1a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008a1c:	4d29      	ldr	r5, [pc, #164]	; (8008ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8008a1e:	4c2a      	ldr	r4, [pc, #168]	; (8008ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8008a20:	42ab      	cmp	r3, r5
 8008a22:	bf18      	it	ne
 8008a24:	4293      	cmpne	r3, r2
 8008a26:	bf0c      	ite	eq
 8008a28:	2201      	moveq	r2, #1
 8008a2a:	2200      	movne	r2, #0
 8008a2c:	428b      	cmp	r3, r1
 8008a2e:	bf08      	it	eq
 8008a30:	f042 0201 	orreq.w	r2, r2, #1
 8008a34:	3128      	adds	r1, #40	; 0x28
 8008a36:	42a3      	cmp	r3, r4
 8008a38:	bf08      	it	eq
 8008a3a:	f042 0201 	orreq.w	r2, r2, #1
 8008a3e:	3428      	adds	r4, #40	; 0x28
 8008a40:	428b      	cmp	r3, r1
 8008a42:	bf08      	it	eq
 8008a44:	f042 0201 	orreq.w	r2, r2, #1
 8008a48:	3128      	adds	r1, #40	; 0x28
 8008a4a:	42a3      	cmp	r3, r4
 8008a4c:	bf08      	it	eq
 8008a4e:	f042 0201 	orreq.w	r2, r2, #1
 8008a52:	428b      	cmp	r3, r1
 8008a54:	bf08      	it	eq
 8008a56:	f042 0201 	orreq.w	r2, r2, #1
 8008a5a:	b912      	cbnz	r2, 8008a62 <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8008a5c:	4a1b      	ldr	r2, [pc, #108]	; (8008acc <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d113      	bne.n	8008a8a <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	4c1a      	ldr	r4, [pc, #104]	; (8008ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a66:	4a1b      	ldr	r2, [pc, #108]	; (8008ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a68:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008a6a:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008a6c:	4d1a      	ldr	r5, [pc, #104]	; (8008ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008a6e:	fba4 4303 	umull	r4, r3, r4, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008a72:	6645      	str	r5, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a74:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a78:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a7c:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a7e:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a82:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a84:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008a86:	bc30      	pop	{r4, r5}
 8008a88:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a8a:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a8c:	4913      	ldr	r1, [pc, #76]	; (8008adc <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a8e:	4c14      	ldr	r4, [pc, #80]	; (8008ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a90:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a92:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a94:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a96:	fba4 2302 	umull	r2, r3, r4, r2
 8008a9a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a9e:	d800      	bhi.n	8008aa2 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8008aa0:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008aa2:	4a10      	ldr	r2, [pc, #64]	; (8008ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008aa4:	f003 051f 	and.w	r5, r3, #31
 8008aa8:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008aaa:	4c0f      	ldr	r4, [pc, #60]	; (8008ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008aac:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008aae:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008ab0:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008ab2:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008ab4:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008ab6:	6602      	str	r2, [r0, #96]	; 0x60
}
 8008ab8:	e7e5      	b.n	8008a86 <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
 8008aba:	bf00      	nop
 8008abc:	58025408 	.word	0x58025408
 8008ac0:	58025430 	.word	0x58025430
 8008ac4:	5802541c 	.word	0x5802541c
 8008ac8:	58025444 	.word	0x58025444
 8008acc:	58025494 	.word	0x58025494
 8008ad0:	cccccccd 	.word	0xcccccccd
 8008ad4:	16009600 	.word	0x16009600
 8008ad8:	58025880 	.word	0x58025880
 8008adc:	bffdfbf0 	.word	0xbffdfbf0
 8008ae0:	aaaaaaab 	.word	0xaaaaaaab
 8008ae4:	10008200 	.word	0x10008200
 8008ae8:	40020880 	.word	0x40020880

08008aec <HAL_DMA_Init>:
{
 8008aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008af0:	f7fe f8f6 	bl	8006ce0 <HAL_GetTick>
  if(hdma == NULL)
 8008af4:	2c00      	cmp	r4, #0
 8008af6:	f000 8177 	beq.w	8008de8 <HAL_DMA_Init+0x2fc>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008afa:	6823      	ldr	r3, [r4, #0]
 8008afc:	4605      	mov	r5, r0
 8008afe:	4a92      	ldr	r2, [pc, #584]	; (8008d48 <HAL_DMA_Init+0x25c>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d048      	beq.n	8008b96 <HAL_DMA_Init+0xaa>
 8008b04:	3218      	adds	r2, #24
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d045      	beq.n	8008b96 <HAL_DMA_Init+0xaa>
 8008b0a:	3230      	adds	r2, #48	; 0x30
 8008b0c:	498f      	ldr	r1, [pc, #572]	; (8008d4c <HAL_DMA_Init+0x260>)
 8008b0e:	428b      	cmp	r3, r1
 8008b10:	bf18      	it	ne
 8008b12:	4293      	cmpne	r3, r2
 8008b14:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8008b18:	bf0c      	ite	eq
 8008b1a:	2201      	moveq	r2, #1
 8008b1c:	2200      	movne	r2, #0
 8008b1e:	428b      	cmp	r3, r1
 8008b20:	bf08      	it	eq
 8008b22:	f042 0201 	orreq.w	r2, r2, #1
 8008b26:	3118      	adds	r1, #24
 8008b28:	428b      	cmp	r3, r1
 8008b2a:	bf08      	it	eq
 8008b2c:	f042 0201 	orreq.w	r2, r2, #1
 8008b30:	3118      	adds	r1, #24
 8008b32:	428b      	cmp	r3, r1
 8008b34:	bf08      	it	eq
 8008b36:	f042 0201 	orreq.w	r2, r2, #1
 8008b3a:	3118      	adds	r1, #24
 8008b3c:	428b      	cmp	r3, r1
 8008b3e:	bf08      	it	eq
 8008b40:	f042 0201 	orreq.w	r2, r2, #1
 8008b44:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8008b48:	428b      	cmp	r3, r1
 8008b4a:	bf08      	it	eq
 8008b4c:	f042 0201 	orreq.w	r2, r2, #1
 8008b50:	3118      	adds	r1, #24
 8008b52:	428b      	cmp	r3, r1
 8008b54:	bf08      	it	eq
 8008b56:	f042 0201 	orreq.w	r2, r2, #1
 8008b5a:	3118      	adds	r1, #24
 8008b5c:	428b      	cmp	r3, r1
 8008b5e:	bf08      	it	eq
 8008b60:	f042 0201 	orreq.w	r2, r2, #1
 8008b64:	3118      	adds	r1, #24
 8008b66:	428b      	cmp	r3, r1
 8008b68:	bf08      	it	eq
 8008b6a:	f042 0201 	orreq.w	r2, r2, #1
 8008b6e:	3118      	adds	r1, #24
 8008b70:	428b      	cmp	r3, r1
 8008b72:	bf08      	it	eq
 8008b74:	f042 0201 	orreq.w	r2, r2, #1
 8008b78:	3118      	adds	r1, #24
 8008b7a:	428b      	cmp	r3, r1
 8008b7c:	bf08      	it	eq
 8008b7e:	f042 0201 	orreq.w	r2, r2, #1
 8008b82:	3118      	adds	r1, #24
 8008b84:	428b      	cmp	r3, r1
 8008b86:	bf08      	it	eq
 8008b88:	f042 0201 	orreq.w	r2, r2, #1
 8008b8c:	b91a      	cbnz	r2, 8008b96 <HAL_DMA_Init+0xaa>
 8008b8e:	4a70      	ldr	r2, [pc, #448]	; (8008d50 <HAL_DMA_Init+0x264>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	f040 8198 	bne.w	8008ec6 <HAL_DMA_Init+0x3da>
    __HAL_UNLOCK(hdma);
 8008b96:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b98:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 8008b9a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b9e:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	f022 0201 	bic.w	r2, r2, #1
 8008ba8:	601a      	str	r2, [r3, #0]
 8008baa:	e006      	b.n	8008bba <HAL_DMA_Init+0xce>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008bac:	f7fe f898 	bl	8006ce0 <HAL_GetTick>
 8008bb0:	1b43      	subs	r3, r0, r5
 8008bb2:	2b05      	cmp	r3, #5
 8008bb4:	f200 80ff 	bhi.w	8008db6 <HAL_DMA_Init+0x2ca>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008bb8:	6823      	ldr	r3, [r4, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	07d6      	lsls	r6, r2, #31
 8008bbe:	d4f5      	bmi.n	8008bac <HAL_DMA_Init+0xc0>
    registerValue |=  hdma->Init.Direction           |
 8008bc0:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008bc4:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8008bc6:	432a      	orrs	r2, r5
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008bc8:	69a1      	ldr	r1, [r4, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008bca:	681d      	ldr	r5, [r3, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008bcc:	4302      	orrs	r2, r0
 8008bce:	6960      	ldr	r0, [r4, #20]
 8008bd0:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008bd2:	69e0      	ldr	r0, [r4, #28]
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008bd8:	485e      	ldr	r0, [pc, #376]	; (8008d54 <HAL_DMA_Init+0x268>)
 8008bda:	4028      	ands	r0, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8008bdc:	6a25      	ldr	r5, [r4, #32]
 8008bde:	432a      	orrs	r2, r5
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008be0:	4d5d      	ldr	r5, [pc, #372]	; (8008d58 <HAL_DMA_Init+0x26c>)
    registerValue |=  hdma->Init.Direction           |
 8008be2:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008be4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008be6:	2804      	cmp	r0, #4
 8008be8:	f000 8100 	beq.w	8008dec <HAL_DMA_Init+0x300>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008bec:	682e      	ldr	r6, [r5, #0]
 8008bee:	4d5b      	ldr	r5, [pc, #364]	; (8008d5c <HAL_DMA_Init+0x270>)
 8008bf0:	4035      	ands	r5, r6
 8008bf2:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 8008bf6:	f080 80bb 	bcs.w	8008d70 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008bfa:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008bfc:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008bfe:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8008c02:	4302      	orrs	r2, r0
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008c04:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008c06:	4620      	mov	r0, r4
 8008c08:	f7ff fe8a 	bl	8008920 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008c0c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008c0e:	233f      	movs	r3, #63	; 0x3f
 8008c10:	f002 021f 	and.w	r2, r2, #31
 8008c14:	4093      	lsls	r3, r2
 8008c16:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008c18:	6822      	ldr	r2, [r4, #0]
 8008c1a:	4b4b      	ldr	r3, [pc, #300]	; (8008d48 <HAL_DMA_Init+0x25c>)
 8008c1c:	4850      	ldr	r0, [pc, #320]	; (8008d60 <HAL_DMA_Init+0x274>)
 8008c1e:	494b      	ldr	r1, [pc, #300]	; (8008d4c <HAL_DMA_Init+0x260>)
 8008c20:	4282      	cmp	r2, r0
 8008c22:	bf18      	it	ne
 8008c24:	429a      	cmpne	r2, r3
 8008c26:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8008c2a:	bf0c      	ite	eq
 8008c2c:	2301      	moveq	r3, #1
 8008c2e:	2300      	movne	r3, #0
 8008c30:	428a      	cmp	r2, r1
 8008c32:	bf08      	it	eq
 8008c34:	f043 0301 	orreq.w	r3, r3, #1
 8008c38:	3130      	adds	r1, #48	; 0x30
 8008c3a:	4282      	cmp	r2, r0
 8008c3c:	bf08      	it	eq
 8008c3e:	f043 0301 	orreq.w	r3, r3, #1
 8008c42:	3030      	adds	r0, #48	; 0x30
 8008c44:	428a      	cmp	r2, r1
 8008c46:	bf08      	it	eq
 8008c48:	f043 0301 	orreq.w	r3, r3, #1
 8008c4c:	3130      	adds	r1, #48	; 0x30
 8008c4e:	4282      	cmp	r2, r0
 8008c50:	bf08      	it	eq
 8008c52:	f043 0301 	orreq.w	r3, r3, #1
 8008c56:	3030      	adds	r0, #48	; 0x30
 8008c58:	428a      	cmp	r2, r1
 8008c5a:	bf08      	it	eq
 8008c5c:	f043 0301 	orreq.w	r3, r3, #1
 8008c60:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8008c64:	4282      	cmp	r2, r0
 8008c66:	bf08      	it	eq
 8008c68:	f043 0301 	orreq.w	r3, r3, #1
 8008c6c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8008c70:	428a      	cmp	r2, r1
 8008c72:	bf08      	it	eq
 8008c74:	f043 0301 	orreq.w	r3, r3, #1
 8008c78:	3130      	adds	r1, #48	; 0x30
 8008c7a:	4282      	cmp	r2, r0
 8008c7c:	bf08      	it	eq
 8008c7e:	f043 0301 	orreq.w	r3, r3, #1
 8008c82:	3030      	adds	r0, #48	; 0x30
 8008c84:	428a      	cmp	r2, r1
 8008c86:	bf08      	it	eq
 8008c88:	f043 0301 	orreq.w	r3, r3, #1
 8008c8c:	3130      	adds	r1, #48	; 0x30
 8008c8e:	4282      	cmp	r2, r0
 8008c90:	bf08      	it	eq
 8008c92:	f043 0301 	orreq.w	r3, r3, #1
 8008c96:	3030      	adds	r0, #48	; 0x30
 8008c98:	428a      	cmp	r2, r1
 8008c9a:	bf08      	it	eq
 8008c9c:	f043 0301 	orreq.w	r3, r3, #1
 8008ca0:	3130      	adds	r1, #48	; 0x30
 8008ca2:	4282      	cmp	r2, r0
 8008ca4:	bf08      	it	eq
 8008ca6:	f043 0301 	orreq.w	r3, r3, #1
 8008caa:	3030      	adds	r0, #48	; 0x30
 8008cac:	428a      	cmp	r2, r1
 8008cae:	bf08      	it	eq
 8008cb0:	f043 0301 	orreq.w	r3, r3, #1
 8008cb4:	492b      	ldr	r1, [pc, #172]	; (8008d64 <HAL_DMA_Init+0x278>)
 8008cb6:	4282      	cmp	r2, r0
 8008cb8:	bf08      	it	eq
 8008cba:	f043 0301 	orreq.w	r3, r3, #1
 8008cbe:	482a      	ldr	r0, [pc, #168]	; (8008d68 <HAL_DMA_Init+0x27c>)
 8008cc0:	428a      	cmp	r2, r1
 8008cc2:	bf08      	it	eq
 8008cc4:	f043 0301 	orreq.w	r3, r3, #1
 8008cc8:	3128      	adds	r1, #40	; 0x28
 8008cca:	4282      	cmp	r2, r0
 8008ccc:	bf08      	it	eq
 8008cce:	f043 0301 	orreq.w	r3, r3, #1
 8008cd2:	3028      	adds	r0, #40	; 0x28
 8008cd4:	428a      	cmp	r2, r1
 8008cd6:	bf08      	it	eq
 8008cd8:	f043 0301 	orreq.w	r3, r3, #1
 8008cdc:	3128      	adds	r1, #40	; 0x28
 8008cde:	4282      	cmp	r2, r0
 8008ce0:	bf08      	it	eq
 8008ce2:	f043 0301 	orreq.w	r3, r3, #1
 8008ce6:	3028      	adds	r0, #40	; 0x28
 8008ce8:	428a      	cmp	r2, r1
 8008cea:	bf08      	it	eq
 8008cec:	f043 0301 	orreq.w	r3, r3, #1
 8008cf0:	3128      	adds	r1, #40	; 0x28
 8008cf2:	4282      	cmp	r2, r0
 8008cf4:	bf08      	it	eq
 8008cf6:	f043 0301 	orreq.w	r3, r3, #1
 8008cfa:	428a      	cmp	r2, r1
 8008cfc:	bf08      	it	eq
 8008cfe:	f043 0301 	orreq.w	r3, r3, #1
 8008d02:	b913      	cbnz	r3, 8008d0a <HAL_DMA_Init+0x21e>
 8008d04:	4b19      	ldr	r3, [pc, #100]	; (8008d6c <HAL_DMA_Init+0x280>)
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d118      	bne.n	8008d3c <HAL_DMA_Init+0x250>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	f7ff fe82 	bl	8008a14 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008d10:	68a3      	ldr	r3, [r4, #8]
 8008d12:	2b80      	cmp	r3, #128	; 0x80
 8008d14:	d05c      	beq.n	8008dd0 <HAL_DMA_Init+0x2e4>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008d16:	6863      	ldr	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d18:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008d1a:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008d1c:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d1e:	e9d4 5118 	ldrd	r5, r1, [r4, #96]	; 0x60
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008d22:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008d24:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d26:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008d28:	d859      	bhi.n	8008dde <HAL_DMA_Init+0x2f2>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008d2a:	1e50      	subs	r0, r2, #1
 8008d2c:	2807      	cmp	r0, #7
 8008d2e:	d96e      	bls.n	8008e0e <HAL_DMA_Init+0x322>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d30:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008d32:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008d36:	2000      	movs	r0, #0
 8008d38:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d3a:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008d3c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8008d3e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008d40:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8008d42:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d48:	40020010 	.word	0x40020010
 8008d4c:	40020040 	.word	0x40020040
 8008d50:	400204b8 	.word	0x400204b8
 8008d54:	fe10803f 	.word	0xfe10803f
 8008d58:	5c001000 	.word	0x5c001000
 8008d5c:	ffff0000 	.word	0xffff0000
 8008d60:	40020028 	.word	0x40020028
 8008d64:	58025408 	.word	0x58025408
 8008d68:	5802541c 	.word	0x5802541c
 8008d6c:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008d70:	6865      	ldr	r5, [r4, #4]
 8008d72:	f1a5 0629 	sub.w	r6, r5, #41	; 0x29
 8008d76:	2e1f      	cmp	r6, #31
 8008d78:	d924      	bls.n	8008dc4 <HAL_DMA_Init+0x2d8>
 8008d7a:	3d4f      	subs	r5, #79	; 0x4f
 8008d7c:	2d03      	cmp	r5, #3
 8008d7e:	d801      	bhi.n	8008d84 <HAL_DMA_Init+0x298>
        registerValue |= DMA_SxCR_TRBUFF;
 8008d80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008d84:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008d86:	2804      	cmp	r0, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008d88:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008d8a:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8008d8e:	ea42 0200 	orr.w	r2, r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008d92:	f47f af37 	bne.w	8008c04 <HAL_DMA_Init+0x118>
 8008d96:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8008d98:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8008d9a:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008d9c:	2d00      	cmp	r5, #0
 8008d9e:	f43f af31 	beq.w	8008c04 <HAL_DMA_Init+0x118>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008da2:	2900      	cmp	r1, #0
 8008da4:	d169      	bne.n	8008e7a <HAL_DMA_Init+0x38e>
    switch (hdma->Init.FIFOThreshold)
 8008da6:	2801      	cmp	r0, #1
 8008da8:	f000 8088 	beq.w	8008ebc <HAL_DMA_Init+0x3d0>
 8008dac:	f030 0102 	bics.w	r1, r0, #2
 8008db0:	f47f af28 	bne.w	8008c04 <HAL_DMA_Init+0x118>
 8008db4:	e069      	b.n	8008e8a <HAL_DMA_Init+0x39e>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008db6:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8008db8:	2303      	movs	r3, #3
        return HAL_ERROR;
 8008dba:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008dbc:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8008dbe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008dc4:	4d73      	ldr	r5, [pc, #460]	; (8008f94 <HAL_DMA_Init+0x4a8>)
 8008dc6:	fa25 f606 	lsr.w	r6, r5, r6
 8008dca:	07f5      	lsls	r5, r6, #31
 8008dcc:	d5da      	bpl.n	8008d84 <HAL_DMA_Init+0x298>
 8008dce:	e7d7      	b.n	8008d80 <HAL_DMA_Init+0x294>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008dd0:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008dd2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8008dd4:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008dd8:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008dda:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008ddc:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8008dde:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8008de0:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008de4:	6763      	str	r3, [r4, #116]	; 0x74
 8008de6:	e7a9      	b.n	8008d3c <HAL_DMA_Init+0x250>
    return HAL_ERROR;
 8008de8:	2001      	movs	r0, #1
}
 8008dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008dec:	682f      	ldr	r7, [r5, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008dee:	e9d4 560b 	ldrd	r5, r6, [r4, #44]	; 0x2c
 8008df2:	432e      	orrs	r6, r5
 8008df4:	4332      	orrs	r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008df6:	4e68      	ldr	r6, [pc, #416]	; (8008f98 <HAL_DMA_Init+0x4ac>)
 8008df8:	403e      	ands	r6, r7
 8008dfa:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8008dfe:	d2b7      	bcs.n	8008d70 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008e00:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008e02:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008e04:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8008e08:	f042 0204 	orr.w	r2, r2, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008e0c:	e7c4      	b.n	8008d98 <HAL_DMA_Init+0x2ac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008e0e:	6821      	ldr	r1, [r4, #0]
 8008e10:	4b62      	ldr	r3, [pc, #392]	; (8008f9c <HAL_DMA_Init+0x4b0>)
 8008e12:	4d63      	ldr	r5, [pc, #396]	; (8008fa0 <HAL_DMA_Init+0x4b4>)
 8008e14:	42a9      	cmp	r1, r5
 8008e16:	bf18      	it	ne
 8008e18:	4299      	cmpne	r1, r3
 8008e1a:	f105 0514 	add.w	r5, r5, #20
 8008e1e:	bf0c      	ite	eq
 8008e20:	2301      	moveq	r3, #1
 8008e22:	2300      	movne	r3, #0
 8008e24:	42a9      	cmp	r1, r5
 8008e26:	bf08      	it	eq
 8008e28:	f043 0301 	orreq.w	r3, r3, #1
 8008e2c:	3514      	adds	r5, #20
 8008e2e:	42a9      	cmp	r1, r5
 8008e30:	bf08      	it	eq
 8008e32:	f043 0301 	orreq.w	r3, r3, #1
 8008e36:	3514      	adds	r5, #20
 8008e38:	42a9      	cmp	r1, r5
 8008e3a:	bf08      	it	eq
 8008e3c:	f043 0301 	orreq.w	r3, r3, #1
 8008e40:	3514      	adds	r5, #20
 8008e42:	42a9      	cmp	r1, r5
 8008e44:	bf08      	it	eq
 8008e46:	f043 0301 	orreq.w	r3, r3, #1
 8008e4a:	3514      	adds	r5, #20
 8008e4c:	42a9      	cmp	r1, r5
 8008e4e:	bf08      	it	eq
 8008e50:	f043 0301 	orreq.w	r3, r3, #1
 8008e54:	b93b      	cbnz	r3, 8008e66 <HAL_DMA_Init+0x37a>
 8008e56:	4b53      	ldr	r3, [pc, #332]	; (8008fa4 <HAL_DMA_Init+0x4b8>)
 8008e58:	4299      	cmp	r1, r3
 8008e5a:	d004      	beq.n	8008e66 <HAL_DMA_Init+0x37a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e5c:	4b52      	ldr	r3, [pc, #328]	; (8008fa8 <HAL_DMA_Init+0x4bc>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008e5e:	4953      	ldr	r1, [pc, #332]	; (8008fac <HAL_DMA_Init+0x4c0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e60:	4413      	add	r3, r2
 8008e62:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008e64:	e003      	b.n	8008e6e <HAL_DMA_Init+0x382>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e66:	4b52      	ldr	r3, [pc, #328]	; (8008fb0 <HAL_DMA_Init+0x4c4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008e68:	4952      	ldr	r1, [pc, #328]	; (8008fb4 <HAL_DMA_Init+0x4c8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e6a:	4413      	add	r3, r2
 8008e6c:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008e6e:	2201      	movs	r2, #1
 8008e70:	4082      	lsls	r2, r0
 8008e72:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 8008e76:	6762      	str	r2, [r4, #116]	; 0x74
 8008e78:	e75d      	b.n	8008d36 <HAL_DMA_Init+0x24a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008e7a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8008e7e:	d00e      	beq.n	8008e9e <HAL_DMA_Init+0x3b2>
    switch (hdma->Init.FIFOThreshold)
 8008e80:	2802      	cmp	r0, #2
 8008e82:	d905      	bls.n	8008e90 <HAL_DMA_Init+0x3a4>
 8008e84:	2803      	cmp	r0, #3
 8008e86:	f47f aebd 	bne.w	8008c04 <HAL_DMA_Init+0x118>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008e8a:	01e9      	lsls	r1, r5, #7
 8008e8c:	f57f aeba 	bpl.w	8008c04 <HAL_DMA_Init+0x118>
          hdma->State = HAL_DMA_STATE_READY;
 8008e90:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008e92:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8008e94:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008e96:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8008e98:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 8008e9e:	2803      	cmp	r0, #3
 8008ea0:	f63f aeb0 	bhi.w	8008c04 <HAL_DMA_Init+0x118>
 8008ea4:	a101      	add	r1, pc, #4	; (adr r1, 8008eac <HAL_DMA_Init+0x3c0>)
 8008ea6:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8008eaa:	bf00      	nop
 8008eac:	08008e91 	.word	0x08008e91
 8008eb0:	08008e8b 	.word	0x08008e8b
 8008eb4:	08008e91 	.word	0x08008e91
 8008eb8:	08008ebd 	.word	0x08008ebd
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ebc:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8008ec0:	f47f aea0 	bne.w	8008c04 <HAL_DMA_Init+0x118>
 8008ec4:	e7e4      	b.n	8008e90 <HAL_DMA_Init+0x3a4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008ec6:	4a35      	ldr	r2, [pc, #212]	; (8008f9c <HAL_DMA_Init+0x4b0>)
 8008ec8:	4835      	ldr	r0, [pc, #212]	; (8008fa0 <HAL_DMA_Init+0x4b4>)
 8008eca:	493b      	ldr	r1, [pc, #236]	; (8008fb8 <HAL_DMA_Init+0x4cc>)
 8008ecc:	4283      	cmp	r3, r0
 8008ece:	bf18      	it	ne
 8008ed0:	4293      	cmpne	r3, r2
 8008ed2:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8008ed6:	bf0c      	ite	eq
 8008ed8:	2201      	moveq	r2, #1
 8008eda:	2200      	movne	r2, #0
 8008edc:	428b      	cmp	r3, r1
 8008ede:	bf08      	it	eq
 8008ee0:	f042 0201 	orreq.w	r2, r2, #1
 8008ee4:	3128      	adds	r1, #40	; 0x28
 8008ee6:	4283      	cmp	r3, r0
 8008ee8:	bf08      	it	eq
 8008eea:	f042 0201 	orreq.w	r2, r2, #1
 8008eee:	3028      	adds	r0, #40	; 0x28
 8008ef0:	428b      	cmp	r3, r1
 8008ef2:	bf08      	it	eq
 8008ef4:	f042 0201 	orreq.w	r2, r2, #1
 8008ef8:	3128      	adds	r1, #40	; 0x28
 8008efa:	4283      	cmp	r3, r0
 8008efc:	bf08      	it	eq
 8008efe:	f042 0201 	orreq.w	r2, r2, #1
 8008f02:	428b      	cmp	r3, r1
 8008f04:	bf08      	it	eq
 8008f06:	f042 0201 	orreq.w	r2, r2, #1
 8008f0a:	b912      	cbnz	r2, 8008f12 <HAL_DMA_Init+0x426>
 8008f0c:	4a25      	ldr	r2, [pc, #148]	; (8008fa4 <HAL_DMA_Init+0x4b8>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d138      	bne.n	8008f84 <HAL_DMA_Init+0x498>
    __HAL_UNLOCK(hdma);
 8008f12:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f14:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008f16:	4d29      	ldr	r5, [pc, #164]	; (8008fbc <HAL_DMA_Init+0x4d0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f18:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008f1c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008f20:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008f22:	4015      	ands	r5, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008f24:	68a2      	ldr	r2, [r4, #8]
 8008f26:	2a40      	cmp	r2, #64	; 0x40
 8008f28:	d02a      	beq.n	8008f80 <HAL_DMA_Init+0x494>
 8008f2a:	2a80      	cmp	r2, #128	; 0x80
 8008f2c:	bf0c      	ite	eq
 8008f2e:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
 8008f32:	2000      	movne	r0, #0
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8008f34:	6a26      	ldr	r6, [r4, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008f36:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8008f3a:	08d2      	lsrs	r2, r2, #3
 8008f3c:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008f40:	6961      	ldr	r1, [r4, #20]
 8008f42:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008f46:	69a1      	ldr	r1, [r4, #24]
 8008f48:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008f4c:	69e1      	ldr	r1, [r4, #28]
 8008f4e:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f52:	491b      	ldr	r1, [pc, #108]	; (8008fc0 <HAL_DMA_Init+0x4d4>)
 8008f54:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8008f58:	4419      	add	r1, r3
 8008f5a:	432a      	orrs	r2, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008f5c:	4302      	orrs	r2, r0
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f5e:	4819      	ldr	r0, [pc, #100]	; (8008fc4 <HAL_DMA_Init+0x4d8>)
 8008f60:	fba0 0101 	umull	r0, r1, r0, r1
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008f64:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8008f66:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f68:	090b      	lsrs	r3, r1, #4
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008f6e:	f7ff fcd7 	bl	8008920 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008f72:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008f74:	2301      	movs	r3, #1
 8008f76:	f002 021f 	and.w	r2, r2, #31
 8008f7a:	4093      	lsls	r3, r2
 8008f7c:	6043      	str	r3, [r0, #4]
 8008f7e:	e64b      	b.n	8008c18 <HAL_DMA_Init+0x12c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008f80:	2010      	movs	r0, #16
 8008f82:	e7d7      	b.n	8008f34 <HAL_DMA_Init+0x448>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f84:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008f86:	2303      	movs	r3, #3
    return HAL_ERROR;
 8008f88:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f8a:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008f8c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f92:	bf00      	nop
 8008f94:	c3c0003f 	.word	0xc3c0003f
 8008f98:	ffff0000 	.word	0xffff0000
 8008f9c:	58025408 	.word	0x58025408
 8008fa0:	5802541c 	.word	0x5802541c
 8008fa4:	58025494 	.word	0x58025494
 8008fa8:	1000823f 	.word	0x1000823f
 8008fac:	40020940 	.word	0x40020940
 8008fb0:	1600963f 	.word	0x1600963f
 8008fb4:	58025940 	.word	0x58025940
 8008fb8:	58025430 	.word	0x58025430
 8008fbc:	fffe000f 	.word	0xfffe000f
 8008fc0:	a7fdabf8 	.word	0xa7fdabf8
 8008fc4:	cccccccd 	.word	0xcccccccd

08008fc8 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	f000 8177 	beq.w	80092bc <HAL_DMA_Start_IT+0x2f4>
 8008fce:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8008fd0:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8008fd4:	2801      	cmp	r0, #1
 8008fd6:	f000 8173 	beq.w	80092c0 <HAL_DMA_Start_IT+0x2f8>
 8008fda:	2001      	movs	r0, #1
{
 8008fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8008fe0:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 8008fe4:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8008fe8:	4284      	cmp	r4, r0
 8008fea:	d008      	beq.n	8008ffe <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8008ff0:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008ff2:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8008ff6:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8008ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8008ffe:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8009000:	f8dc 4000 	ldr.w	r4, [ip]
 8009004:	4d53      	ldr	r5, [pc, #332]	; (8009154 <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8009006:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800900a:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 800900c:	4e52      	ldr	r6, [pc, #328]	; (8009158 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800900e:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8009012:	4852      	ldr	r0, [pc, #328]	; (800915c <HAL_DMA_Start_IT+0x194>)
 8009014:	42ac      	cmp	r4, r5
 8009016:	bf18      	it	ne
 8009018:	4284      	cmpne	r4, r0
 800901a:	f105 0518 	add.w	r5, r5, #24
 800901e:	bf0c      	ite	eq
 8009020:	2001      	moveq	r0, #1
 8009022:	2000      	movne	r0, #0
 8009024:	42ac      	cmp	r4, r5
 8009026:	bf08      	it	eq
 8009028:	f040 0001 	orreq.w	r0, r0, #1
 800902c:	3518      	adds	r5, #24
 800902e:	42ac      	cmp	r4, r5
 8009030:	bf08      	it	eq
 8009032:	f040 0001 	orreq.w	r0, r0, #1
 8009036:	3518      	adds	r5, #24
 8009038:	42ac      	cmp	r4, r5
 800903a:	bf08      	it	eq
 800903c:	f040 0001 	orreq.w	r0, r0, #1
 8009040:	3518      	adds	r5, #24
 8009042:	42ac      	cmp	r4, r5
 8009044:	bf08      	it	eq
 8009046:	f040 0001 	orreq.w	r0, r0, #1
 800904a:	f505 7556 	add.w	r5, r5, #856	; 0x358
 800904e:	42ac      	cmp	r4, r5
 8009050:	bf08      	it	eq
 8009052:	f040 0001 	orreq.w	r0, r0, #1
 8009056:	3518      	adds	r5, #24
 8009058:	42ac      	cmp	r4, r5
 800905a:	bf08      	it	eq
 800905c:	f040 0001 	orreq.w	r0, r0, #1
 8009060:	3518      	adds	r5, #24
 8009062:	42ac      	cmp	r4, r5
 8009064:	bf08      	it	eq
 8009066:	f040 0001 	orreq.w	r0, r0, #1
 800906a:	3518      	adds	r5, #24
 800906c:	42ac      	cmp	r4, r5
 800906e:	bf08      	it	eq
 8009070:	f040 0001 	orreq.w	r0, r0, #1
 8009074:	3518      	adds	r5, #24
 8009076:	42ac      	cmp	r4, r5
 8009078:	bf08      	it	eq
 800907a:	f040 0001 	orreq.w	r0, r0, #1
 800907e:	3518      	adds	r5, #24
 8009080:	42ac      	cmp	r4, r5
 8009082:	bf08      	it	eq
 8009084:	f040 0001 	orreq.w	r0, r0, #1
 8009088:	3518      	adds	r5, #24
 800908a:	42ac      	cmp	r4, r5
 800908c:	bf08      	it	eq
 800908e:	f040 0001 	orreq.w	r0, r0, #1
 8009092:	3518      	adds	r5, #24
 8009094:	42ac      	cmp	r4, r5
 8009096:	bf14      	ite	ne
 8009098:	4681      	movne	r9, r0
 800909a:	f040 0901 	orreq.w	r9, r0, #1
 800909e:	f5a5 6592 	sub.w	r5, r5, #1168	; 0x490
 80090a2:	42ac      	cmp	r4, r5
 80090a4:	bf18      	it	ne
 80090a6:	42b4      	cmpne	r4, r6
 80090a8:	bf0c      	ite	eq
 80090aa:	2501      	moveq	r5, #1
 80090ac:	2500      	movne	r5, #0
 80090ae:	d002      	beq.n	80090b6 <HAL_DMA_Start_IT+0xee>
 80090b0:	f1b9 0f00 	cmp.w	r9, #0
 80090b4:	d054      	beq.n	8009160 <HAL_DMA_Start_IT+0x198>
 80090b6:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80090b8:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 80090bc:	f026 0601 	bic.w	r6, r6, #1
 80090c0:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80090c2:	2d00      	cmp	r5, #0
 80090c4:	d078      	beq.n	80091b8 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80090c6:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 80090ca:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80090cc:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80090d0:	b117      	cbz	r7, 80090d8 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80090d2:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 80090d6:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80090d8:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 80090dc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 80090e0:	f006 081f 	and.w	r8, r6, #31
 80090e4:	fa0e fe08 	lsl.w	lr, lr, r8
 80090e8:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80090ec:	6826      	ldr	r6, [r4, #0]
 80090ee:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 80090f2:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80090f4:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80090f6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80090fa:	2b40      	cmp	r3, #64	; 0x40
 80090fc:	f000 80e2 	beq.w	80092c4 <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009100:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009102:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009104:	b91d      	cbnz	r5, 800910e <HAL_DMA_Start_IT+0x146>
 8009106:	f1b9 0f00 	cmp.w	r9, #0
 800910a:	f000 80e1 	beq.w	80092d0 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	f023 031e 	bic.w	r3, r3, #30
 8009114:	f043 0316 	orr.w	r3, r3, #22
 8009118:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800911a:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800911e:	b11b      	cbz	r3, 8009128 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009120:	6823      	ldr	r3, [r4, #0]
 8009122:	f043 0308 	orr.w	r3, r3, #8
 8009126:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009128:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	03d2      	lsls	r2, r2, #15
 8009130:	d503      	bpl.n	800913a <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009138:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 800913a:	b11f      	cbz	r7, 8009144 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009142:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 8009144:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009146:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8009148:	f043 0301 	orr.w	r3, r3, #1
 800914c:	6023      	str	r3, [r4, #0]
}
 800914e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009152:	bf00      	nop
 8009154:	40020058 	.word	0x40020058
 8009158:	40020010 	.word	0x40020010
 800915c:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009160:	4f61      	ldr	r7, [pc, #388]	; (80092e8 <HAL_DMA_Start_IT+0x320>)
 8009162:	4e62      	ldr	r6, [pc, #392]	; (80092ec <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009164:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009168:	42b4      	cmp	r4, r6
 800916a:	bf18      	it	ne
 800916c:	42bc      	cmpne	r4, r7
 800916e:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8009172:	bf0c      	ite	eq
 8009174:	2701      	moveq	r7, #1
 8009176:	2700      	movne	r7, #0
 8009178:	42b4      	cmp	r4, r6
 800917a:	bf08      	it	eq
 800917c:	f047 0701 	orreq.w	r7, r7, #1
 8009180:	3614      	adds	r6, #20
 8009182:	42b4      	cmp	r4, r6
 8009184:	bf08      	it	eq
 8009186:	f047 0701 	orreq.w	r7, r7, #1
 800918a:	3614      	adds	r6, #20
 800918c:	42b4      	cmp	r4, r6
 800918e:	bf08      	it	eq
 8009190:	f047 0701 	orreq.w	r7, r7, #1
 8009194:	3614      	adds	r6, #20
 8009196:	42b4      	cmp	r4, r6
 8009198:	bf08      	it	eq
 800919a:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 800919e:	6826      	ldr	r6, [r4, #0]
 80091a0:	f026 0601 	bic.w	r6, r6, #1
 80091a4:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80091a6:	4e52      	ldr	r6, [pc, #328]	; (80092f0 <HAL_DMA_Start_IT+0x328>)
 80091a8:	42b4      	cmp	r4, r6
 80091aa:	bf08      	it	eq
 80091ac:	f047 0701 	orreq.w	r7, r7, #1
 80091b0:	b917      	cbnz	r7, 80091b8 <HAL_DMA_Start_IT+0x1f0>
 80091b2:	4f50      	ldr	r7, [pc, #320]	; (80092f4 <HAL_DMA_Start_IT+0x32c>)
 80091b4:	42bc      	cmp	r4, r7
 80091b6:	d10b      	bne.n	80091d0 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80091b8:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 80091bc:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80091be:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80091c2:	b117      	cbz	r7, 80091ca <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80091c4:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 80091c8:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80091ca:	f1b9 0f00 	cmp.w	r9, #0
 80091ce:	d183      	bne.n	80090d8 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80091d0:	4f46      	ldr	r7, [pc, #280]	; (80092ec <HAL_DMA_Start_IT+0x324>)
 80091d2:	f8df e114 	ldr.w	lr, [pc, #276]	; 80092e8 <HAL_DMA_Start_IT+0x320>
 80091d6:	4574      	cmp	r4, lr
 80091d8:	bf18      	it	ne
 80091da:	42bc      	cmpne	r4, r7
 80091dc:	f10e 0e14 	add.w	lr, lr, #20
 80091e0:	bf0c      	ite	eq
 80091e2:	2701      	moveq	r7, #1
 80091e4:	2700      	movne	r7, #0
 80091e6:	4574      	cmp	r4, lr
 80091e8:	bf08      	it	eq
 80091ea:	f047 0701 	orreq.w	r7, r7, #1
 80091ee:	f10e 0e14 	add.w	lr, lr, #20
 80091f2:	4574      	cmp	r4, lr
 80091f4:	bf08      	it	eq
 80091f6:	f047 0701 	orreq.w	r7, r7, #1
 80091fa:	f10e 0e14 	add.w	lr, lr, #20
 80091fe:	4574      	cmp	r4, lr
 8009200:	bf08      	it	eq
 8009202:	f047 0701 	orreq.w	r7, r7, #1
 8009206:	f10e 0e14 	add.w	lr, lr, #20
 800920a:	4574      	cmp	r4, lr
 800920c:	bf08      	it	eq
 800920e:	f047 0701 	orreq.w	r7, r7, #1
 8009212:	f10e 0e14 	add.w	lr, lr, #20
 8009216:	4574      	cmp	r4, lr
 8009218:	bf08      	it	eq
 800921a:	f047 0701 	orreq.w	r7, r7, #1
 800921e:	b917      	cbnz	r7, 8009226 <HAL_DMA_Start_IT+0x25e>
 8009220:	4f34      	ldr	r7, [pc, #208]	; (80092f4 <HAL_DMA_Start_IT+0x32c>)
 8009222:	42bc      	cmp	r4, r7
 8009224:	d154      	bne.n	80092d0 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009226:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 800922a:	2701      	movs	r7, #1
 800922c:	f000 0e1f 	and.w	lr, r0, #31
 8009230:	fa07 f70e 	lsl.w	r7, r7, lr
 8009234:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009238:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800923a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800923e:	2b40      	cmp	r3, #64	; 0x40
 8009240:	d043      	beq.n	80092ca <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009242:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009244:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009246:	6823      	ldr	r3, [r4, #0]
 8009248:	f023 030e 	bic.w	r3, r3, #14
 800924c:	f043 030a 	orr.w	r3, r3, #10
 8009250:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8009252:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8009256:	2b00      	cmp	r3, #0
 8009258:	d02d      	beq.n	80092b6 <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800925a:	6823      	ldr	r3, [r4, #0]
 800925c:	f043 0304 	orr.w	r3, r3, #4
 8009260:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009262:	4b21      	ldr	r3, [pc, #132]	; (80092e8 <HAL_DMA_Start_IT+0x320>)
 8009264:	4a21      	ldr	r2, [pc, #132]	; (80092ec <HAL_DMA_Start_IT+0x324>)
 8009266:	4294      	cmp	r4, r2
 8009268:	bf18      	it	ne
 800926a:	429c      	cmpne	r4, r3
 800926c:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8009270:	bf0c      	ite	eq
 8009272:	2301      	moveq	r3, #1
 8009274:	2300      	movne	r3, #0
 8009276:	4294      	cmp	r4, r2
 8009278:	bf08      	it	eq
 800927a:	f043 0301 	orreq.w	r3, r3, #1
 800927e:	3214      	adds	r2, #20
 8009280:	4294      	cmp	r4, r2
 8009282:	bf08      	it	eq
 8009284:	f043 0301 	orreq.w	r3, r3, #1
 8009288:	3214      	adds	r2, #20
 800928a:	4294      	cmp	r4, r2
 800928c:	bf08      	it	eq
 800928e:	f043 0301 	orreq.w	r3, r3, #1
 8009292:	3214      	adds	r2, #20
 8009294:	4294      	cmp	r4, r2
 8009296:	bf08      	it	eq
 8009298:	f043 0301 	orreq.w	r3, r3, #1
 800929c:	3214      	adds	r2, #20
 800929e:	4294      	cmp	r4, r2
 80092a0:	bf08      	it	eq
 80092a2:	f043 0301 	orreq.w	r3, r3, #1
 80092a6:	3214      	adds	r2, #20
 80092a8:	4294      	cmp	r4, r2
 80092aa:	bf08      	it	eq
 80092ac:	f043 0301 	orreq.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f43f af47 	beq.w	8009144 <HAL_DMA_Start_IT+0x17c>
 80092b6:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80092ba:	e735      	b.n	8009128 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 80092bc:	2001      	movs	r0, #1
 80092be:	4770      	bx	lr
  __HAL_LOCK(hdma);
 80092c0:	2002      	movs	r0, #2
}
 80092c2:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80092c4:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80092c6:	60e1      	str	r1, [r4, #12]
 80092c8:	e71c      	b.n	8009104 <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80092ca:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80092cc:	60e1      	str	r1, [r4, #12]
 80092ce:	e7ba      	b.n	8009246 <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80092d0:	6823      	ldr	r3, [r4, #0]
 80092d2:	f023 030e 	bic.w	r3, r3, #14
 80092d6:	f043 030a 	orr.w	r3, r3, #10
 80092da:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80092dc:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1ba      	bne.n	800925a <HAL_DMA_Start_IT+0x292>
 80092e4:	e7bd      	b.n	8009262 <HAL_DMA_Start_IT+0x29a>
 80092e6:	bf00      	nop
 80092e8:	5802541c 	.word	0x5802541c
 80092ec:	58025408 	.word	0x58025408
 80092f0:	58025480 	.word	0x58025480
 80092f4:	58025494 	.word	0x58025494

080092f8 <HAL_DMA_Abort>:
{
 80092f8:	b570      	push	{r4, r5, r6, lr}
 80092fa:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80092fc:	f7fd fcf0 	bl	8006ce0 <HAL_GetTick>
  if(hdma == NULL)
 8009300:	2d00      	cmp	r5, #0
 8009302:	f000 8124 	beq.w	800954e <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009306:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 800930a:	2b02      	cmp	r3, #2
 800930c:	f040 80dd 	bne.w	80094ca <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009310:	682c      	ldr	r4, [r5, #0]
 8009312:	4606      	mov	r6, r0
 8009314:	4b8f      	ldr	r3, [pc, #572]	; (8009554 <HAL_DMA_Abort+0x25c>)
 8009316:	4890      	ldr	r0, [pc, #576]	; (8009558 <HAL_DMA_Abort+0x260>)
 8009318:	4a90      	ldr	r2, [pc, #576]	; (800955c <HAL_DMA_Abort+0x264>)
 800931a:	4284      	cmp	r4, r0
 800931c:	bf18      	it	ne
 800931e:	429c      	cmpne	r4, r3
 8009320:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009324:	498e      	ldr	r1, [pc, #568]	; (8009560 <HAL_DMA_Abort+0x268>)
 8009326:	bf0c      	ite	eq
 8009328:	2301      	moveq	r3, #1
 800932a:	2300      	movne	r3, #0
 800932c:	4284      	cmp	r4, r0
 800932e:	bf08      	it	eq
 8009330:	f043 0301 	orreq.w	r3, r3, #1
 8009334:	3018      	adds	r0, #24
 8009336:	4284      	cmp	r4, r0
 8009338:	bf08      	it	eq
 800933a:	f043 0301 	orreq.w	r3, r3, #1
 800933e:	3018      	adds	r0, #24
 8009340:	4284      	cmp	r4, r0
 8009342:	bf08      	it	eq
 8009344:	f043 0301 	orreq.w	r3, r3, #1
 8009348:	3018      	adds	r0, #24
 800934a:	4284      	cmp	r4, r0
 800934c:	bf08      	it	eq
 800934e:	f043 0301 	orreq.w	r3, r3, #1
 8009352:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009356:	4284      	cmp	r4, r0
 8009358:	bf08      	it	eq
 800935a:	f043 0301 	orreq.w	r3, r3, #1
 800935e:	3018      	adds	r0, #24
 8009360:	4284      	cmp	r4, r0
 8009362:	bf08      	it	eq
 8009364:	f043 0301 	orreq.w	r3, r3, #1
 8009368:	3018      	adds	r0, #24
 800936a:	4284      	cmp	r4, r0
 800936c:	bf08      	it	eq
 800936e:	f043 0301 	orreq.w	r3, r3, #1
 8009372:	3018      	adds	r0, #24
 8009374:	4284      	cmp	r4, r0
 8009376:	bf08      	it	eq
 8009378:	f043 0301 	orreq.w	r3, r3, #1
 800937c:	3018      	adds	r0, #24
 800937e:	4284      	cmp	r4, r0
 8009380:	bf08      	it	eq
 8009382:	f043 0301 	orreq.w	r3, r3, #1
 8009386:	3018      	adds	r0, #24
 8009388:	4284      	cmp	r4, r0
 800938a:	bf08      	it	eq
 800938c:	f043 0301 	orreq.w	r3, r3, #1
 8009390:	3018      	adds	r0, #24
 8009392:	4284      	cmp	r4, r0
 8009394:	bf08      	it	eq
 8009396:	f043 0301 	orreq.w	r3, r3, #1
 800939a:	3018      	adds	r0, #24
 800939c:	4284      	cmp	r4, r0
 800939e:	bf08      	it	eq
 80093a0:	f043 0301 	orreq.w	r3, r3, #1
 80093a4:	428c      	cmp	r4, r1
 80093a6:	bf18      	it	ne
 80093a8:	4294      	cmpne	r4, r2
 80093aa:	bf0c      	ite	eq
 80093ac:	2201      	moveq	r2, #1
 80093ae:	2200      	movne	r2, #0
 80093b0:	d002      	beq.n	80093b8 <HAL_DMA_Abort+0xc0>
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 8090 	beq.w	80094d8 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80093b8:	6821      	ldr	r1, [r4, #0]
 80093ba:	f021 011e 	bic.w	r1, r1, #30
 80093be:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80093c0:	6961      	ldr	r1, [r4, #20]
 80093c2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80093c6:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80093c8:	2a00      	cmp	r2, #0
 80093ca:	f000 80b0 	beq.w	800952e <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80093ce:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80093d0:	6813      	ldr	r3, [r2, #0]
 80093d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093d6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	f023 0301 	bic.w	r3, r3, #1
 80093de:	6023      	str	r3, [r4, #0]
 80093e0:	e005      	b.n	80093ee <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80093e2:	f7fd fc7d 	bl	8006ce0 <HAL_GetTick>
 80093e6:	1b83      	subs	r3, r0, r6
 80093e8:	2b05      	cmp	r3, #5
 80093ea:	f200 80a6 	bhi.w	800953a <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80093ee:	6823      	ldr	r3, [r4, #0]
 80093f0:	07db      	lsls	r3, r3, #31
 80093f2:	d4f6      	bmi.n	80093e2 <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80093f4:	682a      	ldr	r2, [r5, #0]
 80093f6:	4b57      	ldr	r3, [pc, #348]	; (8009554 <HAL_DMA_Abort+0x25c>)
 80093f8:	4857      	ldr	r0, [pc, #348]	; (8009558 <HAL_DMA_Abort+0x260>)
 80093fa:	495a      	ldr	r1, [pc, #360]	; (8009564 <HAL_DMA_Abort+0x26c>)
 80093fc:	4282      	cmp	r2, r0
 80093fe:	bf18      	it	ne
 8009400:	429a      	cmpne	r2, r3
 8009402:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8009406:	bf0c      	ite	eq
 8009408:	2301      	moveq	r3, #1
 800940a:	2300      	movne	r3, #0
 800940c:	428a      	cmp	r2, r1
 800940e:	bf08      	it	eq
 8009410:	f043 0301 	orreq.w	r3, r3, #1
 8009414:	3130      	adds	r1, #48	; 0x30
 8009416:	4282      	cmp	r2, r0
 8009418:	bf08      	it	eq
 800941a:	f043 0301 	orreq.w	r3, r3, #1
 800941e:	3030      	adds	r0, #48	; 0x30
 8009420:	428a      	cmp	r2, r1
 8009422:	bf08      	it	eq
 8009424:	f043 0301 	orreq.w	r3, r3, #1
 8009428:	f501 715c 	add.w	r1, r1, #880	; 0x370
 800942c:	4282      	cmp	r2, r0
 800942e:	bf08      	it	eq
 8009430:	f043 0301 	orreq.w	r3, r3, #1
 8009434:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009438:	428a      	cmp	r2, r1
 800943a:	bf08      	it	eq
 800943c:	f043 0301 	orreq.w	r3, r3, #1
 8009440:	3130      	adds	r1, #48	; 0x30
 8009442:	4282      	cmp	r2, r0
 8009444:	bf08      	it	eq
 8009446:	f043 0301 	orreq.w	r3, r3, #1
 800944a:	3030      	adds	r0, #48	; 0x30
 800944c:	428a      	cmp	r2, r1
 800944e:	bf08      	it	eq
 8009450:	f043 0301 	orreq.w	r3, r3, #1
 8009454:	3130      	adds	r1, #48	; 0x30
 8009456:	4282      	cmp	r2, r0
 8009458:	bf08      	it	eq
 800945a:	f043 0301 	orreq.w	r3, r3, #1
 800945e:	3030      	adds	r0, #48	; 0x30
 8009460:	428a      	cmp	r2, r1
 8009462:	bf08      	it	eq
 8009464:	f043 0301 	orreq.w	r3, r3, #1
 8009468:	3130      	adds	r1, #48	; 0x30
 800946a:	4282      	cmp	r2, r0
 800946c:	bf08      	it	eq
 800946e:	f043 0301 	orreq.w	r3, r3, #1
 8009472:	428a      	cmp	r2, r1
 8009474:	bf08      	it	eq
 8009476:	f043 0301 	orreq.w	r3, r3, #1
 800947a:	3118      	adds	r1, #24
 800947c:	428a      	cmp	r2, r1
 800947e:	bf08      	it	eq
 8009480:	f043 0301 	orreq.w	r3, r3, #1
 8009484:	b933      	cbnz	r3, 8009494 <HAL_DMA_Abort+0x19c>
 8009486:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 800948a:	4b35      	ldr	r3, [pc, #212]	; (8009560 <HAL_DMA_Abort+0x268>)
 800948c:	429a      	cmp	r2, r3
 800948e:	bf18      	it	ne
 8009490:	428a      	cmpne	r2, r1
 8009492:	d16f      	bne.n	8009574 <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009494:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8009496:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009498:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800949a:	f002 021f 	and.w	r2, r2, #31
 800949e:	4093      	lsls	r3, r2
 80094a0:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80094a2:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80094a4:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 80094a8:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80094aa:	b133      	cbz	r3, 80094ba <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094ac:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094ae:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80094b6:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094b8:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 80094ba:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80094bc:	2201      	movs	r2, #1
  return HAL_OK;
 80094be:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 80094c0:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80094c4:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80094c8:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094ca:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 80094cc:	2300      	movs	r3, #0
    return HAL_ERROR;
 80094ce:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094d0:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80094d2:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80094d6:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80094d8:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094da:	4923      	ldr	r1, [pc, #140]	; (8009568 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80094dc:	f022 020e 	bic.w	r2, r2, #14
 80094e0:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094e2:	4a22      	ldr	r2, [pc, #136]	; (800956c <HAL_DMA_Abort+0x274>)
 80094e4:	428c      	cmp	r4, r1
 80094e6:	bf18      	it	ne
 80094e8:	4294      	cmpne	r4, r2
 80094ea:	f101 0128 	add.w	r1, r1, #40	; 0x28
 80094ee:	bf0c      	ite	eq
 80094f0:	2201      	moveq	r2, #1
 80094f2:	2200      	movne	r2, #0
 80094f4:	428c      	cmp	r4, r1
 80094f6:	bf08      	it	eq
 80094f8:	f042 0201 	orreq.w	r2, r2, #1
 80094fc:	3114      	adds	r1, #20
 80094fe:	428c      	cmp	r4, r1
 8009500:	bf08      	it	eq
 8009502:	f042 0201 	orreq.w	r2, r2, #1
 8009506:	3114      	adds	r1, #20
 8009508:	428c      	cmp	r4, r1
 800950a:	bf08      	it	eq
 800950c:	f042 0201 	orreq.w	r2, r2, #1
 8009510:	3114      	adds	r1, #20
 8009512:	428c      	cmp	r4, r1
 8009514:	bf08      	it	eq
 8009516:	f042 0201 	orreq.w	r2, r2, #1
 800951a:	3114      	adds	r1, #20
 800951c:	428c      	cmp	r4, r1
 800951e:	bf08      	it	eq
 8009520:	f042 0201 	orreq.w	r2, r2, #1
 8009524:	b91a      	cbnz	r2, 800952e <HAL_DMA_Abort+0x236>
 8009526:	4a12      	ldr	r2, [pc, #72]	; (8009570 <HAL_DMA_Abort+0x278>)
 8009528:	4294      	cmp	r4, r2
 800952a:	f47f af55 	bne.w	80093d8 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800952e:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8009530:	680a      	ldr	r2, [r1, #0]
 8009532:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009536:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8009538:	e74e      	b.n	80093d8 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800953a:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800953c:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 800953e:	2300      	movs	r3, #0
        return HAL_ERROR;
 8009540:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009542:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8009544:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8009548:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 800954c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800954e:	2001      	movs	r0, #1
}
 8009550:	bd70      	pop	{r4, r5, r6, pc}
 8009552:	bf00      	nop
 8009554:	40020058 	.word	0x40020058
 8009558:	40020040 	.word	0x40020040
 800955c:	40020010 	.word	0x40020010
 8009560:	40020028 	.word	0x40020028
 8009564:	40020070 	.word	0x40020070
 8009568:	58025408 	.word	0x58025408
 800956c:	5802541c 	.word	0x5802541c
 8009570:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009574:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8009576:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009578:	4b16      	ldr	r3, [pc, #88]	; (80095d4 <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800957a:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800957e:	4c16      	ldr	r4, [pc, #88]	; (80095d8 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009580:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009582:	42a2      	cmp	r2, r4
 8009584:	bf18      	it	ne
 8009586:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009588:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800958a:	bf0c      	ite	eq
 800958c:	2301      	moveq	r3, #1
 800958e:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009590:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009592:	4812      	ldr	r0, [pc, #72]	; (80095dc <HAL_DMA_Abort+0x2e4>)
 8009594:	4912      	ldr	r1, [pc, #72]	; (80095e0 <HAL_DMA_Abort+0x2e8>)
 8009596:	4282      	cmp	r2, r0
 8009598:	bf08      	it	eq
 800959a:	f043 0301 	orreq.w	r3, r3, #1
 800959e:	3028      	adds	r0, #40	; 0x28
 80095a0:	428a      	cmp	r2, r1
 80095a2:	bf08      	it	eq
 80095a4:	f043 0301 	orreq.w	r3, r3, #1
 80095a8:	3128      	adds	r1, #40	; 0x28
 80095aa:	4282      	cmp	r2, r0
 80095ac:	bf08      	it	eq
 80095ae:	f043 0301 	orreq.w	r3, r3, #1
 80095b2:	428a      	cmp	r2, r1
 80095b4:	bf08      	it	eq
 80095b6:	f043 0301 	orreq.w	r3, r3, #1
 80095ba:	3114      	adds	r1, #20
 80095bc:	428a      	cmp	r2, r1
 80095be:	bf08      	it	eq
 80095c0:	f043 0301 	orreq.w	r3, r3, #1
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f47f af6c 	bne.w	80094a2 <HAL_DMA_Abort+0x1aa>
 80095ca:	4b06      	ldr	r3, [pc, #24]	; (80095e4 <HAL_DMA_Abort+0x2ec>)
 80095cc:	429a      	cmp	r2, r3
 80095ce:	f43f af68 	beq.w	80094a2 <HAL_DMA_Abort+0x1aa>
 80095d2:	e772      	b.n	80094ba <HAL_DMA_Abort+0x1c2>
 80095d4:	5802541c 	.word	0x5802541c
 80095d8:	58025408 	.word	0x58025408
 80095dc:	58025430 	.word	0x58025430
 80095e0:	58025444 	.word	0x58025444
 80095e4:	58025494 	.word	0x58025494

080095e8 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d05f      	beq.n	80096ac <HAL_DMA_Abort_IT+0xc4>
{
 80095ec:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80095ee:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80095f2:	4603      	mov	r3, r0
 80095f4:	2a02      	cmp	r2, #2
 80095f6:	d155      	bne.n	80096a4 <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80095f8:	6801      	ldr	r1, [r0, #0]
 80095fa:	4a57      	ldr	r2, [pc, #348]	; (8009758 <HAL_DMA_Abort_IT+0x170>)
 80095fc:	4291      	cmp	r1, r2
 80095fe:	d048      	beq.n	8009692 <HAL_DMA_Abort_IT+0xaa>
 8009600:	3218      	adds	r2, #24
 8009602:	4291      	cmp	r1, r2
 8009604:	d045      	beq.n	8009692 <HAL_DMA_Abort_IT+0xaa>
 8009606:	3230      	adds	r2, #48	; 0x30
 8009608:	4c54      	ldr	r4, [pc, #336]	; (800975c <HAL_DMA_Abort_IT+0x174>)
 800960a:	4855      	ldr	r0, [pc, #340]	; (8009760 <HAL_DMA_Abort_IT+0x178>)
 800960c:	42a1      	cmp	r1, r4
 800960e:	bf18      	it	ne
 8009610:	4291      	cmpne	r1, r2
 8009612:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8009616:	bf0c      	ite	eq
 8009618:	2201      	moveq	r2, #1
 800961a:	2200      	movne	r2, #0
 800961c:	4281      	cmp	r1, r0
 800961e:	bf08      	it	eq
 8009620:	f042 0201 	orreq.w	r2, r2, #1
 8009624:	3030      	adds	r0, #48	; 0x30
 8009626:	42a1      	cmp	r1, r4
 8009628:	bf08      	it	eq
 800962a:	f042 0201 	orreq.w	r2, r2, #1
 800962e:	3430      	adds	r4, #48	; 0x30
 8009630:	4281      	cmp	r1, r0
 8009632:	bf08      	it	eq
 8009634:	f042 0201 	orreq.w	r2, r2, #1
 8009638:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800963c:	42a1      	cmp	r1, r4
 800963e:	bf08      	it	eq
 8009640:	f042 0201 	orreq.w	r2, r2, #1
 8009644:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8009648:	4281      	cmp	r1, r0
 800964a:	bf08      	it	eq
 800964c:	f042 0201 	orreq.w	r2, r2, #1
 8009650:	3030      	adds	r0, #48	; 0x30
 8009652:	42a1      	cmp	r1, r4
 8009654:	bf08      	it	eq
 8009656:	f042 0201 	orreq.w	r2, r2, #1
 800965a:	3430      	adds	r4, #48	; 0x30
 800965c:	4281      	cmp	r1, r0
 800965e:	bf08      	it	eq
 8009660:	f042 0201 	orreq.w	r2, r2, #1
 8009664:	3030      	adds	r0, #48	; 0x30
 8009666:	42a1      	cmp	r1, r4
 8009668:	bf08      	it	eq
 800966a:	f042 0201 	orreq.w	r2, r2, #1
 800966e:	3430      	adds	r4, #48	; 0x30
 8009670:	4281      	cmp	r1, r0
 8009672:	bf08      	it	eq
 8009674:	f042 0201 	orreq.w	r2, r2, #1
 8009678:	3030      	adds	r0, #48	; 0x30
 800967a:	42a1      	cmp	r1, r4
 800967c:	bf08      	it	eq
 800967e:	f042 0201 	orreq.w	r2, r2, #1
 8009682:	4281      	cmp	r1, r0
 8009684:	bf08      	it	eq
 8009686:	f042 0201 	orreq.w	r2, r2, #1
 800968a:	b912      	cbnz	r2, 8009692 <HAL_DMA_Abort_IT+0xaa>
 800968c:	4a35      	ldr	r2, [pc, #212]	; (8009764 <HAL_DMA_Abort_IT+0x17c>)
 800968e:	4291      	cmp	r1, r2
 8009690:	d10e      	bne.n	80096b0 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8009692:	2204      	movs	r2, #4
  return HAL_OK;
 8009694:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8009696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800969a:	680b      	ldr	r3, [r1, #0]
 800969c:	f023 0301 	bic.w	r3, r3, #1
 80096a0:	600b      	str	r3, [r1, #0]
}
 80096a2:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096a4:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80096a6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096a8:	655a      	str	r2, [r3, #84]	; 0x54
}
 80096aa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80096ac:	2001      	movs	r0, #1
}
 80096ae:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096b0:	4a2d      	ldr	r2, [pc, #180]	; (8009768 <HAL_DMA_Abort_IT+0x180>)
 80096b2:	4d2e      	ldr	r5, [pc, #184]	; (800976c <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80096b4:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096b6:	42a9      	cmp	r1, r5
 80096b8:	bf18      	it	ne
 80096ba:	4291      	cmpne	r1, r2
 80096bc:	4c2c      	ldr	r4, [pc, #176]	; (8009770 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80096be:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096c2:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 80096c6:	bf0c      	ite	eq
 80096c8:	2201      	moveq	r2, #1
 80096ca:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80096cc:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096ce:	42a1      	cmp	r1, r4
 80096d0:	bf08      	it	eq
 80096d2:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80096d6:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096d8:	3428      	adds	r4, #40	; 0x28
 80096da:	42a9      	cmp	r1, r5
 80096dc:	bf08      	it	eq
 80096de:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80096e2:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096e6:	42a1      	cmp	r1, r4
 80096e8:	bf08      	it	eq
 80096ea:	f042 0201 	orreq.w	r2, r2, #1
 80096ee:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 80096f0:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096f2:	42a1      	cmp	r1, r4
 80096f4:	bf08      	it	eq
 80096f6:	f042 0201 	orreq.w	r2, r2, #1
 80096fa:	481e      	ldr	r0, [pc, #120]	; (8009774 <HAL_DMA_Abort_IT+0x18c>)
 80096fc:	4281      	cmp	r1, r0
 80096fe:	bf08      	it	eq
 8009700:	f042 0201 	orreq.w	r2, r2, #1
 8009704:	b912      	cbnz	r2, 800970c <HAL_DMA_Abort_IT+0x124>
 8009706:	4a1c      	ldr	r2, [pc, #112]	; (8009778 <HAL_DMA_Abort_IT+0x190>)
 8009708:	4291      	cmp	r1, r2
 800970a:	d117      	bne.n	800973c <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800970c:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800970e:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009710:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009714:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009716:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800971a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800971e:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009720:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009722:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009724:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009726:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 800972a:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 800972c:	b132      	cbz	r2, 800973c <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800972e:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009730:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009734:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009738:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800973a:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 800973c:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 800973e:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 8009740:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 8009742:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8009746:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 800974a:	b11a      	cbz	r2, 8009754 <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 800974c:	4618      	mov	r0, r3
 800974e:	4790      	blx	r2
  return HAL_OK;
 8009750:	4620      	mov	r0, r4
}
 8009752:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8009754:	4610      	mov	r0, r2
}
 8009756:	bd38      	pop	{r3, r4, r5, pc}
 8009758:	40020010 	.word	0x40020010
 800975c:	40020040 	.word	0x40020040
 8009760:	40020070 	.word	0x40020070
 8009764:	400204b8 	.word	0x400204b8
 8009768:	5802541c 	.word	0x5802541c
 800976c:	58025408 	.word	0x58025408
 8009770:	58025430 	.word	0x58025430
 8009774:	58025480 	.word	0x58025480
 8009778:	58025494 	.word	0x58025494

0800977c <HAL_DMA_IRQHandler>:
{
 800977c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t count = 0U;
 8009780:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8009782:	4b9c      	ldr	r3, [pc, #624]	; (80099f4 <HAL_DMA_IRQHandler+0x278>)
{
 8009784:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009786:	4e9c      	ldr	r6, [pc, #624]	; (80099f8 <HAL_DMA_IRQHandler+0x27c>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8009788:	681d      	ldr	r5, [r3, #0]
{
 800978a:	4681      	mov	r9, r0
  __IO uint32_t count = 0U;
 800978c:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800978e:	6803      	ldr	r3, [r0, #0]
 8009790:	4a9a      	ldr	r2, [pc, #616]	; (80099fc <HAL_DMA_IRQHandler+0x280>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009792:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009794:	4293      	cmp	r3, r2
 8009796:	bf18      	it	ne
 8009798:	42b3      	cmpne	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 800979a:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800979c:	bf08      	it	eq
 800979e:	2601      	moveq	r6, #1
  tmpisr_bdma = regs_bdma->ISR;
 80097a0:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80097a2:	bf18      	it	ne
 80097a4:	2600      	movne	r6, #0
 80097a6:	d045      	beq.n	8009834 <HAL_DMA_IRQHandler+0xb8>
 80097a8:	3218      	adds	r2, #24
 80097aa:	4895      	ldr	r0, [pc, #596]	; (8009a00 <HAL_DMA_IRQHandler+0x284>)
 80097ac:	4283      	cmp	r3, r0
 80097ae:	bf18      	it	ne
 80097b0:	4293      	cmpne	r3, r2
 80097b2:	f100 0018 	add.w	r0, r0, #24
 80097b6:	bf0c      	ite	eq
 80097b8:	2201      	moveq	r2, #1
 80097ba:	2200      	movne	r2, #0
 80097bc:	4283      	cmp	r3, r0
 80097be:	bf08      	it	eq
 80097c0:	f042 0201 	orreq.w	r2, r2, #1
 80097c4:	3018      	adds	r0, #24
 80097c6:	4283      	cmp	r3, r0
 80097c8:	bf08      	it	eq
 80097ca:	f042 0201 	orreq.w	r2, r2, #1
 80097ce:	3018      	adds	r0, #24
 80097d0:	4283      	cmp	r3, r0
 80097d2:	bf08      	it	eq
 80097d4:	f042 0201 	orreq.w	r2, r2, #1
 80097d8:	3018      	adds	r0, #24
 80097da:	4283      	cmp	r3, r0
 80097dc:	bf08      	it	eq
 80097de:	f042 0201 	orreq.w	r2, r2, #1
 80097e2:	f500 7056 	add.w	r0, r0, #856	; 0x358
 80097e6:	4283      	cmp	r3, r0
 80097e8:	bf08      	it	eq
 80097ea:	f042 0201 	orreq.w	r2, r2, #1
 80097ee:	3018      	adds	r0, #24
 80097f0:	4283      	cmp	r3, r0
 80097f2:	bf08      	it	eq
 80097f4:	f042 0201 	orreq.w	r2, r2, #1
 80097f8:	3018      	adds	r0, #24
 80097fa:	4283      	cmp	r3, r0
 80097fc:	bf08      	it	eq
 80097fe:	f042 0201 	orreq.w	r2, r2, #1
 8009802:	3018      	adds	r0, #24
 8009804:	4283      	cmp	r3, r0
 8009806:	bf08      	it	eq
 8009808:	f042 0201 	orreq.w	r2, r2, #1
 800980c:	3018      	adds	r0, #24
 800980e:	4283      	cmp	r3, r0
 8009810:	bf08      	it	eq
 8009812:	f042 0201 	orreq.w	r2, r2, #1
 8009816:	3018      	adds	r0, #24
 8009818:	4283      	cmp	r3, r0
 800981a:	bf08      	it	eq
 800981c:	f042 0201 	orreq.w	r2, r2, #1
 8009820:	3018      	adds	r0, #24
 8009822:	4283      	cmp	r3, r0
 8009824:	bf08      	it	eq
 8009826:	f042 0201 	orreq.w	r2, r2, #1
 800982a:	b91a      	cbnz	r2, 8009834 <HAL_DMA_IRQHandler+0xb8>
 800982c:	4a75      	ldr	r2, [pc, #468]	; (8009a04 <HAL_DMA_IRQHandler+0x288>)
 800982e:	4293      	cmp	r3, r2
 8009830:	f040 8250 	bne.w	8009cd4 <HAL_DMA_IRQHandler+0x558>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009834:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
 8009838:	2208      	movs	r2, #8
 800983a:	f001 0c1f 	and.w	ip, r1, #31
 800983e:	fa02 f20c 	lsl.w	r2, r2, ip
 8009842:	4217      	tst	r7, r2
 8009844:	f040 8188 	bne.w	8009b58 <HAL_DMA_IRQHandler+0x3dc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009848:	fa27 f20c 	lsr.w	r2, r7, ip
 800984c:	07d2      	lsls	r2, r2, #31
 800984e:	d50c      	bpl.n	800986a <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009850:	695a      	ldr	r2, [r3, #20]
 8009852:	0610      	lsls	r0, r2, #24
 8009854:	d509      	bpl.n	800986a <HAL_DMA_IRQHandler+0xee>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009856:	2201      	movs	r2, #1
 8009858:	fa02 f20c 	lsl.w	r2, r2, ip
 800985c:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800985e:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8009862:	f042 0202 	orr.w	r2, r2, #2
 8009866:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800986a:	f04f 0e04 	mov.w	lr, #4
 800986e:	fa0e f00c 	lsl.w	r0, lr, ip
 8009872:	4238      	tst	r0, r7
 8009874:	d05b      	beq.n	800992e <HAL_DMA_IRQHandler+0x1b2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009876:	2e00      	cmp	r6, #0
 8009878:	d14f      	bne.n	800991a <HAL_DMA_IRQHandler+0x19e>
 800987a:	4a61      	ldr	r2, [pc, #388]	; (8009a00 <HAL_DMA_IRQHandler+0x284>)
 800987c:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8009a08 <HAL_DMA_IRQHandler+0x28c>
 8009880:	4543      	cmp	r3, r8
 8009882:	bf18      	it	ne
 8009884:	4293      	cmpne	r3, r2
 8009886:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800988a:	bf0c      	ite	eq
 800988c:	2201      	moveq	r2, #1
 800988e:	2200      	movne	r2, #0
 8009890:	4543      	cmp	r3, r8
 8009892:	bf08      	it	eq
 8009894:	f042 0201 	orreq.w	r2, r2, #1
 8009898:	f108 0818 	add.w	r8, r8, #24
 800989c:	4543      	cmp	r3, r8
 800989e:	bf08      	it	eq
 80098a0:	f042 0201 	orreq.w	r2, r2, #1
 80098a4:	f108 0818 	add.w	r8, r8, #24
 80098a8:	4543      	cmp	r3, r8
 80098aa:	bf08      	it	eq
 80098ac:	f042 0201 	orreq.w	r2, r2, #1
 80098b0:	f108 0818 	add.w	r8, r8, #24
 80098b4:	4543      	cmp	r3, r8
 80098b6:	bf08      	it	eq
 80098b8:	f042 0201 	orreq.w	r2, r2, #1
 80098bc:	f508 7856 	add.w	r8, r8, #856	; 0x358
 80098c0:	4543      	cmp	r3, r8
 80098c2:	bf08      	it	eq
 80098c4:	f042 0201 	orreq.w	r2, r2, #1
 80098c8:	f108 0818 	add.w	r8, r8, #24
 80098cc:	4543      	cmp	r3, r8
 80098ce:	bf08      	it	eq
 80098d0:	f042 0201 	orreq.w	r2, r2, #1
 80098d4:	f108 0818 	add.w	r8, r8, #24
 80098d8:	4543      	cmp	r3, r8
 80098da:	bf08      	it	eq
 80098dc:	f042 0201 	orreq.w	r2, r2, #1
 80098e0:	f108 0818 	add.w	r8, r8, #24
 80098e4:	4543      	cmp	r3, r8
 80098e6:	bf08      	it	eq
 80098e8:	f042 0201 	orreq.w	r2, r2, #1
 80098ec:	f108 0818 	add.w	r8, r8, #24
 80098f0:	4543      	cmp	r3, r8
 80098f2:	bf08      	it	eq
 80098f4:	f042 0201 	orreq.w	r2, r2, #1
 80098f8:	f108 0818 	add.w	r8, r8, #24
 80098fc:	4543      	cmp	r3, r8
 80098fe:	bf08      	it	eq
 8009900:	f042 0201 	orreq.w	r2, r2, #1
 8009904:	f108 0818 	add.w	r8, r8, #24
 8009908:	4543      	cmp	r3, r8
 800990a:	bf08      	it	eq
 800990c:	f042 0201 	orreq.w	r2, r2, #1
 8009910:	b91a      	cbnz	r2, 800991a <HAL_DMA_IRQHandler+0x19e>
 8009912:	4a3c      	ldr	r2, [pc, #240]	; (8009a04 <HAL_DMA_IRQHandler+0x288>)
 8009914:	4293      	cmp	r3, r2
 8009916:	f040 8219 	bne.w	8009d4c <HAL_DMA_IRQHandler+0x5d0>
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	0792      	lsls	r2, r2, #30
 800991e:	d506      	bpl.n	800992e <HAL_DMA_IRQHandler+0x1b2>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009920:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009922:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8009926:	f042 0204 	orr.w	r2, r2, #4
 800992a:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800992e:	2210      	movs	r2, #16
 8009930:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009934:	ea1c 0f07 	tst.w	ip, r7
 8009938:	d06c      	beq.n	8009a14 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800993a:	2e00      	cmp	r6, #0
 800993c:	d145      	bne.n	80099ca <HAL_DMA_IRQHandler+0x24e>
 800993e:	4a30      	ldr	r2, [pc, #192]	; (8009a00 <HAL_DMA_IRQHandler+0x284>)
 8009940:	4e31      	ldr	r6, [pc, #196]	; (8009a08 <HAL_DMA_IRQHandler+0x28c>)
 8009942:	42b3      	cmp	r3, r6
 8009944:	bf18      	it	ne
 8009946:	4293      	cmpne	r3, r2
 8009948:	f106 0630 	add.w	r6, r6, #48	; 0x30
 800994c:	bf0c      	ite	eq
 800994e:	2201      	moveq	r2, #1
 8009950:	2200      	movne	r2, #0
 8009952:	42b3      	cmp	r3, r6
 8009954:	bf08      	it	eq
 8009956:	f042 0201 	orreq.w	r2, r2, #1
 800995a:	3618      	adds	r6, #24
 800995c:	42b3      	cmp	r3, r6
 800995e:	bf08      	it	eq
 8009960:	f042 0201 	orreq.w	r2, r2, #1
 8009964:	3618      	adds	r6, #24
 8009966:	42b3      	cmp	r3, r6
 8009968:	bf08      	it	eq
 800996a:	f042 0201 	orreq.w	r2, r2, #1
 800996e:	3618      	adds	r6, #24
 8009970:	42b3      	cmp	r3, r6
 8009972:	bf08      	it	eq
 8009974:	f042 0201 	orreq.w	r2, r2, #1
 8009978:	f506 7656 	add.w	r6, r6, #856	; 0x358
 800997c:	42b3      	cmp	r3, r6
 800997e:	bf08      	it	eq
 8009980:	f042 0201 	orreq.w	r2, r2, #1
 8009984:	3618      	adds	r6, #24
 8009986:	42b3      	cmp	r3, r6
 8009988:	bf08      	it	eq
 800998a:	f042 0201 	orreq.w	r2, r2, #1
 800998e:	3618      	adds	r6, #24
 8009990:	42b3      	cmp	r3, r6
 8009992:	bf08      	it	eq
 8009994:	f042 0201 	orreq.w	r2, r2, #1
 8009998:	3618      	adds	r6, #24
 800999a:	42b3      	cmp	r3, r6
 800999c:	bf08      	it	eq
 800999e:	f042 0201 	orreq.w	r2, r2, #1
 80099a2:	3618      	adds	r6, #24
 80099a4:	42b3      	cmp	r3, r6
 80099a6:	bf08      	it	eq
 80099a8:	f042 0201 	orreq.w	r2, r2, #1
 80099ac:	3618      	adds	r6, #24
 80099ae:	42b3      	cmp	r3, r6
 80099b0:	bf08      	it	eq
 80099b2:	f042 0201 	orreq.w	r2, r2, #1
 80099b6:	3618      	adds	r6, #24
 80099b8:	42b3      	cmp	r3, r6
 80099ba:	bf08      	it	eq
 80099bc:	f042 0201 	orreq.w	r2, r2, #1
 80099c0:	b91a      	cbnz	r2, 80099ca <HAL_DMA_IRQHandler+0x24e>
 80099c2:	4a10      	ldr	r2, [pc, #64]	; (8009a04 <HAL_DMA_IRQHandler+0x288>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	f040 81c9 	bne.w	8009d5c <HAL_DMA_IRQHandler+0x5e0>
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	0710      	lsls	r0, r2, #28
 80099ce:	d521      	bpl.n	8009a14 <HAL_DMA_IRQHandler+0x298>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099d0:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	0356      	lsls	r6, r2, #13
 80099d8:	f100 814c 	bmi.w	8009c74 <HAL_DMA_IRQHandler+0x4f8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	05d2      	lsls	r2, r2, #23
 80099e0:	d403      	bmi.n	80099ea <HAL_DMA_IRQHandler+0x26e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	f022 0208 	bic.w	r2, r2, #8
 80099e8:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80099ea:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 80099ee:	b18b      	cbz	r3, 8009a14 <HAL_DMA_IRQHandler+0x298>
 80099f0:	e00c      	b.n	8009a0c <HAL_DMA_IRQHandler+0x290>
 80099f2:	bf00      	nop
 80099f4:	24000314 	.word	0x24000314
 80099f8:	40020010 	.word	0x40020010
 80099fc:	40020028 	.word	0x40020028
 8009a00:	40020058 	.word	0x40020058
 8009a04:	400204b8 	.word	0x400204b8
 8009a08:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8009a0c:	4648      	mov	r0, r9
 8009a0e:	4798      	blx	r3
 8009a10:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a14:	f001 011f 	and.w	r1, r1, #31
 8009a18:	2620      	movs	r6, #32
 8009a1a:	408e      	lsls	r6, r1
 8009a1c:	423e      	tst	r6, r7
 8009a1e:	d068      	beq.n	8009af2 <HAL_DMA_IRQHandler+0x376>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009a20:	f8d9 2000 	ldr.w	r2, [r9]
 8009a24:	4ba5      	ldr	r3, [pc, #660]	; (8009cbc <HAL_DMA_IRQHandler+0x540>)
 8009a26:	4fa6      	ldr	r7, [pc, #664]	; (8009cc0 <HAL_DMA_IRQHandler+0x544>)
 8009a28:	42ba      	cmp	r2, r7
 8009a2a:	bf18      	it	ne
 8009a2c:	429a      	cmpne	r2, r3
 8009a2e:	f107 0718 	add.w	r7, r7, #24
 8009a32:	bf0c      	ite	eq
 8009a34:	2301      	moveq	r3, #1
 8009a36:	2300      	movne	r3, #0
 8009a38:	42ba      	cmp	r2, r7
 8009a3a:	bf08      	it	eq
 8009a3c:	f043 0301 	orreq.w	r3, r3, #1
 8009a40:	3718      	adds	r7, #24
 8009a42:	42ba      	cmp	r2, r7
 8009a44:	bf08      	it	eq
 8009a46:	f043 0301 	orreq.w	r3, r3, #1
 8009a4a:	3718      	adds	r7, #24
 8009a4c:	42ba      	cmp	r2, r7
 8009a4e:	bf08      	it	eq
 8009a50:	f043 0301 	orreq.w	r3, r3, #1
 8009a54:	3718      	adds	r7, #24
 8009a56:	42ba      	cmp	r2, r7
 8009a58:	bf08      	it	eq
 8009a5a:	f043 0301 	orreq.w	r3, r3, #1
 8009a5e:	3718      	adds	r7, #24
 8009a60:	42ba      	cmp	r2, r7
 8009a62:	bf08      	it	eq
 8009a64:	f043 0301 	orreq.w	r3, r3, #1
 8009a68:	3718      	adds	r7, #24
 8009a6a:	42ba      	cmp	r2, r7
 8009a6c:	bf08      	it	eq
 8009a6e:	f043 0301 	orreq.w	r3, r3, #1
 8009a72:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8009a76:	42ba      	cmp	r2, r7
 8009a78:	bf08      	it	eq
 8009a7a:	f043 0301 	orreq.w	r3, r3, #1
 8009a7e:	3718      	adds	r7, #24
 8009a80:	42ba      	cmp	r2, r7
 8009a82:	bf08      	it	eq
 8009a84:	f043 0301 	orreq.w	r3, r3, #1
 8009a88:	3718      	adds	r7, #24
 8009a8a:	42ba      	cmp	r2, r7
 8009a8c:	bf08      	it	eq
 8009a8e:	f043 0301 	orreq.w	r3, r3, #1
 8009a92:	3718      	adds	r7, #24
 8009a94:	42ba      	cmp	r2, r7
 8009a96:	bf08      	it	eq
 8009a98:	f043 0301 	orreq.w	r3, r3, #1
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	42ba      	cmp	r2, r7
 8009aa0:	bf08      	it	eq
 8009aa2:	f043 0301 	orreq.w	r3, r3, #1
 8009aa6:	3718      	adds	r7, #24
 8009aa8:	42ba      	cmp	r2, r7
 8009aaa:	bf08      	it	eq
 8009aac:	f043 0301 	orreq.w	r3, r3, #1
 8009ab0:	3718      	adds	r7, #24
 8009ab2:	42ba      	cmp	r2, r7
 8009ab4:	bf08      	it	eq
 8009ab6:	f043 0301 	orreq.w	r3, r3, #1
 8009aba:	b91b      	cbnz	r3, 8009ac4 <HAL_DMA_IRQHandler+0x348>
 8009abc:	4b81      	ldr	r3, [pc, #516]	; (8009cc4 <HAL_DMA_IRQHandler+0x548>)
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	f040 8162 	bne.w	8009d88 <HAL_DMA_IRQHandler+0x60c>
 8009ac4:	6813      	ldr	r3, [r2, #0]
 8009ac6:	06db      	lsls	r3, r3, #27
 8009ac8:	d513      	bpl.n	8009af2 <HAL_DMA_IRQHandler+0x376>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009aca:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009acc:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 8009ad0:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009ad2:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009ad4:	f000 80ae 	beq.w	8009c34 <HAL_DMA_IRQHandler+0x4b8>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009ad8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009adc:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009ade:	f000 80d3 	beq.w	8009c88 <HAL_DMA_IRQHandler+0x50c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009ae2:	031c      	lsls	r4, r3, #12
 8009ae4:	f140 80de 	bpl.w	8009ca4 <HAL_DMA_IRQHandler+0x528>
          if(hdma->XferCpltCallback != NULL)
 8009ae8:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8009aec:	b10b      	cbz	r3, 8009af2 <HAL_DMA_IRQHandler+0x376>
            hdma->XferCpltCallback(hdma);
 8009aee:	4648      	mov	r0, r9
 8009af0:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009af2:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 80b9 	beq.w	8009c6e <HAL_DMA_IRQHandler+0x4f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009afc:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8009b00:	07d8      	lsls	r0, r3, #31
 8009b02:	d51f      	bpl.n	8009b44 <HAL_DMA_IRQHandler+0x3c8>
        __HAL_DMA_DISABLE(hdma);
 8009b04:	f8d9 2000 	ldr.w	r2, [r9]
        hdma->State = HAL_DMA_STATE_ABORT;
 8009b08:	2104      	movs	r1, #4
 8009b0a:	f889 1035 	strb.w	r1, [r9, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8009b0e:	6813      	ldr	r3, [r2, #0]
 8009b10:	f023 0301 	bic.w	r3, r3, #1
 8009b14:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009b16:	4b6c      	ldr	r3, [pc, #432]	; (8009cc8 <HAL_DMA_IRQHandler+0x54c>)
 8009b18:	fba3 3505 	umull	r3, r5, r3, r5
 8009b1c:	0aad      	lsrs	r5, r5, #10
 8009b1e:	e002      	b.n	8009b26 <HAL_DMA_IRQHandler+0x3aa>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009b20:	6813      	ldr	r3, [r2, #0]
 8009b22:	07d9      	lsls	r1, r3, #31
 8009b24:	d504      	bpl.n	8009b30 <HAL_DMA_IRQHandler+0x3b4>
          if (++count > timeout)
 8009b26:	9b01      	ldr	r3, [sp, #4]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	42ab      	cmp	r3, r5
 8009b2c:	9301      	str	r3, [sp, #4]
 8009b2e:	d9f7      	bls.n	8009b20 <HAL_DMA_IRQHandler+0x3a4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009b30:	6813      	ldr	r3, [r2, #0]
 8009b32:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8009b34:	bf4c      	ite	mi
 8009b36:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8009b38:	2301      	movpl	r3, #1
 8009b3a:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8009b3e:	2300      	movs	r3, #0
 8009b40:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8009b44:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	f000 8090 	beq.w	8009c6e <HAL_DMA_IRQHandler+0x4f2>
          hdma->XferCpltCallback(hdma);
 8009b4e:	4648      	mov	r0, r9
}
 8009b50:	b003      	add	sp, #12
 8009b52:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
          hdma->XferCpltCallback(hdma);
 8009b56:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009b58:	6818      	ldr	r0, [r3, #0]
 8009b5a:	0740      	lsls	r0, r0, #29
 8009b5c:	d50a      	bpl.n	8009b74 <HAL_DMA_IRQHandler+0x3f8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009b5e:	6818      	ldr	r0, [r3, #0]
 8009b60:	f020 0004 	bic.w	r0, r0, #4
 8009b64:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009b66:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009b68:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8009b6c:	f042 0201 	orr.w	r2, r2, #1
 8009b70:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009b74:	fa27 f20c 	lsr.w	r2, r7, ip
 8009b78:	07d2      	lsls	r2, r2, #31
 8009b7a:	f57f ae76 	bpl.w	800986a <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009b7e:	4a53      	ldr	r2, [pc, #332]	; (8009ccc <HAL_DMA_IRQHandler+0x550>)
 8009b80:	4853      	ldr	r0, [pc, #332]	; (8009cd0 <HAL_DMA_IRQHandler+0x554>)
 8009b82:	4283      	cmp	r3, r0
 8009b84:	bf18      	it	ne
 8009b86:	4293      	cmpne	r3, r2
 8009b88:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009b8c:	bf0c      	ite	eq
 8009b8e:	2201      	moveq	r2, #1
 8009b90:	2200      	movne	r2, #0
 8009b92:	4283      	cmp	r3, r0
 8009b94:	bf08      	it	eq
 8009b96:	f042 0201 	orreq.w	r2, r2, #1
 8009b9a:	3018      	adds	r0, #24
 8009b9c:	4283      	cmp	r3, r0
 8009b9e:	bf08      	it	eq
 8009ba0:	f042 0201 	orreq.w	r2, r2, #1
 8009ba4:	3018      	adds	r0, #24
 8009ba6:	4283      	cmp	r3, r0
 8009ba8:	bf08      	it	eq
 8009baa:	f042 0201 	orreq.w	r2, r2, #1
 8009bae:	3018      	adds	r0, #24
 8009bb0:	4283      	cmp	r3, r0
 8009bb2:	bf08      	it	eq
 8009bb4:	f042 0201 	orreq.w	r2, r2, #1
 8009bb8:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009bbc:	4283      	cmp	r3, r0
 8009bbe:	bf08      	it	eq
 8009bc0:	f042 0201 	orreq.w	r2, r2, #1
 8009bc4:	3018      	adds	r0, #24
 8009bc6:	4283      	cmp	r3, r0
 8009bc8:	bf08      	it	eq
 8009bca:	f042 0201 	orreq.w	r2, r2, #1
 8009bce:	3018      	adds	r0, #24
 8009bd0:	4283      	cmp	r3, r0
 8009bd2:	bf08      	it	eq
 8009bd4:	f042 0201 	orreq.w	r2, r2, #1
 8009bd8:	3018      	adds	r0, #24
 8009bda:	4283      	cmp	r3, r0
 8009bdc:	bf08      	it	eq
 8009bde:	f042 0201 	orreq.w	r2, r2, #1
 8009be2:	3018      	adds	r0, #24
 8009be4:	4283      	cmp	r3, r0
 8009be6:	bf08      	it	eq
 8009be8:	f042 0201 	orreq.w	r2, r2, #1
 8009bec:	3018      	adds	r0, #24
 8009bee:	4283      	cmp	r3, r0
 8009bf0:	bf08      	it	eq
 8009bf2:	f042 0201 	orreq.w	r2, r2, #1
 8009bf6:	3018      	adds	r0, #24
 8009bf8:	4283      	cmp	r3, r0
 8009bfa:	bf08      	it	eq
 8009bfc:	f042 0201 	orreq.w	r2, r2, #1
 8009c00:	3018      	adds	r0, #24
 8009c02:	4283      	cmp	r3, r0
 8009c04:	bf08      	it	eq
 8009c06:	f042 0201 	orreq.w	r2, r2, #1
 8009c0a:	2a00      	cmp	r2, #0
 8009c0c:	f47f ae20 	bne.w	8009850 <HAL_DMA_IRQHandler+0xd4>
 8009c10:	2e00      	cmp	r6, #0
 8009c12:	f47f ae1d 	bne.w	8009850 <HAL_DMA_IRQHandler+0xd4>
 8009c16:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c18:	2204      	movs	r2, #4
 8009c1a:	fa02 f20c 	lsl.w	r2, r2, ip
 8009c1e:	423a      	tst	r2, r7
 8009c20:	f040 8094 	bne.w	8009d4c <HAL_DMA_IRQHandler+0x5d0>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c24:	2210      	movs	r2, #16
 8009c26:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009c2a:	ea17 0f0c 	tst.w	r7, ip
 8009c2e:	f43f aef1 	beq.w	8009a14 <HAL_DMA_IRQHandler+0x298>
 8009c32:	e684      	b.n	800993e <HAL_DMA_IRQHandler+0x1c2>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009c34:	f023 0316 	bic.w	r3, r3, #22
 8009c38:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009c3a:	6953      	ldr	r3, [r2, #20]
 8009c3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c40:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009c42:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8009c46:	b39b      	cbz	r3, 8009cb0 <HAL_DMA_IRQHandler+0x534>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009c48:	6813      	ldr	r3, [r2, #0]
 8009c4a:	f023 0308 	bic.w	r3, r3, #8
 8009c4e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c50:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8009c52:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 8009c54:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c56:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8009c5a:	f8d9 3050 	ldr.w	r3, [r9, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c5e:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8009c60:	f889 5035 	strb.w	r5, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8009c64:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	f47f af70 	bne.w	8009b4e <HAL_DMA_IRQHandler+0x3d2>
}
 8009c6e:	b003      	add	sp, #12
 8009c70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	0318      	lsls	r0, r3, #12
 8009c78:	f57f aeb7 	bpl.w	80099ea <HAL_DMA_IRQHandler+0x26e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009c7c:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	f47f aec3 	bne.w	8009a0c <HAL_DMA_IRQHandler+0x290>
 8009c86:	e6c5      	b.n	8009a14 <HAL_DMA_IRQHandler+0x298>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009c88:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8009c8c:	f47f af2c 	bne.w	8009ae8 <HAL_DMA_IRQHandler+0x36c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009c90:	6811      	ldr	r1, [r2, #0]
 8009c92:	f021 0110 	bic.w	r1, r1, #16
 8009c96:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8009c98:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8009c9a:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8009c9e:	f889 2035 	strb.w	r2, [r9, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8009ca2:	e721      	b.n	8009ae8 <HAL_DMA_IRQHandler+0x36c>
            if(hdma->XferM1CpltCallback != NULL)
 8009ca4:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f47f af20 	bne.w	8009aee <HAL_DMA_IRQHandler+0x372>
 8009cae:	e720      	b.n	8009af2 <HAL_DMA_IRQHandler+0x376>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009cb0:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d1c7      	bne.n	8009c48 <HAL_DMA_IRQHandler+0x4cc>
 8009cb8:	e7ca      	b.n	8009c50 <HAL_DMA_IRQHandler+0x4d4>
 8009cba:	bf00      	nop
 8009cbc:	40020010 	.word	0x40020010
 8009cc0:	40020028 	.word	0x40020028
 8009cc4:	400204b8 	.word	0x400204b8
 8009cc8:	1b4e81b5 	.word	0x1b4e81b5
 8009ccc:	40020058 	.word	0x40020058
 8009cd0:	40020040 	.word	0x40020040
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009cd4:	4a4e      	ldr	r2, [pc, #312]	; (8009e10 <HAL_DMA_IRQHandler+0x694>)
 8009cd6:	4d4f      	ldr	r5, [pc, #316]	; (8009e14 <HAL_DMA_IRQHandler+0x698>)
 8009cd8:	42ab      	cmp	r3, r5
 8009cda:	bf18      	it	ne
 8009cdc:	4293      	cmpne	r3, r2
 8009cde:	f105 0514 	add.w	r5, r5, #20
 8009ce2:	bf0c      	ite	eq
 8009ce4:	2201      	moveq	r2, #1
 8009ce6:	2200      	movne	r2, #0
 8009ce8:	42ab      	cmp	r3, r5
 8009cea:	bf08      	it	eq
 8009cec:	f042 0201 	orreq.w	r2, r2, #1
 8009cf0:	3514      	adds	r5, #20
 8009cf2:	42ab      	cmp	r3, r5
 8009cf4:	bf08      	it	eq
 8009cf6:	f042 0201 	orreq.w	r2, r2, #1
 8009cfa:	3514      	adds	r5, #20
 8009cfc:	42ab      	cmp	r3, r5
 8009cfe:	bf08      	it	eq
 8009d00:	f042 0201 	orreq.w	r2, r2, #1
 8009d04:	3514      	adds	r5, #20
 8009d06:	42ab      	cmp	r3, r5
 8009d08:	bf08      	it	eq
 8009d0a:	f042 0201 	orreq.w	r2, r2, #1
 8009d0e:	3514      	adds	r5, #20
 8009d10:	42ab      	cmp	r3, r5
 8009d12:	bf08      	it	eq
 8009d14:	f042 0201 	orreq.w	r2, r2, #1
 8009d18:	b912      	cbnz	r2, 8009d20 <HAL_DMA_IRQHandler+0x5a4>
 8009d1a:	4a3f      	ldr	r2, [pc, #252]	; (8009e18 <HAL_DMA_IRQHandler+0x69c>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d1a6      	bne.n	8009c6e <HAL_DMA_IRQHandler+0x4f2>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009d20:	f8d9 505c 	ldr.w	r5, [r9, #92]	; 0x5c
 8009d24:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009d26:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009d28:	f005 051f 	and.w	r5, r5, #31
 8009d2c:	40ae      	lsls	r6, r5
 8009d2e:	420e      	tst	r6, r1
 8009d30:	d019      	beq.n	8009d66 <HAL_DMA_IRQHandler+0x5ea>
 8009d32:	0757      	lsls	r7, r2, #29
 8009d34:	d517      	bpl.n	8009d66 <HAL_DMA_IRQHandler+0x5ea>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d36:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009d38:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d3a:	d54b      	bpl.n	8009dd4 <HAL_DMA_IRQHandler+0x658>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009d3c:	03d1      	lsls	r1, r2, #15
 8009d3e:	d44f      	bmi.n	8009de0 <HAL_DMA_IRQHandler+0x664>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009d40:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f47f af02 	bne.w	8009b4e <HAL_DMA_IRQHandler+0x3d2>
 8009d4a:	e790      	b.n	8009c6e <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009d4c:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009d4e:	2210      	movs	r2, #16
 8009d50:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009d54:	ea17 0f0c 	tst.w	r7, ip
 8009d58:	f43f ae5c 	beq.w	8009a14 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009d5c:	681a      	ldr	r2, [r3, #0]
 8009d5e:	0752      	lsls	r2, r2, #29
 8009d60:	f57f ae58 	bpl.w	8009a14 <HAL_DMA_IRQHandler+0x298>
 8009d64:	e634      	b.n	80099d0 <HAL_DMA_IRQHandler+0x254>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009d66:	2602      	movs	r6, #2
 8009d68:	40ae      	lsls	r6, r5
 8009d6a:	420e      	tst	r6, r1
 8009d6c:	d011      	beq.n	8009d92 <HAL_DMA_IRQHandler+0x616>
 8009d6e:	0797      	lsls	r7, r2, #30
 8009d70:	d50f      	bpl.n	8009d92 <HAL_DMA_IRQHandler+0x616>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009d72:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d74:	0414      	lsls	r4, r2, #16
 8009d76:	d539      	bpl.n	8009dec <HAL_DMA_IRQHandler+0x670>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009d78:	03d0      	lsls	r0, r2, #15
 8009d7a:	d443      	bmi.n	8009e04 <HAL_DMA_IRQHandler+0x688>
          if(hdma->XferM1CpltCallback != NULL)
 8009d7c:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f47f aee4 	bne.w	8009b4e <HAL_DMA_IRQHandler+0x3d2>
 8009d86:	e772      	b.n	8009c6e <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009d88:	6813      	ldr	r3, [r2, #0]
 8009d8a:	079f      	lsls	r7, r3, #30
 8009d8c:	f57f aeb1 	bpl.w	8009af2 <HAL_DMA_IRQHandler+0x376>
 8009d90:	e69b      	b.n	8009aca <HAL_DMA_IRQHandler+0x34e>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009d92:	2608      	movs	r6, #8
 8009d94:	40ae      	lsls	r6, r5
 8009d96:	420e      	tst	r6, r1
 8009d98:	f43f af69 	beq.w	8009c6e <HAL_DMA_IRQHandler+0x4f2>
 8009d9c:	0711      	lsls	r1, r2, #28
 8009d9e:	f57f af66 	bpl.w	8009c6e <HAL_DMA_IRQHandler+0x4f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009da2:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8009da4:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009da6:	f022 020e 	bic.w	r2, r2, #14
 8009daa:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009dac:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8009dae:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009db2:	fa03 f505 	lsl.w	r5, r3, r5
 8009db6:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009db8:	f8c9 3054 	str.w	r3, [r9, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8009dbc:	f889 1034 	strb.w	r1, [r9, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8009dc0:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8009dc4:	2a00      	cmp	r2, #0
 8009dc6:	f43f af52 	beq.w	8009c6e <HAL_DMA_IRQHandler+0x4f2>
        hdma->XferErrorCallback(hdma);
 8009dca:	4648      	mov	r0, r9
}
 8009dcc:	b003      	add	sp, #12
 8009dce:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        hdma->XferErrorCallback(hdma);
 8009dd2:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009dd4:	0692      	lsls	r2, r2, #26
 8009dd6:	d403      	bmi.n	8009de0 <HAL_DMA_IRQHandler+0x664>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	f022 0204 	bic.w	r2, r2, #4
 8009dde:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8009de0:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f47f aeb2 	bne.w	8009b4e <HAL_DMA_IRQHandler+0x3d2>
 8009dea:	e740      	b.n	8009c6e <HAL_DMA_IRQHandler+0x4f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009dec:	f012 0220 	ands.w	r2, r2, #32
 8009df0:	d108      	bne.n	8009e04 <HAL_DMA_IRQHandler+0x688>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009df2:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009df4:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009df6:	f021 010a 	bic.w	r1, r1, #10
 8009dfa:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009dfc:	f889 4035 	strb.w	r4, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8009e00:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8009e04:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	f47f aea0 	bne.w	8009b4e <HAL_DMA_IRQHandler+0x3d2>
 8009e0e:	e72e      	b.n	8009c6e <HAL_DMA_IRQHandler+0x4f2>
 8009e10:	58025408 	.word	0x58025408
 8009e14:	5802541c 	.word	0x5802541c
 8009e18:	58025494 	.word	0x58025494

08009e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e20:	680c      	ldr	r4, [r1, #0]
{
 8009e22:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e24:	2c00      	cmp	r4, #0
 8009e26:	f000 80a6 	beq.w	8009f76 <HAL_GPIO_Init+0x15a>
 8009e2a:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e2e:	4f8e      	ldr	r7, [pc, #568]	; (800a068 <HAL_GPIO_Init+0x24c>)
  uint32_t position = 0x00U;
 8009e30:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009e32:	2201      	movs	r2, #1
 8009e34:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8009e36:	ea12 0e04 	ands.w	lr, r2, r4
 8009e3a:	f000 8095 	beq.w	8009f68 <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009e3e:	684d      	ldr	r5, [r1, #4]
 8009e40:	f005 0903 	and.w	r9, r5, #3
 8009e44:	f109 36ff 	add.w	r6, r9, #4294967295
 8009e48:	2e01      	cmp	r6, #1
 8009e4a:	f240 8097 	bls.w	8009f7c <HAL_GPIO_Init+0x160>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009e4e:	f1b9 0f03 	cmp.w	r9, #3
 8009e52:	f040 80d1 	bne.w	8009ff8 <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009e56:	fa09 f20c 	lsl.w	r2, r9, ip
 8009e5a:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 8009e5e:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009e60:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009e64:	ea06 0808 	and.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009e68:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 8009e6c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009e6e:	d07b      	beq.n	8009f68 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e70:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8009e74:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009e78:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e7c:	f042 0202 	orr.w	r2, r2, #2
 8009e80:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009e84:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e88:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8009e8c:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 8009e90:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8009e94:	f002 0202 	and.w	r2, r2, #2
 8009e98:	9201      	str	r2, [sp, #4]
 8009e9a:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009e9c:	220f      	movs	r2, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 8009e9e:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009ea2:	fa02 f209 	lsl.w	r2, r2, r9
 8009ea6:	ea26 0202 	bic.w	r2, r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009eaa:	4e70      	ldr	r6, [pc, #448]	; (800a06c <HAL_GPIO_Init+0x250>)
 8009eac:	42b0      	cmp	r0, r6
 8009eae:	d029      	beq.n	8009f04 <HAL_GPIO_Init+0xe8>
 8009eb0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009eb4:	42b0      	cmp	r0, r6
 8009eb6:	f000 80ac 	beq.w	800a012 <HAL_GPIO_Init+0x1f6>
 8009eba:	4e6d      	ldr	r6, [pc, #436]	; (800a070 <HAL_GPIO_Init+0x254>)
 8009ebc:	42b0      	cmp	r0, r6
 8009ebe:	f000 80ae 	beq.w	800a01e <HAL_GPIO_Init+0x202>
 8009ec2:	4e6c      	ldr	r6, [pc, #432]	; (800a074 <HAL_GPIO_Init+0x258>)
 8009ec4:	42b0      	cmp	r0, r6
 8009ec6:	f000 809e 	beq.w	800a006 <HAL_GPIO_Init+0x1ea>
 8009eca:	4e6b      	ldr	r6, [pc, #428]	; (800a078 <HAL_GPIO_Init+0x25c>)
 8009ecc:	42b0      	cmp	r0, r6
 8009ece:	f000 80b2 	beq.w	800a036 <HAL_GPIO_Init+0x21a>
 8009ed2:	4e6a      	ldr	r6, [pc, #424]	; (800a07c <HAL_GPIO_Init+0x260>)
 8009ed4:	42b0      	cmp	r0, r6
 8009ed6:	f000 80b4 	beq.w	800a042 <HAL_GPIO_Init+0x226>
 8009eda:	4e69      	ldr	r6, [pc, #420]	; (800a080 <HAL_GPIO_Init+0x264>)
 8009edc:	42b0      	cmp	r0, r6
 8009ede:	f000 80a4 	beq.w	800a02a <HAL_GPIO_Init+0x20e>
 8009ee2:	4e68      	ldr	r6, [pc, #416]	; (800a084 <HAL_GPIO_Init+0x268>)
 8009ee4:	42b0      	cmp	r0, r6
 8009ee6:	f000 80b2 	beq.w	800a04e <HAL_GPIO_Init+0x232>
 8009eea:	4e67      	ldr	r6, [pc, #412]	; (800a088 <HAL_GPIO_Init+0x26c>)
 8009eec:	42b0      	cmp	r0, r6
 8009eee:	f000 80b4 	beq.w	800a05a <HAL_GPIO_Init+0x23e>
 8009ef2:	4e66      	ldr	r6, [pc, #408]	; (800a08c <HAL_GPIO_Init+0x270>)
 8009ef4:	42b0      	cmp	r0, r6
 8009ef6:	bf0c      	ite	eq
 8009ef8:	2609      	moveq	r6, #9
 8009efa:	260a      	movne	r6, #10
 8009efc:	fa06 f909 	lsl.w	r9, r6, r9
 8009f00:	ea42 0209 	orr.w	r2, r2, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009f04:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009f08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009f0c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8009f0e:	ea6f 080e 	mvn.w	r8, lr
        temp = EXTI->RTSR1;
 8009f12:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8009f14:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009f18:	bf54      	ite	pl
 8009f1a:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8009f1e:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 8009f22:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009f24:	02aa      	lsls	r2, r5, #10
        temp = EXTI->FTSR1;
 8009f26:	6876      	ldr	r6, [r6, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8009f28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009f2c:	bf54      	ite	pl
 8009f2e:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8009f32:	ea4e 0606 	orrmi.w	r6, lr, r6
        EXTI->FTSR1 = temp;
 8009f36:	6056      	str	r6, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009f38:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009f3c:	03aa      	lsls	r2, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009f3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009f42:	bf54      	ite	pl
 8009f44:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8009f48:	ea4e 0606 	orrmi.w	r6, lr, r6

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009f4c:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009f4e:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8009f52:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8009f56:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 8009f5a:	bf54      	ite	pl
 8009f5c:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8009f60:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8009f64:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 8009f68:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009f6a:	f10c 0c02 	add.w	ip, ip, #2
 8009f6e:	fa34 f203 	lsrs.w	r2, r4, r3
 8009f72:	f47f af5e 	bne.w	8009e32 <HAL_GPIO_Init+0x16>
  }
}
 8009f76:	b003      	add	sp, #12
 8009f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f7c:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 8009f80:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f82:	fa08 f80c 	lsl.w	r8, r8, ip
 8009f86:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009f8a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f8c:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009f90:	fa06 f60c 	lsl.w	r6, r6, ip
 8009f94:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8009f98:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009f9a:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 8009f9e:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009fa2:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009fa4:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009fa8:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8009faa:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8009fac:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009fae:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009fb2:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009fb4:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009fb8:	fa06 f60c 	lsl.w	r6, r6, ip
 8009fbc:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 8009fc0:	fa09 f20c 	lsl.w	r2, r9, ip
 8009fc4:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009fc6:	f47f af4a 	bne.w	8009e5e <HAL_GPIO_Init+0x42>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009fca:	f003 0607 	and.w	r6, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8009fce:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009fd2:	ea4f 0b86 	mov.w	fp, r6, lsl #2
 8009fd6:	260f      	movs	r6, #15
 8009fd8:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8009fdc:	fa06 f60b 	lsl.w	r6, r6, fp
        temp = GPIOx->AFR[position >> 3U];
 8009fe0:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009fe4:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009fe8:	690e      	ldr	r6, [r1, #16]
 8009fea:	fa06 f60b 	lsl.w	r6, r6, fp
 8009fee:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8009ff2:	f8c9 6020 	str.w	r6, [r9, #32]
 8009ff6:	e732      	b.n	8009e5e <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009ff8:	f04f 0803 	mov.w	r8, #3
 8009ffc:	fa08 f80c 	lsl.w	r8, r8, ip
 800a000:	ea6f 0808 	mvn.w	r8, r8
 800a004:	e7d2      	b.n	8009fac <HAL_GPIO_Init+0x190>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a006:	2603      	movs	r6, #3
 800a008:	fa06 f909 	lsl.w	r9, r6, r9
 800a00c:	ea42 0209 	orr.w	r2, r2, r9
 800a010:	e778      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a012:	2601      	movs	r6, #1
 800a014:	fa06 f909 	lsl.w	r9, r6, r9
 800a018:	ea42 0209 	orr.w	r2, r2, r9
 800a01c:	e772      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a01e:	2602      	movs	r6, #2
 800a020:	fa06 f909 	lsl.w	r9, r6, r9
 800a024:	ea42 0209 	orr.w	r2, r2, r9
 800a028:	e76c      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a02a:	2606      	movs	r6, #6
 800a02c:	fa06 f909 	lsl.w	r9, r6, r9
 800a030:	ea42 0209 	orr.w	r2, r2, r9
 800a034:	e766      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a036:	2604      	movs	r6, #4
 800a038:	fa06 f909 	lsl.w	r9, r6, r9
 800a03c:	ea42 0209 	orr.w	r2, r2, r9
 800a040:	e760      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a042:	2605      	movs	r6, #5
 800a044:	fa06 f909 	lsl.w	r9, r6, r9
 800a048:	ea42 0209 	orr.w	r2, r2, r9
 800a04c:	e75a      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a04e:	2607      	movs	r6, #7
 800a050:	fa06 f909 	lsl.w	r9, r6, r9
 800a054:	ea42 0209 	orr.w	r2, r2, r9
 800a058:	e754      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a05a:	2608      	movs	r6, #8
 800a05c:	fa06 f909 	lsl.w	r9, r6, r9
 800a060:	ea42 0209 	orr.w	r2, r2, r9
 800a064:	e74e      	b.n	8009f04 <HAL_GPIO_Init+0xe8>
 800a066:	bf00      	nop
 800a068:	58024400 	.word	0x58024400
 800a06c:	58020000 	.word	0x58020000
 800a070:	58020800 	.word	0x58020800
 800a074:	58020c00 	.word	0x58020c00
 800a078:	58021000 	.word	0x58021000
 800a07c:	58021400 	.word	0x58021400
 800a080:	58021800 	.word	0x58021800
 800a084:	58021c00 	.word	0x58021c00
 800a088:	58022000 	.word	0x58022000
 800a08c:	58022400 	.word	0x58022400

0800a090 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a090:	6903      	ldr	r3, [r0, #16]
 800a092:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a094:	bf14      	ite	ne
 800a096:	2001      	movne	r0, #1
 800a098:	2000      	moveq	r0, #0
 800a09a:	4770      	bx	lr

0800a09c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a09c:	b902      	cbnz	r2, 800a0a0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a09e:	0409      	lsls	r1, r1, #16
 800a0a0:	6181      	str	r1, [r0, #24]
  }
}
 800a0a2:	4770      	bx	lr

0800a0a4 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a0a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a0a8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800a0ac:	4201      	tst	r1, r0
 800a0ae:	d100      	bne.n	800a0b2 <HAL_GPIO_EXTI_IRQHandler+0xe>
 800a0b0:	4770      	bx	lr
{
 800a0b2:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a0b4:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a0b8:	f7f7 ff8e 	bl	8001fd8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a0bc:	bd08      	pop	{r3, pc}
 800a0be:	bf00      	nop

0800a0c0 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	d05e      	beq.n	800a182 <HAL_LPTIM_Init+0xc2>
{
 800a0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800a0c6:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d051      	beq.n	800a178 <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a0d4:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a0d6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a0d8:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a0dc:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a0e0:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800a0e2:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a0e4:	d03c      	beq.n	800a160 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a0e6:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a0ea:	d039      	beq.n	800a160 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a0ec:	6962      	ldr	r2, [r4, #20]
 800a0ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d003      	beq.n	800a0fe <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800a0f6:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800a0fa:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a0fe:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 800a100:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a102:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 800a104:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 800a106:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a108:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a10a:	4e22      	ldr	r6, [pc, #136]	; (800a194 <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 800a10c:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a10e:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a110:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800a112:	b1ed      	cbz	r5, 800a150 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a114:	2d01      	cmp	r5, #1
 800a116:	d11f      	bne.n	800a158 <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800a118:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 800a11c:	4328      	orrs	r0, r5
 800a11e:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a120:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a124:	4282      	cmp	r2, r0
 800a126:	d004      	beq.n	800a132 <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a128:	69a0      	ldr	r0, [r4, #24]
 800a12a:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 800a12c:	69e0      	ldr	r0, [r4, #28]
 800a12e:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a130:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a132:	4a19      	ldr	r2, [pc, #100]	; (800a198 <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 800a134:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a136:	4291      	cmp	r1, r2
 800a138:	d015      	beq.n	800a166 <HAL_LPTIM_Init+0xa6>
 800a13a:	4b18      	ldr	r3, [pc, #96]	; (800a19c <HAL_LPTIM_Init+0xdc>)
 800a13c:	4299      	cmp	r1, r3
 800a13e:	d012      	beq.n	800a166 <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 800a140:	4b17      	ldr	r3, [pc, #92]	; (800a1a0 <HAL_LPTIM_Init+0xe0>)
 800a142:	4299      	cmp	r1, r3
 800a144:	d01f      	beq.n	800a186 <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a146:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800a148:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a14a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a14e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800a150:	69e0      	ldr	r0, [r4, #28]
 800a152:	6925      	ldr	r5, [r4, #16]
 800a154:	4328      	orrs	r0, r5
 800a156:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a158:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a15c:	d1e0      	bne.n	800a120 <HAL_LPTIM_Init+0x60>
 800a15e:	e7db      	b.n	800a118 <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800a160:	f020 001e 	bic.w	r0, r0, #30
 800a164:	e7c2      	b.n	800a0ec <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a166:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 800a16a:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a16c:	4313      	orrs	r3, r2
 800a16e:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a170:	2301      	movs	r3, #1
 800a172:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 800a178:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800a17c:	f7fc f99c 	bl	80064b8 <HAL_LPTIM_MspInit>
 800a180:	e7a8      	b.n	800a0d4 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 800a182:	2001      	movs	r0, #1
}
 800a184:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a186:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800a188:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a18a:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a18c:	2301      	movs	r3, #1
 800a18e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a194:	ff19f1fe 	.word	0xff19f1fe
 800a198:	40002400 	.word	0x40002400
 800a19c:	58002400 	.word	0x58002400
 800a1a0:	58002800 	.word	0x58002800

0800a1a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a1a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1a6:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	f000 8088 	beq.w	800a2be <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a1ae:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
 800a1b2:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 800a1b4:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a1b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d079      	beq.n	800a2b2 <HAL_PCD_Init+0x10e>
 800a1be:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a1c0:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1c2:	462e      	mov	r6, r5
 800a1c4:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800a1c6:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a1ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1cc:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a1ce:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800a1d2:	bf08      	it	eq
 800a1d4:	60eb      	streq	r3, [r5, #12]
  __HAL_PCD_DISABLE(hpcd);
 800a1d6:	f003 ff8f 	bl	800e0f8 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1da:	f856 eb10 	ldr.w	lr, [r6], #16
 800a1de:	46b4      	mov	ip, r6
 800a1e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a1e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a1ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1ec:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a1f0:	e884 0003 	stmia.w	r4, {r0, r1}
 800a1f4:	4670      	mov	r0, lr
 800a1f6:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a1fa:	f003 fedb 	bl	800dfb4 <USB_CoreInit>
 800a1fe:	4604      	mov	r4, r0
 800a200:	b130      	cbz	r0, 800a210 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800a202:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a204:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800a206:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a208:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 800a20c:	b00b      	add	sp, #44	; 0x2c
 800a20e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a210:	4601      	mov	r1, r0
 800a212:	6828      	ldr	r0, [r5, #0]
 800a214:	f003 ff78 	bl	800e108 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a218:	6868      	ldr	r0, [r5, #4]
 800a21a:	b358      	cbz	r0, 800a274 <HAL_PCD_Init+0xd0>
 800a21c:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a21e:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a222:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a224:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a228:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800a22c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800a230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a234:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a238:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800a23c:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a240:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a242:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 800a246:	64d9      	str	r1, [r3, #76]	; 0x4c
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a248:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a24c:	d3ea      	bcc.n	800a224 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800a24e:	2200      	movs	r2, #0
 800a250:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a254:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800a256:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800a25a:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a25e:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800a260:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a264:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a266:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a26a:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a26e:	e9c3 22a1 	strd	r2, r2, [r3, #644]	; 0x284
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a272:	d3ed      	bcc.n	800a250 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a274:	466c      	mov	r4, sp
 800a276:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a27a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a27c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a27e:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a282:	e884 0003 	stmia.w	r4, {r0, r1}
 800a286:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a28a:	6828      	ldr	r0, [r5, #0]
 800a28c:	f003 ff72 	bl	800e174 <USB_DevInit>
 800a290:	4604      	mov	r4, r0
 800a292:	2800      	cmp	r0, #0
 800a294:	d1b5      	bne.n	800a202 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 800a296:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800a298:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800a29a:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800a29e:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800a2a0:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 800a2a4:	d00f      	beq.n	800a2c6 <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a2a6:	6828      	ldr	r0, [r5, #0]
 800a2a8:	f004 f878 	bl	800e39c <USB_DevDisconnect>
}
 800a2ac:	4620      	mov	r0, r4
 800a2ae:	b00b      	add	sp, #44	; 0x2c
 800a2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800a2b2:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 800a2b6:	f7fc fa97 	bl	80067e8 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800a2ba:	6828      	ldr	r0, [r5, #0]
 800a2bc:	e780      	b.n	800a1c0 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800a2be:	2401      	movs	r4, #1
}
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	b00b      	add	sp, #44	; 0x2c
 800a2c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a2c6:	4628      	mov	r0, r5
 800a2c8:	f000 f802 	bl	800a2d0 <HAL_PCDEx_ActivateLPM>
 800a2cc:	e7eb      	b.n	800a2a6 <HAL_PCD_Init+0x102>
 800a2ce:	bf00      	nop

0800a2d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a2d0:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800a2d2:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a2d6:	4909      	ldr	r1, [pc, #36]	; (800a2fc <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a2d8:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800a2da:	4660      	mov	r0, ip
{
 800a2dc:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800a2de:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800a2e0:	f883 c4f4 	strb.w	ip, [r3, #1268]	; 0x4f4
  hpcd->lpm_active = 1U;
 800a2e4:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a2e8:	6993      	ldr	r3, [r2, #24]
}
 800a2ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a2ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a2f2:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a2f4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a2f6:	4319      	orrs	r1, r3
 800a2f8:	6551      	str	r1, [r2, #84]	; 0x54
}
 800a2fa:	4770      	bx	lr
 800a2fc:	10000003 	.word	0x10000003

0800a300 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a300:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a302:	4c10      	ldr	r4, [pc, #64]	; (800a344 <HAL_PWREx_ConfigSupply+0x44>)
 800a304:	68e3      	ldr	r3, [r4, #12]
 800a306:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a30a:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a30c:	d105      	bne.n	800a31a <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a30e:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a312:	1a18      	subs	r0, r3, r0
 800a314:	bf18      	it	ne
 800a316:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800a318:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a31a:	f023 0307 	bic.w	r3, r3, #7
 800a31e:	4318      	orrs	r0, r3
 800a320:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 800a322:	f7fc fcdd 	bl	8006ce0 <HAL_GetTick>
 800a326:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a328:	e005      	b.n	800a336 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a32a:	f7fc fcd9 	bl	8006ce0 <HAL_GetTick>
 800a32e:	1b40      	subs	r0, r0, r5
 800a330:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a334:	d804      	bhi.n	800a340 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a336:	6863      	ldr	r3, [r4, #4]
 800a338:	049b      	lsls	r3, r3, #18
 800a33a:	d5f6      	bpl.n	800a32a <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 800a33c:	2000      	movs	r0, #0
}
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800a340:	2001      	movs	r0, #1
}
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	58024800 	.word	0x58024800

0800a348 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a348:	4a02      	ldr	r2, [pc, #8]	; (800a354 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800a34a:	68d3      	ldr	r3, [r2, #12]
 800a34c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a350:	60d3      	str	r3, [r2, #12]
}
 800a352:	4770      	bx	lr
 800a354:	58024800 	.word	0x58024800

0800a358 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a358:	4b3b      	ldr	r3, [pc, #236]	; (800a448 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800a35a:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a35c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a35e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a360:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800a362:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a366:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a368:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800a36c:	d038      	beq.n	800a3e0 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a36e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a372:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a376:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a37a:	fb05 f101 	mul.w	r1, r5, r1
 800a37e:	2a01      	cmp	r2, #1
 800a380:	ee07 1a90 	vmov	s15, r1
 800a384:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 800a388:	d002      	beq.n	800a390 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800a38a:	2a02      	cmp	r2, #2
 800a38c:	d04e      	beq.n	800a42c <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 800a38e:	b34a      	cbz	r2, 800a3e4 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a390:	ee07 0a90 	vmov	s15, r0
 800a394:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800a44c <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 800a398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a39e:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800a3a2:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800a450 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a3a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3aa:	ee06 3a90 	vmov	s13, r3
 800a3ae:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800a3b2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a3b6:	ee76 6a85 	vadd.f32	s13, s13, s10
 800a3ba:	eee7 6a25 	vfma.f32	s13, s14, s11
 800a3be:	ee66 6a26 	vmul.f32	s13, s12, s13
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a3c2:	4b21      	ldr	r3, [pc, #132]	; (800a448 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 800a3c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3c6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a3ca:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a3cc:	ee07 3a90 	vmov	s15, r3
 800a3d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a3d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a3d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a3dc:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800a3e0:	bc30      	pop	{r4, r5}
 800a3e2:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	0692      	lsls	r2, r2, #26
 800a3e8:	d527      	bpl.n	800a43a <HAL_RCC_GetSysClockFreq.part.0+0xe2>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3ea:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a3ec:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3f0:	4a18      	ldr	r2, [pc, #96]	; (800a454 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a3f2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a3f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3f8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a3fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a400:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800a450 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a404:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a408:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a40a:	ee06 3a90 	vmov	s13, r3
 800a40e:	ee05 2a90 	vmov	s11, r2
 800a412:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a416:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a41a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a41e:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800a422:	eee7 6a05 	vfma.f32	s13, s14, s10
 800a426:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a42a:	e7ca      	b.n	800a3c2 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a42c:	ee07 0a90 	vmov	s15, r0
 800a430:	eddf 6a09 	vldr	s13, [pc, #36]	; 800a458 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 800a434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a438:	e7b0      	b.n	800a39c <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a43a:	ee07 0a90 	vmov	s15, r0
 800a43e:	eddf 6a07 	vldr	s13, [pc, #28]	; 800a45c <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800a442:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a446:	e7a9      	b.n	800a39c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800a448:	58024400 	.word	0x58024400
 800a44c:	4a742400 	.word	0x4a742400
 800a450:	39000000 	.word	0x39000000
 800a454:	03d09000 	.word	0x03d09000
 800a458:	4bbebc20 	.word	0x4bbebc20
 800a45c:	4c742400 	.word	0x4c742400

0800a460 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800a460:	2800      	cmp	r0, #0
 800a462:	f000 81e8 	beq.w	800a836 <HAL_RCC_OscConfig+0x3d6>
{
 800a466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a468:	6803      	ldr	r3, [r0, #0]
 800a46a:	4604      	mov	r4, r0
 800a46c:	07d9      	lsls	r1, r3, #31
 800a46e:	d52e      	bpl.n	800a4ce <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a470:	49a4      	ldr	r1, [pc, #656]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a472:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a474:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a476:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a47a:	2a10      	cmp	r2, #16
 800a47c:	f000 8107 	beq.w	800a68e <HAL_RCC_OscConfig+0x22e>
 800a480:	2a18      	cmp	r2, #24
 800a482:	f000 80ff 	beq.w	800a684 <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a486:	6863      	ldr	r3, [r4, #4]
 800a488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a48c:	f000 812a 	beq.w	800a6e4 <HAL_RCC_OscConfig+0x284>
 800a490:	2b00      	cmp	r3, #0
 800a492:	f000 8168 	beq.w	800a766 <HAL_RCC_OscConfig+0x306>
 800a496:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a49a:	4b9a      	ldr	r3, [pc, #616]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	f000 8289 	beq.w	800a9b4 <HAL_RCC_OscConfig+0x554>
 800a4a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a4a6:	601a      	str	r2, [r3, #0]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a4ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a4b0:	f7fc fc16 	bl	8006ce0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a4b4:	4e93      	ldr	r6, [pc, #588]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 800a4b6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a4b8:	e005      	b.n	800a4c6 <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a4ba:	f7fc fc11 	bl	8006ce0 <HAL_GetTick>
 800a4be:	1b40      	subs	r0, r0, r5
 800a4c0:	2864      	cmp	r0, #100	; 0x64
 800a4c2:	f200 814e 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a4c6:	6833      	ldr	r3, [r6, #0]
 800a4c8:	039b      	lsls	r3, r3, #14
 800a4ca:	d5f6      	bpl.n	800a4ba <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a4cc:	6823      	ldr	r3, [r4, #0]
 800a4ce:	079d      	lsls	r5, r3, #30
 800a4d0:	f100 808a 	bmi.w	800a5e8 <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a4d4:	06d9      	lsls	r1, r3, #27
 800a4d6:	d533      	bpl.n	800a540 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a4d8:	4a8a      	ldr	r2, [pc, #552]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a4da:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a4dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a4de:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a4e2:	2b08      	cmp	r3, #8
 800a4e4:	f000 80e3 	beq.w	800a6ae <HAL_RCC_OscConfig+0x24e>
 800a4e8:	2b18      	cmp	r3, #24
 800a4ea:	f000 80db 	beq.w	800a6a4 <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a4ee:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800a4f0:	4d84      	ldr	r5, [pc, #528]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	f000 816f 	beq.w	800a7d6 <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 800a4f8:	682b      	ldr	r3, [r5, #0]
 800a4fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a500:	f7fc fbee 	bl	8006ce0 <HAL_GetTick>
 800a504:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a506:	e005      	b.n	800a514 <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a508:	f7fc fbea 	bl	8006ce0 <HAL_GetTick>
 800a50c:	1b80      	subs	r0, r0, r6
 800a50e:	2802      	cmp	r0, #2
 800a510:	f200 8127 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a514:	682b      	ldr	r3, [r5, #0]
 800a516:	05db      	lsls	r3, r3, #23
 800a518:	d5f6      	bpl.n	800a508 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a51a:	f7fc fbf9 	bl	8006d10 <HAL_GetREVID>
 800a51e:	f241 0303 	movw	r3, #4099	; 0x1003
 800a522:	4298      	cmp	r0, r3
 800a524:	f200 826d 	bhi.w	800aa02 <HAL_RCC_OscConfig+0x5a2>
 800a528:	6a22      	ldr	r2, [r4, #32]
 800a52a:	686b      	ldr	r3, [r5, #4]
 800a52c:	2a20      	cmp	r2, #32
 800a52e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a532:	bf0c      	ite	eq
 800a534:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800a538:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800a53c:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	071d      	lsls	r5, r3, #28
 800a542:	d516      	bpl.n	800a572 <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a544:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800a546:	4d6f      	ldr	r5, [pc, #444]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f000 8122 	beq.w	800a792 <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800a54e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a550:	f043 0301 	orr.w	r3, r3, #1
 800a554:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a556:	f7fc fbc3 	bl	8006ce0 <HAL_GetTick>
 800a55a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a55c:	e005      	b.n	800a56a <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a55e:	f7fc fbbf 	bl	8006ce0 <HAL_GetTick>
 800a562:	1b80      	subs	r0, r0, r6
 800a564:	2802      	cmp	r0, #2
 800a566:	f200 80fc 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a56a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a56c:	0798      	lsls	r0, r3, #30
 800a56e:	d5f6      	bpl.n	800a55e <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a570:	6823      	ldr	r3, [r4, #0]
 800a572:	069a      	lsls	r2, r3, #26
 800a574:	d516      	bpl.n	800a5a4 <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a576:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800a578:	4d62      	ldr	r5, [pc, #392]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	f000 811a 	beq.w	800a7b4 <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 800a580:	682b      	ldr	r3, [r5, #0]
 800a582:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a586:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800a588:	f7fc fbaa 	bl	8006ce0 <HAL_GetTick>
 800a58c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a58e:	e005      	b.n	800a59c <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a590:	f7fc fba6 	bl	8006ce0 <HAL_GetTick>
 800a594:	1b80      	subs	r0, r0, r6
 800a596:	2802      	cmp	r0, #2
 800a598:	f200 80e3 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a59c:	682b      	ldr	r3, [r5, #0]
 800a59e:	049f      	lsls	r7, r3, #18
 800a5a0:	d5f6      	bpl.n	800a590 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a5a2:	6823      	ldr	r3, [r4, #0]
 800a5a4:	0759      	lsls	r1, r3, #29
 800a5a6:	f100 80a3 	bmi.w	800a6f0 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a5aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a5ac:	b1d0      	cbz	r0, 800a5e4 <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a5ae:	4d55      	ldr	r5, [pc, #340]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a5b0:	692b      	ldr	r3, [r5, #16]
 800a5b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a5b6:	2b18      	cmp	r3, #24
 800a5b8:	f000 81ae 	beq.w	800a918 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 800a5bc:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a5be:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800a5c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5c4:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a5c6:	f000 8142 	beq.w	800a84e <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 800a5ca:	f7fc fb89 	bl	8006ce0 <HAL_GetTick>
 800a5ce:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5d0:	e005      	b.n	800a5de <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5d2:	f7fc fb85 	bl	8006ce0 <HAL_GetTick>
 800a5d6:	1b00      	subs	r0, r0, r4
 800a5d8:	2802      	cmp	r0, #2
 800a5da:	f200 80c2 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5de:	682b      	ldr	r3, [r5, #0]
 800a5e0:	019b      	lsls	r3, r3, #6
 800a5e2:	d4f6      	bmi.n	800a5d2 <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 800a5e4:	2000      	movs	r0, #0
}
 800a5e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5e8:	4a46      	ldr	r2, [pc, #280]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a5ea:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a5ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a5ee:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800a5f2:	d12d      	bne.n	800a650 <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5f4:	4b43      	ldr	r3, [pc, #268]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a5f6:	68e2      	ldr	r2, [r4, #12]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	0759      	lsls	r1, r3, #29
 800a5fc:	d501      	bpl.n	800a602 <HAL_RCC_OscConfig+0x1a2>
 800a5fe:	2a00      	cmp	r2, #0
 800a600:	d04e      	beq.n	800a6a0 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a602:	4d40      	ldr	r5, [pc, #256]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a604:	682b      	ldr	r3, [r5, #0]
 800a606:	f023 0319 	bic.w	r3, r3, #25
 800a60a:	4313      	orrs	r3, r2
 800a60c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a60e:	f7fc fb67 	bl	8006ce0 <HAL_GetTick>
 800a612:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a614:	e005      	b.n	800a622 <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a616:	f7fc fb63 	bl	8006ce0 <HAL_GetTick>
 800a61a:	1b80      	subs	r0, r0, r6
 800a61c:	2802      	cmp	r0, #2
 800a61e:	f200 80a0 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a622:	682b      	ldr	r3, [r5, #0]
 800a624:	075b      	lsls	r3, r3, #29
 800a626:	d5f6      	bpl.n	800a616 <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a628:	f7fc fb72 	bl	8006d10 <HAL_GetREVID>
 800a62c:	f241 0303 	movw	r3, #4099	; 0x1003
 800a630:	4298      	cmp	r0, r3
 800a632:	f200 80f7 	bhi.w	800a824 <HAL_RCC_OscConfig+0x3c4>
 800a636:	6922      	ldr	r2, [r4, #16]
 800a638:	686b      	ldr	r3, [r5, #4]
 800a63a:	2a40      	cmp	r2, #64	; 0x40
 800a63c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a640:	bf0c      	ite	eq
 800a642:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800a646:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800a64a:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a64c:	6823      	ldr	r3, [r4, #0]
 800a64e:	e741      	b.n	800a4d4 <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a650:	2b18      	cmp	r3, #24
 800a652:	f000 80e3 	beq.w	800a81c <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a656:	4d2b      	ldr	r5, [pc, #172]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a658:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a65a:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a65c:	2a00      	cmp	r2, #0
 800a65e:	f000 80cc 	beq.w	800a7fa <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a662:	f023 0319 	bic.w	r3, r3, #25
 800a666:	4313      	orrs	r3, r2
 800a668:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a66a:	f7fc fb39 	bl	8006ce0 <HAL_GetTick>
 800a66e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a670:	e004      	b.n	800a67c <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a672:	f7fc fb35 	bl	8006ce0 <HAL_GetTick>
 800a676:	1b80      	subs	r0, r0, r6
 800a678:	2802      	cmp	r0, #2
 800a67a:	d872      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a67c:	682b      	ldr	r3, [r5, #0]
 800a67e:	075f      	lsls	r7, r3, #29
 800a680:	d5f7      	bpl.n	800a672 <HAL_RCC_OscConfig+0x212>
 800a682:	e7d1      	b.n	800a628 <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a684:	f001 0103 	and.w	r1, r1, #3
 800a688:	2902      	cmp	r1, #2
 800a68a:	f47f aefc 	bne.w	800a486 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a68e:	4a1d      	ldr	r2, [pc, #116]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a690:	6812      	ldr	r2, [r2, #0]
 800a692:	0392      	lsls	r2, r2, #14
 800a694:	f57f af1b 	bpl.w	800a4ce <HAL_RCC_OscConfig+0x6e>
 800a698:	6862      	ldr	r2, [r4, #4]
 800a69a:	2a00      	cmp	r2, #0
 800a69c:	f47f af17 	bne.w	800a4ce <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800a6a0:	2001      	movs	r0, #1
}
 800a6a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a6a4:	f002 0203 	and.w	r2, r2, #3
 800a6a8:	2a01      	cmp	r2, #1
 800a6aa:	f47f af20 	bne.w	800a4ee <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a6ae:	4b15      	ldr	r3, [pc, #84]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	05da      	lsls	r2, r3, #23
 800a6b4:	d502      	bpl.n	800a6bc <HAL_RCC_OscConfig+0x25c>
 800a6b6:	69e3      	ldr	r3, [r4, #28]
 800a6b8:	2b80      	cmp	r3, #128	; 0x80
 800a6ba:	d1f1      	bne.n	800a6a0 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a6bc:	f7fc fb28 	bl	8006d10 <HAL_GetREVID>
 800a6c0:	f241 0303 	movw	r3, #4099	; 0x1003
 800a6c4:	4298      	cmp	r0, r3
 800a6c6:	f200 80b8 	bhi.w	800a83a <HAL_RCC_OscConfig+0x3da>
 800a6ca:	6a22      	ldr	r2, [r4, #32]
 800a6cc:	2a20      	cmp	r2, #32
 800a6ce:	f000 81a7 	beq.w	800aa20 <HAL_RCC_OscConfig+0x5c0>
 800a6d2:	490c      	ldr	r1, [pc, #48]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a6d4:	684b      	ldr	r3, [r1, #4]
 800a6d6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a6da:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800a6de:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a6e0:	6823      	ldr	r3, [r4, #0]
 800a6e2:	e72d      	b.n	800a540 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a6e4:	4a07      	ldr	r2, [pc, #28]	; (800a704 <HAL_RCC_OscConfig+0x2a4>)
 800a6e6:	6813      	ldr	r3, [r2, #0]
 800a6e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a6ec:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a6ee:	e6df      	b.n	800a4b0 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800a6f0:	4d05      	ldr	r5, [pc, #20]	; (800a708 <HAL_RCC_OscConfig+0x2a8>)
 800a6f2:	682b      	ldr	r3, [r5, #0]
 800a6f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6f8:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800a6fa:	f7fc faf1 	bl	8006ce0 <HAL_GetTick>
 800a6fe:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a700:	e009      	b.n	800a716 <HAL_RCC_OscConfig+0x2b6>
 800a702:	bf00      	nop
 800a704:	58024400 	.word	0x58024400
 800a708:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a70c:	f7fc fae8 	bl	8006ce0 <HAL_GetTick>
 800a710:	1b80      	subs	r0, r0, r6
 800a712:	2864      	cmp	r0, #100	; 0x64
 800a714:	d825      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a716:	682b      	ldr	r3, [r5, #0]
 800a718:	05da      	lsls	r2, r3, #23
 800a71a:	d5f7      	bpl.n	800a70c <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a71c:	68a3      	ldr	r3, [r4, #8]
 800a71e:	2b01      	cmp	r3, #1
 800a720:	f000 8178 	beq.w	800aa14 <HAL_RCC_OscConfig+0x5b4>
 800a724:	2b00      	cmp	r3, #0
 800a726:	f000 8153 	beq.w	800a9d0 <HAL_RCC_OscConfig+0x570>
 800a72a:	2b05      	cmp	r3, #5
 800a72c:	4ba5      	ldr	r3, [pc, #660]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
 800a72e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a730:	f000 817f 	beq.w	800aa32 <HAL_RCC_OscConfig+0x5d2>
 800a734:	f022 0201 	bic.w	r2, r2, #1
 800a738:	671a      	str	r2, [r3, #112]	; 0x70
 800a73a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a73c:	f022 0204 	bic.w	r2, r2, #4
 800a740:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a742:	f7fc facd 	bl	8006ce0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a746:	4e9f      	ldr	r6, [pc, #636]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a748:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800a74c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a74e:	e004      	b.n	800a75a <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a750:	f7fc fac6 	bl	8006ce0 <HAL_GetTick>
 800a754:	1b40      	subs	r0, r0, r5
 800a756:	42b8      	cmp	r0, r7
 800a758:	d803      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a75a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a75c:	079b      	lsls	r3, r3, #30
 800a75e:	d5f7      	bpl.n	800a750 <HAL_RCC_OscConfig+0x2f0>
 800a760:	e723      	b.n	800a5aa <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800a762:	2003      	movs	r0, #3
}
 800a764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a766:	4d97      	ldr	r5, [pc, #604]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
 800a768:	682b      	ldr	r3, [r5, #0]
 800a76a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a76e:	602b      	str	r3, [r5, #0]
 800a770:	682b      	ldr	r3, [r5, #0]
 800a772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a776:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a778:	f7fc fab2 	bl	8006ce0 <HAL_GetTick>
 800a77c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a77e:	e004      	b.n	800a78a <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a780:	f7fc faae 	bl	8006ce0 <HAL_GetTick>
 800a784:	1b80      	subs	r0, r0, r6
 800a786:	2864      	cmp	r0, #100	; 0x64
 800a788:	d8eb      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a78a:	682b      	ldr	r3, [r5, #0]
 800a78c:	039f      	lsls	r7, r3, #14
 800a78e:	d4f7      	bmi.n	800a780 <HAL_RCC_OscConfig+0x320>
 800a790:	e69c      	b.n	800a4cc <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800a792:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a794:	f023 0301 	bic.w	r3, r3, #1
 800a798:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a79a:	f7fc faa1 	bl	8006ce0 <HAL_GetTick>
 800a79e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a7a0:	e004      	b.n	800a7ac <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7a2:	f7fc fa9d 	bl	8006ce0 <HAL_GetTick>
 800a7a6:	1b80      	subs	r0, r0, r6
 800a7a8:	2802      	cmp	r0, #2
 800a7aa:	d8da      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a7ac:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a7ae:	0799      	lsls	r1, r3, #30
 800a7b0:	d4f7      	bmi.n	800a7a2 <HAL_RCC_OscConfig+0x342>
 800a7b2:	e6dd      	b.n	800a570 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 800a7b4:	682b      	ldr	r3, [r5, #0]
 800a7b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a7ba:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800a7bc:	f7fc fa90 	bl	8006ce0 <HAL_GetTick>
 800a7c0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a7c2:	e004      	b.n	800a7ce <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a7c4:	f7fc fa8c 	bl	8006ce0 <HAL_GetTick>
 800a7c8:	1b80      	subs	r0, r0, r6
 800a7ca:	2802      	cmp	r0, #2
 800a7cc:	d8c9      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a7ce:	682b      	ldr	r3, [r5, #0]
 800a7d0:	0498      	lsls	r0, r3, #18
 800a7d2:	d4f7      	bmi.n	800a7c4 <HAL_RCC_OscConfig+0x364>
 800a7d4:	e6e5      	b.n	800a5a2 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 800a7d6:	682b      	ldr	r3, [r5, #0]
 800a7d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a7dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a7de:	f7fc fa7f 	bl	8006ce0 <HAL_GetTick>
 800a7e2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a7e4:	e004      	b.n	800a7f0 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a7e6:	f7fc fa7b 	bl	8006ce0 <HAL_GetTick>
 800a7ea:	1b80      	subs	r0, r0, r6
 800a7ec:	2802      	cmp	r0, #2
 800a7ee:	d8b8      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a7f0:	682b      	ldr	r3, [r5, #0]
 800a7f2:	05df      	lsls	r7, r3, #23
 800a7f4:	d4f7      	bmi.n	800a7e6 <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7f6:	6823      	ldr	r3, [r4, #0]
 800a7f8:	e6a2      	b.n	800a540 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 800a7fa:	f023 0301 	bic.w	r3, r3, #1
 800a7fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a800:	f7fc fa6e 	bl	8006ce0 <HAL_GetTick>
 800a804:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a806:	e004      	b.n	800a812 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a808:	f7fc fa6a 	bl	8006ce0 <HAL_GetTick>
 800a80c:	1b80      	subs	r0, r0, r6
 800a80e:	2802      	cmp	r0, #2
 800a810:	d8a7      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a812:	682b      	ldr	r3, [r5, #0]
 800a814:	0758      	lsls	r0, r3, #29
 800a816:	d4f7      	bmi.n	800a808 <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a818:	6823      	ldr	r3, [r4, #0]
 800a81a:	e65b      	b.n	800a4d4 <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a81c:	0790      	lsls	r0, r2, #30
 800a81e:	f47f af1a 	bne.w	800a656 <HAL_RCC_OscConfig+0x1f6>
 800a822:	e6e7      	b.n	800a5f4 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a824:	686b      	ldr	r3, [r5, #4]
 800a826:	6922      	ldr	r2, [r4, #16]
 800a828:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a82c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a830:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	e64e      	b.n	800a4d4 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800a836:	2001      	movs	r0, #1
}
 800a838:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a83a:	4a62      	ldr	r2, [pc, #392]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
 800a83c:	6a21      	ldr	r1, [r4, #32]
 800a83e:	68d3      	ldr	r3, [r2, #12]
 800a840:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800a844:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a848:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a84a:	6823      	ldr	r3, [r4, #0]
 800a84c:	e678      	b.n	800a540 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800a84e:	f7fc fa47 	bl	8006ce0 <HAL_GetTick>
 800a852:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a854:	e004      	b.n	800a860 <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a856:	f7fc fa43 	bl	8006ce0 <HAL_GetTick>
 800a85a:	1b80      	subs	r0, r0, r6
 800a85c:	2802      	cmp	r0, #2
 800a85e:	d880      	bhi.n	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	0199      	lsls	r1, r3, #6
 800a864:	d4f7      	bmi.n	800a856 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a866:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800a868:	4b57      	ldr	r3, [pc, #348]	; (800a9c8 <HAL_RCC_OscConfig+0x568>)
 800a86a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a86c:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a86e:	4957      	ldr	r1, [pc, #348]	; (800a9cc <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a870:	4e54      	ldr	r6, [pc, #336]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a872:	4313      	orrs	r3, r2
 800a874:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a876:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800a87a:	62ab      	str	r3, [r5, #40]	; 0x28
 800a87c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 800a880:	3b01      	subs	r3, #1
 800a882:	3a01      	subs	r2, #1
 800a884:	025b      	lsls	r3, r3, #9
 800a886:	0412      	lsls	r2, r2, #16
 800a888:	b29b      	uxth	r3, r3
 800a88a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800a88e:	4313      	orrs	r3, r2
 800a890:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a892:	3a01      	subs	r2, #1
 800a894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a898:	4313      	orrs	r3, r2
 800a89a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a89c:	3a01      	subs	r2, #1
 800a89e:	0612      	lsls	r2, r2, #24
 800a8a0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800a8a8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8aa:	f023 0301 	bic.w	r3, r3, #1
 800a8ae:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a8b0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800a8b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a8b4:	4011      	ands	r1, r2
 800a8b6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800a8ba:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a8bc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8be:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a8c0:	f023 030c 	bic.w	r3, r3, #12
 800a8c4:	4313      	orrs	r3, r2
 800a8c6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a8c8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8ca:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a8cc:	f023 0302 	bic.w	r3, r3, #2
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a8d4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8da:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8dc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8e2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a8e4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8ea:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800a8ec:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a8ee:	f043 0301 	orr.w	r3, r3, #1
 800a8f2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800a8f4:	682b      	ldr	r3, [r5, #0]
 800a8f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a8fc:	f7fc f9f0 	bl	8006ce0 <HAL_GetTick>
 800a900:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a902:	e005      	b.n	800a910 <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a904:	f7fc f9ec 	bl	8006ce0 <HAL_GetTick>
 800a908:	1b00      	subs	r0, r0, r4
 800a90a:	2802      	cmp	r0, #2
 800a90c:	f63f af29 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a910:	6833      	ldr	r3, [r6, #0]
 800a912:	019a      	lsls	r2, r3, #6
 800a914:	d5f6      	bpl.n	800a904 <HAL_RCC_OscConfig+0x4a4>
 800a916:	e665      	b.n	800a5e4 <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a918:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a91a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a91c:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a91e:	f43f ae62 	beq.w	800a5e6 <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a922:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a926:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800a928:	428b      	cmp	r3, r1
 800a92a:	f47f aeb9 	bne.w	800a6a0 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a92e:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a932:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a934:	429a      	cmp	r2, r3
 800a936:	f47f aeb3 	bne.w	800a6a0 <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a93a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a93c:	f3c6 0208 	ubfx	r2, r6, #0, #9
 800a940:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a942:	429a      	cmp	r2, r3
 800a944:	f47f aeac 	bne.w	800a6a0 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a948:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a94a:	f3c6 2246 	ubfx	r2, r6, #9, #7
 800a94e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a950:	429a      	cmp	r2, r3
 800a952:	f47f aea5 	bne.w	800a6a0 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a956:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a958:	f3c6 4206 	ubfx	r2, r6, #16, #7
 800a95c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a95e:	429a      	cmp	r2, r3
 800a960:	f47f ae9e 	bne.w	800a6a0 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a964:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a966:	f3c6 6606 	ubfx	r6, r6, #24, #7
 800a96a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a96c:	429e      	cmp	r6, r3
 800a96e:	f47f ae97 	bne.w	800a6a0 <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a972:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a974:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a976:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a97a:	429a      	cmp	r2, r3
 800a97c:	f43f ae32 	beq.w	800a5e4 <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 800a980:	4a10      	ldr	r2, [pc, #64]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
 800a982:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800a984:	f023 0301 	bic.w	r3, r3, #1
 800a988:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 800a98a:	f7fc f9a9 	bl	8006ce0 <HAL_GetTick>
 800a98e:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a990:	f7fc f9a6 	bl	8006ce0 <HAL_GetTick>
 800a994:	42a8      	cmp	r0, r5
 800a996:	d0fb      	beq.n	800a990 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a998:	4a0a      	ldr	r2, [pc, #40]	; (800a9c4 <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 800a99a:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a99c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a99e:	4b0b      	ldr	r3, [pc, #44]	; (800a9cc <HAL_RCC_OscConfig+0x56c>)
 800a9a0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800a9a2:	4023      	ands	r3, r4
 800a9a4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a9a8:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800a9aa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800a9ac:	f043 0301 	orr.w	r3, r3, #1
 800a9b0:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800a9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a9b4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a9b8:	601a      	str	r2, [r3, #0]
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a9c0:	601a      	str	r2, [r3, #0]
 800a9c2:	e575      	b.n	800a4b0 <HAL_RCC_OscConfig+0x50>
 800a9c4:	58024400 	.word	0x58024400
 800a9c8:	fffffc0c 	.word	0xfffffc0c
 800a9cc:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a9d0:	4d1c      	ldr	r5, [pc, #112]	; (800aa44 <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9d2:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a9d6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800a9d8:	f023 0301 	bic.w	r3, r3, #1
 800a9dc:	672b      	str	r3, [r5, #112]	; 0x70
 800a9de:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800a9e0:	f023 0304 	bic.w	r3, r3, #4
 800a9e4:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a9e6:	f7fc f97b 	bl	8006ce0 <HAL_GetTick>
 800a9ea:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a9ec:	e005      	b.n	800a9fa <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9ee:	f7fc f977 	bl	8006ce0 <HAL_GetTick>
 800a9f2:	1b80      	subs	r0, r0, r6
 800a9f4:	42b8      	cmp	r0, r7
 800a9f6:	f63f aeb4 	bhi.w	800a762 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a9fa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800a9fc:	0798      	lsls	r0, r3, #30
 800a9fe:	d4f6      	bmi.n	800a9ee <HAL_RCC_OscConfig+0x58e>
 800aa00:	e5d3      	b.n	800a5aa <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa02:	68eb      	ldr	r3, [r5, #12]
 800aa04:	6a22      	ldr	r2, [r4, #32]
 800aa06:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800aa0a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800aa0e:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa10:	6823      	ldr	r3, [r4, #0]
 800aa12:	e595      	b.n	800a540 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa14:	4a0b      	ldr	r2, [pc, #44]	; (800aa44 <HAL_RCC_OscConfig+0x5e4>)
 800aa16:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800aa18:	f043 0301 	orr.w	r3, r3, #1
 800aa1c:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aa1e:	e690      	b.n	800a742 <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa20:	4a08      	ldr	r2, [pc, #32]	; (800aa44 <HAL_RCC_OscConfig+0x5e4>)
 800aa22:	6853      	ldr	r3, [r2, #4]
 800aa24:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800aa28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa2c:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa2e:	6823      	ldr	r3, [r4, #0]
 800aa30:	e586      	b.n	800a540 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa32:	f042 0204 	orr.w	r2, r2, #4
 800aa36:	671a      	str	r2, [r3, #112]	; 0x70
 800aa38:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800aa3a:	f042 0201 	orr.w	r2, r2, #1
 800aa3e:	671a      	str	r2, [r3, #112]	; 0x70
 800aa40:	e67f      	b.n	800a742 <HAL_RCC_OscConfig+0x2e2>
 800aa42:	bf00      	nop
 800aa44:	58024400 	.word	0x58024400

0800aa48 <HAL_RCC_MCOConfig>:
{
 800aa48:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800aa4a:	4e25      	ldr	r6, [pc, #148]	; (800aae0 <HAL_RCC_MCOConfig+0x98>)
{
 800aa4c:	b088      	sub	sp, #32
 800aa4e:	460d      	mov	r5, r1
 800aa50:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 800aa52:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if (RCC_MCOx == RCC_MCO1)
 800aa56:	b9f8      	cbnz	r0, 800aa98 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 800aa58:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800aa5c:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800aa60:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 800aa62:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800aa66:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800aa6a:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800aa6c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800aa70:	481c      	ldr	r0, [pc, #112]	; (800aae4 <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 800aa72:	9300      	str	r3, [sp, #0]
 800aa74:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800aa76:	2302      	movs	r3, #2
 800aa78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	2303      	movs	r3, #3
 800aa80:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800aa84:	f7ff f9ca 	bl	8009e1c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800aa88:	6932      	ldr	r2, [r6, #16]
 800aa8a:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 800aa8e:	432a      	orrs	r2, r5
 800aa90:	4322      	orrs	r2, r4
 800aa92:	6132      	str	r2, [r6, #16]
}
 800aa94:	b008      	add	sp, #32
 800aa96:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800aa98:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800aa9c:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800aaa0:	4811      	ldr	r0, [pc, #68]	; (800aae8 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 800aaa2:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800aaa6:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800aaaa:	f003 0304 	and.w	r3, r3, #4
 800aaae:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800aab0:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 800aab2:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800aab4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 800aab6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aaba:	2200      	movs	r2, #0
 800aabc:	2303      	movs	r3, #3
 800aabe:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800aac2:	2300      	movs	r3, #0
 800aac4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800aac6:	f7ff f9a9 	bl	8009e1c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800aaca:	6933      	ldr	r3, [r6, #16]
 800aacc:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800aad0:	ea43 0105 	orr.w	r1, r3, r5
 800aad4:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800aad8:	6131      	str	r1, [r6, #16]
}
 800aada:	b008      	add	sp, #32
 800aadc:	bd70      	pop	{r4, r5, r6, pc}
 800aade:	bf00      	nop
 800aae0:	58024400 	.word	0x58024400
 800aae4:	58020000 	.word	0x58020000
 800aae8:	58020800 	.word	0x58020800

0800aaec <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aaec:	4a47      	ldr	r2, [pc, #284]	; (800ac0c <HAL_RCC_GetSysClockFreq+0x120>)
 800aaee:	6913      	ldr	r3, [r2, #16]
 800aaf0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aaf4:	2b10      	cmp	r3, #16
 800aaf6:	d004      	beq.n	800ab02 <HAL_RCC_GetSysClockFreq+0x16>
 800aaf8:	2b18      	cmp	r3, #24
 800aafa:	d00d      	beq.n	800ab18 <HAL_RCC_GetSysClockFreq+0x2c>
 800aafc:	b11b      	cbz	r3, 800ab06 <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800aafe:	4844      	ldr	r0, [pc, #272]	; (800ac10 <HAL_RCC_GetSysClockFreq+0x124>)
 800ab00:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ab02:	4844      	ldr	r0, [pc, #272]	; (800ac14 <HAL_RCC_GetSysClockFreq+0x128>)
 800ab04:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab06:	6813      	ldr	r3, [r2, #0]
 800ab08:	0699      	lsls	r1, r3, #26
 800ab0a:	d54a      	bpl.n	800aba2 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab0c:	6813      	ldr	r3, [r2, #0]
 800ab0e:	4842      	ldr	r0, [pc, #264]	; (800ac18 <HAL_RCC_GetSysClockFreq+0x12c>)
 800ab10:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ab14:	40d8      	lsrs	r0, r3
 800ab16:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ab18:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800ab1a:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ab1c:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ab1e:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 800ab20:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ab24:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ab26:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800ab2a:	d038      	beq.n	800ab9e <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ab2c:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ab30:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ab34:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ab38:	fb05 f101 	mul.w	r1, r5, r1
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	ee07 1a90 	vmov	s15, r1
 800ab42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800ab46:	d002      	beq.n	800ab4e <HAL_RCC_GetSysClockFreq+0x62>
 800ab48:	2b02      	cmp	r3, #2
 800ab4a:	d02c      	beq.n	800aba6 <HAL_RCC_GetSysClockFreq+0xba>
 800ab4c:	b393      	cbz	r3, 800abb4 <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab4e:	ee07 0a90 	vmov	s15, r0
 800ab52:	eddf 6a32 	vldr	s13, [pc, #200]	; 800ac1c <HAL_RCC_GetSysClockFreq+0x130>
 800ab56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab5a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ab5c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ab60:	eddf 5a2f 	vldr	s11, [pc, #188]	; 800ac20 <HAL_RCC_GetSysClockFreq+0x134>
 800ab64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab68:	ee06 3a90 	vmov	s13, r3
 800ab6c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800ab70:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ab74:	ee76 6a85 	vadd.f32	s13, s13, s10
 800ab78:	eee7 6a25 	vfma.f32	s13, s14, s11
 800ab7c:	ee66 6a26 	vmul.f32	s13, s12, s13
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ab80:	4b22      	ldr	r3, [pc, #136]	; (800ac0c <HAL_RCC_GetSysClockFreq+0x120>)
 800ab82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab84:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ab88:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ab8a:	ee07 3a90 	vmov	s15, r3
 800ab8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab9a:	ee17 0a90 	vmov	r0, s15
}
 800ab9e:	bc30      	pop	{r4, r5}
 800aba0:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aba2:	481d      	ldr	r0, [pc, #116]	; (800ac18 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 800aba4:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aba6:	ee07 0a90 	vmov	s15, r0
 800abaa:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800ac24 <HAL_RCC_GetSysClockFreq+0x138>
 800abae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800abb2:	e7d2      	b.n	800ab5a <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abb4:	6813      	ldr	r3, [r2, #0]
 800abb6:	069b      	lsls	r3, r3, #26
 800abb8:	d520      	bpl.n	800abfc <HAL_RCC_GetSysClockFreq+0x110>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abba:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abbc:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abc0:	4915      	ldr	r1, [pc, #84]	; (800ac18 <HAL_RCC_GetSysClockFreq+0x12c>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abc2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800abc6:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abc8:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800abd0:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800ac20 <HAL_RCC_GetSysClockFreq+0x134>
 800abd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abd8:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abda:	ee06 3a90 	vmov	s13, r3
 800abde:	ee05 1a90 	vmov	s11, r1
 800abe2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800abe6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800abea:	ee76 6a86 	vadd.f32	s13, s13, s12
 800abee:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800abf2:	eee7 6a05 	vfma.f32	s13, s14, s10
 800abf6:	ee66 6a26 	vmul.f32	s13, s12, s13
 800abfa:	e7c1      	b.n	800ab80 <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abfc:	ee07 0a90 	vmov	s15, r0
 800ac00:	eddf 6a09 	vldr	s13, [pc, #36]	; 800ac28 <HAL_RCC_GetSysClockFreq+0x13c>
 800ac04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac08:	e7a7      	b.n	800ab5a <HAL_RCC_GetSysClockFreq+0x6e>
 800ac0a:	bf00      	nop
 800ac0c:	58024400 	.word	0x58024400
 800ac10:	003d0900 	.word	0x003d0900
 800ac14:	017d7840 	.word	0x017d7840
 800ac18:	03d09000 	.word	0x03d09000
 800ac1c:	4a742400 	.word	0x4a742400
 800ac20:	39000000 	.word	0x39000000
 800ac24:	4bbebc20 	.word	0x4bbebc20
 800ac28:	4c742400 	.word	0x4c742400

0800ac2c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	f000 810c 	beq.w	800ae4a <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ac32:	4a8c      	ldr	r2, [pc, #560]	; (800ae64 <HAL_RCC_ClockConfig+0x238>)
 800ac34:	6813      	ldr	r3, [r2, #0]
 800ac36:	f003 030f 	and.w	r3, r3, #15
 800ac3a:	428b      	cmp	r3, r1
{
 800ac3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac40:	4604      	mov	r4, r0
 800ac42:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ac44:	d20c      	bcs.n	800ac60 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac46:	6813      	ldr	r3, [r2, #0]
 800ac48:	f023 030f 	bic.w	r3, r3, #15
 800ac4c:	430b      	orrs	r3, r1
 800ac4e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac50:	6813      	ldr	r3, [r2, #0]
 800ac52:	f003 030f 	and.w	r3, r3, #15
 800ac56:	428b      	cmp	r3, r1
 800ac58:	d002      	beq.n	800ac60 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800ac5a:	2001      	movs	r0, #1
}
 800ac5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ac60:	6823      	ldr	r3, [r4, #0]
 800ac62:	075f      	lsls	r7, r3, #29
 800ac64:	d50b      	bpl.n	800ac7e <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ac66:	4980      	ldr	r1, [pc, #512]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800ac68:	6920      	ldr	r0, [r4, #16]
 800ac6a:	698a      	ldr	r2, [r1, #24]
 800ac6c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ac70:	4290      	cmp	r0, r2
 800ac72:	d904      	bls.n	800ac7e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ac74:	698a      	ldr	r2, [r1, #24]
 800ac76:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ac7a:	4302      	orrs	r2, r0
 800ac7c:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac7e:	071e      	lsls	r6, r3, #28
 800ac80:	d50b      	bpl.n	800ac9a <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ac82:	4979      	ldr	r1, [pc, #484]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800ac84:	6960      	ldr	r0, [r4, #20]
 800ac86:	69ca      	ldr	r2, [r1, #28]
 800ac88:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ac8c:	4290      	cmp	r0, r2
 800ac8e:	d904      	bls.n	800ac9a <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ac90:	69ca      	ldr	r2, [r1, #28]
 800ac92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ac96:	4302      	orrs	r2, r0
 800ac98:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac9a:	06d8      	lsls	r0, r3, #27
 800ac9c:	d50b      	bpl.n	800acb6 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ac9e:	4972      	ldr	r1, [pc, #456]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800aca0:	69a0      	ldr	r0, [r4, #24]
 800aca2:	69ca      	ldr	r2, [r1, #28]
 800aca4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800aca8:	4290      	cmp	r0, r2
 800acaa:	d904      	bls.n	800acb6 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800acac:	69ca      	ldr	r2, [r1, #28]
 800acae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800acb2:	4302      	orrs	r2, r0
 800acb4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800acb6:	0699      	lsls	r1, r3, #26
 800acb8:	d50b      	bpl.n	800acd2 <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800acba:	496b      	ldr	r1, [pc, #428]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800acbc:	69e0      	ldr	r0, [r4, #28]
 800acbe:	6a0a      	ldr	r2, [r1, #32]
 800acc0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800acc4:	4290      	cmp	r0, r2
 800acc6:	d904      	bls.n	800acd2 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800acc8:	6a0a      	ldr	r2, [r1, #32]
 800acca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800acce:	4302      	orrs	r2, r0
 800acd0:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800acd2:	079a      	lsls	r2, r3, #30
 800acd4:	f140 80ab 	bpl.w	800ae2e <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800acd8:	4863      	ldr	r0, [pc, #396]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800acda:	68e1      	ldr	r1, [r4, #12]
 800acdc:	6982      	ldr	r2, [r0, #24]
 800acde:	f002 020f 	and.w	r2, r2, #15
 800ace2:	4291      	cmp	r1, r2
 800ace4:	d904      	bls.n	800acf0 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ace6:	6982      	ldr	r2, [r0, #24]
 800ace8:	f022 020f 	bic.w	r2, r2, #15
 800acec:	430a      	orrs	r2, r1
 800acee:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800acf0:	07d8      	lsls	r0, r3, #31
 800acf2:	d530      	bpl.n	800ad56 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800acf4:	4a5c      	ldr	r2, [pc, #368]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800acf6:	68a1      	ldr	r1, [r4, #8]
 800acf8:	6993      	ldr	r3, [r2, #24]
 800acfa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800acfe:	430b      	orrs	r3, r1
 800ad00:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad02:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ad04:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad06:	2902      	cmp	r1, #2
 800ad08:	f000 80a1 	beq.w	800ae4e <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ad0c:	2903      	cmp	r1, #3
 800ad0e:	f000 8098 	beq.w	800ae42 <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ad12:	2901      	cmp	r1, #1
 800ad14:	f000 80a1 	beq.w	800ae5a <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ad18:	0758      	lsls	r0, r3, #29
 800ad1a:	d59e      	bpl.n	800ac5a <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ad1c:	4e52      	ldr	r6, [pc, #328]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad1e:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ad22:	6933      	ldr	r3, [r6, #16]
 800ad24:	f023 0307 	bic.w	r3, r3, #7
 800ad28:	430b      	orrs	r3, r1
 800ad2a:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800ad2c:	f7fb ffd8 	bl	8006ce0 <HAL_GetTick>
 800ad30:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad32:	e005      	b.n	800ad40 <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad34:	f7fb ffd4 	bl	8006ce0 <HAL_GetTick>
 800ad38:	1bc0      	subs	r0, r0, r7
 800ad3a:	4540      	cmp	r0, r8
 800ad3c:	f200 808b 	bhi.w	800ae56 <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad40:	6933      	ldr	r3, [r6, #16]
 800ad42:	6862      	ldr	r2, [r4, #4]
 800ad44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ad48:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800ad4c:	d1f2      	bne.n	800ad34 <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	0799      	lsls	r1, r3, #30
 800ad52:	d506      	bpl.n	800ad62 <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ad54:	68e1      	ldr	r1, [r4, #12]
 800ad56:	4844      	ldr	r0, [pc, #272]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800ad58:	6982      	ldr	r2, [r0, #24]
 800ad5a:	f002 020f 	and.w	r2, r2, #15
 800ad5e:	428a      	cmp	r2, r1
 800ad60:	d869      	bhi.n	800ae36 <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ad62:	4940      	ldr	r1, [pc, #256]	; (800ae64 <HAL_RCC_ClockConfig+0x238>)
 800ad64:	680a      	ldr	r2, [r1, #0]
 800ad66:	f002 020f 	and.w	r2, r2, #15
 800ad6a:	42aa      	cmp	r2, r5
 800ad6c:	d90a      	bls.n	800ad84 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad6e:	680a      	ldr	r2, [r1, #0]
 800ad70:	f022 020f 	bic.w	r2, r2, #15
 800ad74:	432a      	orrs	r2, r5
 800ad76:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad78:	680a      	ldr	r2, [r1, #0]
 800ad7a:	f002 020f 	and.w	r2, r2, #15
 800ad7e:	42aa      	cmp	r2, r5
 800ad80:	f47f af6b 	bne.w	800ac5a <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ad84:	075a      	lsls	r2, r3, #29
 800ad86:	d50b      	bpl.n	800ada0 <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ad88:	4937      	ldr	r1, [pc, #220]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800ad8a:	6920      	ldr	r0, [r4, #16]
 800ad8c:	698a      	ldr	r2, [r1, #24]
 800ad8e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ad92:	4290      	cmp	r0, r2
 800ad94:	d204      	bcs.n	800ada0 <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ad96:	698a      	ldr	r2, [r1, #24]
 800ad98:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ad9c:	4302      	orrs	r2, r0
 800ad9e:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ada0:	071f      	lsls	r7, r3, #28
 800ada2:	d50b      	bpl.n	800adbc <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ada4:	4930      	ldr	r1, [pc, #192]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800ada6:	6960      	ldr	r0, [r4, #20]
 800ada8:	69ca      	ldr	r2, [r1, #28]
 800adaa:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800adae:	4290      	cmp	r0, r2
 800adb0:	d204      	bcs.n	800adbc <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800adb2:	69ca      	ldr	r2, [r1, #28]
 800adb4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800adb8:	4302      	orrs	r2, r0
 800adba:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adbc:	06de      	lsls	r6, r3, #27
 800adbe:	d50b      	bpl.n	800add8 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800adc0:	4929      	ldr	r1, [pc, #164]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800adc2:	69a0      	ldr	r0, [r4, #24]
 800adc4:	69ca      	ldr	r2, [r1, #28]
 800adc6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800adca:	4290      	cmp	r0, r2
 800adcc:	d204      	bcs.n	800add8 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800adce:	69ca      	ldr	r2, [r1, #28]
 800add0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800add4:	4302      	orrs	r2, r0
 800add6:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800add8:	069d      	lsls	r5, r3, #26
 800adda:	d50b      	bpl.n	800adf4 <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800addc:	4a22      	ldr	r2, [pc, #136]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800adde:	69e1      	ldr	r1, [r4, #28]
 800ade0:	6a13      	ldr	r3, [r2, #32]
 800ade2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ade6:	4299      	cmp	r1, r3
 800ade8:	d204      	bcs.n	800adf4 <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800adea:	6a13      	ldr	r3, [r2, #32]
 800adec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adf0:	430b      	orrs	r3, r1
 800adf2:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800adf4:	f7ff fe7a 	bl	800aaec <HAL_RCC_GetSysClockFreq>
 800adf8:	4a1b      	ldr	r2, [pc, #108]	; (800ae68 <HAL_RCC_ClockConfig+0x23c>)
 800adfa:	4603      	mov	r3, r0
 800adfc:	481b      	ldr	r0, [pc, #108]	; (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800adfe:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae00:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ae02:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800ae06:	4d1a      	ldr	r5, [pc, #104]	; (800ae70 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae08:	f002 020f 	and.w	r2, r2, #15
 800ae0c:	4c19      	ldr	r4, [pc, #100]	; (800ae74 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ae0e:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae10:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ae12:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800ae16:	4818      	ldr	r0, [pc, #96]	; (800ae78 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae18:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ae1c:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800ae1e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800ae20:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae22:	40d3      	lsrs	r3, r2
 800ae24:	6023      	str	r3, [r4, #0]
}
 800ae26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800ae2a:	f7fb bef7 	b.w	8006c1c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae2e:	07da      	lsls	r2, r3, #31
 800ae30:	f53f af60 	bmi.w	800acf4 <HAL_RCC_ClockConfig+0xc8>
 800ae34:	e795      	b.n	800ad62 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae36:	6982      	ldr	r2, [r0, #24]
 800ae38:	f022 020f 	bic.w	r2, r2, #15
 800ae3c:	4311      	orrs	r1, r2
 800ae3e:	6181      	str	r1, [r0, #24]
 800ae40:	e78f      	b.n	800ad62 <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae42:	019f      	lsls	r7, r3, #6
 800ae44:	f53f af6a 	bmi.w	800ad1c <HAL_RCC_ClockConfig+0xf0>
 800ae48:	e707      	b.n	800ac5a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800ae4a:	2001      	movs	r0, #1
}
 800ae4c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ae4e:	039b      	lsls	r3, r3, #14
 800ae50:	f53f af64 	bmi.w	800ad1c <HAL_RCC_ClockConfig+0xf0>
 800ae54:	e701      	b.n	800ac5a <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800ae56:	2003      	movs	r0, #3
 800ae58:	e700      	b.n	800ac5c <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ae5a:	05de      	lsls	r6, r3, #23
 800ae5c:	f53f af5e 	bmi.w	800ad1c <HAL_RCC_ClockConfig+0xf0>
 800ae60:	e6fb      	b.n	800ac5a <HAL_RCC_ClockConfig+0x2e>
 800ae62:	bf00      	nop
 800ae64:	52002000 	.word	0x52002000
 800ae68:	58024400 	.word	0x58024400
 800ae6c:	0801ce30 	.word	0x0801ce30
 800ae70:	24000314 	.word	0x24000314
 800ae74:	24000318 	.word	0x24000318
 800ae78:	2400033c 	.word	0x2400033c

0800ae7c <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ae7c:	4a18      	ldr	r2, [pc, #96]	; (800aee0 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae7e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ae80:	6913      	ldr	r3, [r2, #16]
 800ae82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ae86:	2b10      	cmp	r3, #16
 800ae88:	d01a      	beq.n	800aec0 <HAL_RCC_GetHCLKFreq+0x44>
 800ae8a:	2b18      	cmp	r3, #24
 800ae8c:	d023      	beq.n	800aed6 <HAL_RCC_GetHCLKFreq+0x5a>
 800ae8e:	b1cb      	cbz	r3, 800aec4 <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 800ae90:	4814      	ldr	r0, [pc, #80]	; (800aee4 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ae92:	4b13      	ldr	r3, [pc, #76]	; (800aee0 <HAL_RCC_GetHCLKFreq+0x64>)
 800ae94:	4914      	ldr	r1, [pc, #80]	; (800aee8 <HAL_RCC_GetHCLKFreq+0x6c>)
 800ae96:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae98:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ae9a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae9e:	4c13      	ldr	r4, [pc, #76]	; (800aeec <HAL_RCC_GetHCLKFreq+0x70>)
 800aea0:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800aea4:	4d12      	ldr	r5, [pc, #72]	; (800aef0 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800aea6:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aea8:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800aeaa:	f002 021f 	and.w	r2, r2, #31
 800aeae:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aeb2:	f003 001f 	and.w	r0, r3, #31
 800aeb6:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800aeba:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aebc:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800aebe:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aec0:	480c      	ldr	r0, [pc, #48]	; (800aef4 <HAL_RCC_GetHCLKFreq+0x78>)
 800aec2:	e7e6      	b.n	800ae92 <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aec4:	6813      	ldr	r3, [r2, #0]
 800aec6:	069b      	lsls	r3, r3, #26
 800aec8:	d508      	bpl.n	800aedc <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aeca:	6812      	ldr	r2, [r2, #0]
 800aecc:	480a      	ldr	r0, [pc, #40]	; (800aef8 <HAL_RCC_GetHCLKFreq+0x7c>)
 800aece:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800aed2:	40d0      	lsrs	r0, r2
 800aed4:	e7dd      	b.n	800ae92 <HAL_RCC_GetHCLKFreq+0x16>
 800aed6:	f7ff fa3f 	bl	800a358 <HAL_RCC_GetSysClockFreq.part.0>
 800aeda:	e7da      	b.n	800ae92 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aedc:	4806      	ldr	r0, [pc, #24]	; (800aef8 <HAL_RCC_GetHCLKFreq+0x7c>)
 800aede:	e7d8      	b.n	800ae92 <HAL_RCC_GetHCLKFreq+0x16>
 800aee0:	58024400 	.word	0x58024400
 800aee4:	003d0900 	.word	0x003d0900
 800aee8:	0801ce30 	.word	0x0801ce30
 800aeec:	24000318 	.word	0x24000318
 800aef0:	24000314 	.word	0x24000314
 800aef4:	017d7840 	.word	0x017d7840
 800aef8:	03d09000 	.word	0x03d09000

0800aefc <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aefc:	4a1c      	ldr	r2, [pc, #112]	; (800af70 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aefe:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af00:	6913      	ldr	r3, [r2, #16]
 800af02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800af06:	2b10      	cmp	r3, #16
 800af08:	d021      	beq.n	800af4e <HAL_RCC_GetPCLK1Freq+0x52>
 800af0a:	2b18      	cmp	r3, #24
 800af0c:	d02b      	beq.n	800af66 <HAL_RCC_GetPCLK1Freq+0x6a>
 800af0e:	b303      	cbz	r3, 800af52 <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800af10:	4818      	ldr	r0, [pc, #96]	; (800af74 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af12:	4a17      	ldr	r2, [pc, #92]	; (800af70 <HAL_RCC_GetPCLK1Freq+0x74>)
 800af14:	4918      	ldr	r1, [pc, #96]	; (800af78 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800af16:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800af18:	4d18      	ldr	r5, [pc, #96]	; (800af7c <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af1a:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af1e:	4c18      	ldr	r4, [pc, #96]	; (800af80 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af20:	5ccb      	ldrb	r3, [r1, r3]
 800af22:	f003 031f 	and.w	r3, r3, #31
 800af26:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af2a:	6990      	ldr	r0, [r2, #24]
 800af2c:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800af30:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af32:	5c08      	ldrb	r0, [r1, r0]
 800af34:	f000 001f 	and.w	r0, r0, #31
 800af38:	40c3      	lsrs	r3, r0
 800af3a:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800af3c:	69d2      	ldr	r2, [r2, #28]
 800af3e:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800af42:	5c88      	ldrb	r0, [r1, r2]
 800af44:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800af48:	fa23 f000 	lsr.w	r0, r3, r0
 800af4c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af4e:	480d      	ldr	r0, [pc, #52]	; (800af84 <HAL_RCC_GetPCLK1Freq+0x88>)
 800af50:	e7df      	b.n	800af12 <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af52:	6813      	ldr	r3, [r2, #0]
 800af54:	069b      	lsls	r3, r3, #26
 800af56:	d509      	bpl.n	800af6c <HAL_RCC_GetPCLK1Freq+0x70>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af58:	6810      	ldr	r0, [r2, #0]
 800af5a:	4b0b      	ldr	r3, [pc, #44]	; (800af88 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800af5c:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800af60:	fa23 f000 	lsr.w	r0, r3, r0
 800af64:	e7d5      	b.n	800af12 <HAL_RCC_GetPCLK1Freq+0x16>
 800af66:	f7ff f9f7 	bl	800a358 <HAL_RCC_GetSysClockFreq.part.0>
 800af6a:	e7d2      	b.n	800af12 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800af6c:	4806      	ldr	r0, [pc, #24]	; (800af88 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800af6e:	e7d0      	b.n	800af12 <HAL_RCC_GetPCLK1Freq+0x16>
 800af70:	58024400 	.word	0x58024400
 800af74:	003d0900 	.word	0x003d0900
 800af78:	0801ce30 	.word	0x0801ce30
 800af7c:	24000314 	.word	0x24000314
 800af80:	24000318 	.word	0x24000318
 800af84:	017d7840 	.word	0x017d7840
 800af88:	03d09000 	.word	0x03d09000

0800af8c <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af8c:	4a1c      	ldr	r2, [pc, #112]	; (800b000 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800af8e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af90:	6913      	ldr	r3, [r2, #16]
 800af92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800af96:	2b10      	cmp	r3, #16
 800af98:	d021      	beq.n	800afde <HAL_RCC_GetPCLK2Freq+0x52>
 800af9a:	2b18      	cmp	r3, #24
 800af9c:	d02b      	beq.n	800aff6 <HAL_RCC_GetPCLK2Freq+0x6a>
 800af9e:	b303      	cbz	r3, 800afe2 <HAL_RCC_GetPCLK2Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800afa0:	4818      	ldr	r0, [pc, #96]	; (800b004 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800afa2:	4a17      	ldr	r2, [pc, #92]	; (800b000 <HAL_RCC_GetPCLK2Freq+0x74>)
 800afa4:	4918      	ldr	r1, [pc, #96]	; (800b008 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800afa6:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800afa8:	4d18      	ldr	r5, [pc, #96]	; (800b00c <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800afaa:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800afae:	4c18      	ldr	r4, [pc, #96]	; (800b010 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800afb0:	5ccb      	ldrb	r3, [r1, r3]
 800afb2:	f003 031f 	and.w	r3, r3, #31
 800afb6:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800afba:	6990      	ldr	r0, [r2, #24]
 800afbc:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800afc0:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800afc2:	5c08      	ldrb	r0, [r1, r0]
 800afc4:	f000 001f 	and.w	r0, r0, #31
 800afc8:	40c3      	lsrs	r3, r0
 800afca:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800afcc:	69d2      	ldr	r2, [r2, #28]
 800afce:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800afd2:	5c88      	ldrb	r0, [r1, r2]
 800afd4:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800afd8:	fa23 f000 	lsr.w	r0, r3, r0
 800afdc:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800afde:	480d      	ldr	r0, [pc, #52]	; (800b014 <HAL_RCC_GetPCLK2Freq+0x88>)
 800afe0:	e7df      	b.n	800afa2 <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800afe2:	6813      	ldr	r3, [r2, #0]
 800afe4:	069b      	lsls	r3, r3, #26
 800afe6:	d509      	bpl.n	800affc <HAL_RCC_GetPCLK2Freq+0x70>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afe8:	6810      	ldr	r0, [r2, #0]
 800afea:	4b0b      	ldr	r3, [pc, #44]	; (800b018 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800afec:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800aff0:	fa23 f000 	lsr.w	r0, r3, r0
 800aff4:	e7d5      	b.n	800afa2 <HAL_RCC_GetPCLK2Freq+0x16>
 800aff6:	f7ff f9af 	bl	800a358 <HAL_RCC_GetSysClockFreq.part.0>
 800affa:	e7d2      	b.n	800afa2 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800affc:	4806      	ldr	r0, [pc, #24]	; (800b018 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800affe:	e7d0      	b.n	800afa2 <HAL_RCC_GetPCLK2Freq+0x16>
 800b000:	58024400 	.word	0x58024400
 800b004:	003d0900 	.word	0x003d0900
 800b008:	0801ce30 	.word	0x0801ce30
 800b00c:	24000314 	.word	0x24000314
 800b010:	24000318 	.word	0x24000318
 800b014:	017d7840 	.word	0x017d7840
 800b018:	03d09000 	.word	0x03d09000

0800b01c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b01e:	4c3a      	ldr	r4, [pc, #232]	; (800b108 <RCCEx_PLL2_Config+0xec>)
 800b020:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b022:	f003 0303 	and.w	r3, r3, #3
 800b026:	2b03      	cmp	r3, #3
 800b028:	d067      	beq.n	800b0fa <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b02a:	6823      	ldr	r3, [r4, #0]
 800b02c:	4606      	mov	r6, r0
 800b02e:	460f      	mov	r7, r1
 800b030:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b034:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b036:	f7fb fe53 	bl	8006ce0 <HAL_GetTick>
 800b03a:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b03c:	e004      	b.n	800b048 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b03e:	f7fb fe4f 	bl	8006ce0 <HAL_GetTick>
 800b042:	1b43      	subs	r3, r0, r5
 800b044:	2b02      	cmp	r3, #2
 800b046:	d856      	bhi.n	800b0f6 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	011a      	lsls	r2, r3, #4
 800b04c:	d4f7      	bmi.n	800b03e <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b04e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b050:	6832      	ldr	r2, [r6, #0]
 800b052:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b056:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800b05a:	62a3      	str	r3, [r4, #40]	; 0x28
 800b05c:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800b060:	3b01      	subs	r3, #1
 800b062:	3a01      	subs	r2, #1
 800b064:	025b      	lsls	r3, r3, #9
 800b066:	0412      	lsls	r2, r2, #16
 800b068:	b29b      	uxth	r3, r3
 800b06a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b06e:	4313      	orrs	r3, r2
 800b070:	6872      	ldr	r2, [r6, #4]
 800b072:	3a01      	subs	r2, #1
 800b074:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b078:	4313      	orrs	r3, r2
 800b07a:	6932      	ldr	r2, [r6, #16]
 800b07c:	3a01      	subs	r2, #1
 800b07e:	0612      	lsls	r2, r2, #24
 800b080:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b084:	4313      	orrs	r3, r2
 800b086:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b088:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b08a:	6972      	ldr	r2, [r6, #20]
 800b08c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b090:	4313      	orrs	r3, r2
 800b092:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b094:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b096:	69b3      	ldr	r3, [r6, #24]
 800b098:	f022 0220 	bic.w	r2, r2, #32
 800b09c:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b09e:	4b1b      	ldr	r3, [pc, #108]	; (800b10c <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b0a0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b0a2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b0a4:	f022 0210 	bic.w	r2, r2, #16
 800b0a8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b0aa:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b0ac:	69f2      	ldr	r2, [r6, #28]
 800b0ae:	400b      	ands	r3, r1
 800b0b0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b0b4:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b0b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b0b8:	f043 0310 	orr.w	r3, r3, #16
 800b0bc:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b0be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800b0c0:	b1ef      	cbz	r7, 800b0fe <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b0c2:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b0c4:	bf0c      	ite	eq
 800b0c6:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b0ca:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800b0ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b0d0:	4c0d      	ldr	r4, [pc, #52]	; (800b108 <RCCEx_PLL2_Config+0xec>)
 800b0d2:	6823      	ldr	r3, [r4, #0]
 800b0d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b0d8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0da:	f7fb fe01 	bl	8006ce0 <HAL_GetTick>
 800b0de:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b0e0:	e004      	b.n	800b0ec <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b0e2:	f7fb fdfd 	bl	8006ce0 <HAL_GetTick>
 800b0e6:	1b40      	subs	r0, r0, r5
 800b0e8:	2802      	cmp	r0, #2
 800b0ea:	d804      	bhi.n	800b0f6 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b0ec:	6823      	ldr	r3, [r4, #0]
 800b0ee:	011b      	lsls	r3, r3, #4
 800b0f0:	d5f7      	bpl.n	800b0e2 <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800b0f2:	2000      	movs	r0, #0
}
 800b0f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800b0f6:	2003      	movs	r0, #3
}
 800b0f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800b0fa:	2001      	movs	r0, #1
}
 800b0fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b0fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b102:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b104:	e7e4      	b.n	800b0d0 <RCCEx_PLL2_Config+0xb4>
 800b106:	bf00      	nop
 800b108:	58024400 	.word	0x58024400
 800b10c:	ffff0007 	.word	0xffff0007

0800b110 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b112:	4c3a      	ldr	r4, [pc, #232]	; (800b1fc <RCCEx_PLL3_Config+0xec>)
 800b114:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b116:	f003 0303 	and.w	r3, r3, #3
 800b11a:	2b03      	cmp	r3, #3
 800b11c:	d067      	beq.n	800b1ee <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b11e:	6823      	ldr	r3, [r4, #0]
 800b120:	4606      	mov	r6, r0
 800b122:	460f      	mov	r7, r1
 800b124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b128:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b12a:	f7fb fdd9 	bl	8006ce0 <HAL_GetTick>
 800b12e:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b130:	e004      	b.n	800b13c <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b132:	f7fb fdd5 	bl	8006ce0 <HAL_GetTick>
 800b136:	1b43      	subs	r3, r0, r5
 800b138:	2b02      	cmp	r3, #2
 800b13a:	d856      	bhi.n	800b1ea <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b13c:	6823      	ldr	r3, [r4, #0]
 800b13e:	009a      	lsls	r2, r3, #2
 800b140:	d4f7      	bmi.n	800b132 <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b142:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b144:	6832      	ldr	r2, [r6, #0]
 800b146:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800b14a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800b14e:	62a3      	str	r3, [r4, #40]	; 0x28
 800b150:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800b154:	3b01      	subs	r3, #1
 800b156:	3a01      	subs	r2, #1
 800b158:	025b      	lsls	r3, r3, #9
 800b15a:	0412      	lsls	r2, r2, #16
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b162:	4313      	orrs	r3, r2
 800b164:	6872      	ldr	r2, [r6, #4]
 800b166:	3a01      	subs	r2, #1
 800b168:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b16c:	4313      	orrs	r3, r2
 800b16e:	6932      	ldr	r2, [r6, #16]
 800b170:	3a01      	subs	r2, #1
 800b172:	0612      	lsls	r2, r2, #24
 800b174:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b178:	4313      	orrs	r3, r2
 800b17a:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b17c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b17e:	6972      	ldr	r2, [r6, #20]
 800b180:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b184:	4313      	orrs	r3, r2
 800b186:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b188:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b18a:	69b3      	ldr	r3, [r6, #24]
 800b18c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b190:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b192:	4b1b      	ldr	r3, [pc, #108]	; (800b200 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b194:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b196:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b198:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b19c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b19e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b1a0:	69f2      	ldr	r2, [r6, #28]
 800b1a2:	400b      	ands	r3, r1
 800b1a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b1a8:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b1aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b1ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1b0:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b1b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800b1b4:	b1ef      	cbz	r7, 800b1f2 <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b1b6:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b1b8:	bf0c      	ite	eq
 800b1ba:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b1be:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800b1c2:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b1c4:	4c0d      	ldr	r4, [pc, #52]	; (800b1fc <RCCEx_PLL3_Config+0xec>)
 800b1c6:	6823      	ldr	r3, [r4, #0]
 800b1c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1cc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1ce:	f7fb fd87 	bl	8006ce0 <HAL_GetTick>
 800b1d2:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b1d4:	e004      	b.n	800b1e0 <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b1d6:	f7fb fd83 	bl	8006ce0 <HAL_GetTick>
 800b1da:	1b40      	subs	r0, r0, r5
 800b1dc:	2802      	cmp	r0, #2
 800b1de:	d804      	bhi.n	800b1ea <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	009b      	lsls	r3, r3, #2
 800b1e4:	d5f7      	bpl.n	800b1d6 <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800b1e6:	2000      	movs	r0, #0
}
 800b1e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800b1ea:	2003      	movs	r0, #3
}
 800b1ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800b1ee:	2001      	movs	r0, #1
}
 800b1f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b1f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b1f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b1f8:	e7e4      	b.n	800b1c4 <RCCEx_PLL3_Config+0xb4>
 800b1fa:	bf00      	nop
 800b1fc:	58024400 	.word	0x58024400
 800b200:	ffff0007 	.word	0xffff0007

0800b204 <HAL_RCCEx_PeriphCLKConfig>:
{
 800b204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b208:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 800b20c:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b20e:	011d      	lsls	r5, r3, #4
 800b210:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800b214:	d523      	bpl.n	800b25e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800b216:	6e81      	ldr	r1, [r0, #104]	; 0x68
 800b218:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b21c:	f000 854f 	beq.w	800bcbe <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800b220:	d812      	bhi.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b222:	2900      	cmp	r1, #0
 800b224:	f000 85a5 	beq.w	800bd72 <HAL_RCCEx_PeriphCLKConfig+0xb6e>
 800b228:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b22c:	f040 859e 	bne.w	800bd6c <HAL_RCCEx_PeriphCLKConfig+0xb68>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b230:	2102      	movs	r1, #2
 800b232:	3008      	adds	r0, #8
 800b234:	f7ff fef2 	bl	800b01c <RCCEx_PLL2_Config>
 800b238:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800b23a:	2e00      	cmp	r6, #0
 800b23c:	f040 851e 	bne.w	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa78>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b240:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b242:	e9d4 3200 	ldrd	r3, r2, [r4]
 800b246:	e003      	b.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800b248:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800b24c:	f040 858e 	bne.w	800bd6c <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b250:	4dae      	ldr	r5, [pc, #696]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b252:	2600      	movs	r6, #0
 800b254:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800b256:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800b25a:	4301      	orrs	r1, r0
 800b25c:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b25e:	05d8      	lsls	r0, r3, #23
 800b260:	d50a      	bpl.n	800b278 <HAL_RCCEx_PeriphCLKConfig+0x74>
    switch (PeriphClkInit->Sai1ClockSelection)
 800b262:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b264:	2904      	cmp	r1, #4
 800b266:	d806      	bhi.n	800b276 <HAL_RCCEx_PeriphCLKConfig+0x72>
 800b268:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b26c:	05390532 	.word	0x05390532
 800b270:	03100516 	.word	0x03100516
 800b274:	0310      	.short	0x0310
 800b276:	2601      	movs	r6, #1
 800b278:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b27a:	0599      	lsls	r1, r3, #22
 800b27c:	d51d      	bpl.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai23ClockSelection)
 800b27e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b280:	2980      	cmp	r1, #128	; 0x80
 800b282:	f000 8512 	beq.w	800bcaa <HAL_RCCEx_PeriphCLKConfig+0xaa6>
 800b286:	f200 80f9 	bhi.w	800b47c <HAL_RCCEx_PeriphCLKConfig+0x278>
 800b28a:	2900      	cmp	r1, #0
 800b28c:	f000 8420 	beq.w	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 800b290:	2940      	cmp	r1, #64	; 0x40
 800b292:	f040 80fa 	bne.w	800b48a <HAL_RCCEx_PeriphCLKConfig+0x286>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b296:	2100      	movs	r1, #0
 800b298:	f104 0008 	add.w	r0, r4, #8
 800b29c:	f7ff febe 	bl	800b01c <RCCEx_PLL2_Config>
 800b2a0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b2a2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b2a6:	2d00      	cmp	r5, #0
 800b2a8:	f040 83eb 	bne.w	800ba82 <HAL_RCCEx_PeriphCLKConfig+0x87e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b2ac:	4f97      	ldr	r7, [pc, #604]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b2ae:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800b2b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b2b2:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800b2b6:	4301      	orrs	r1, r0
 800b2b8:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b2ba:	055f      	lsls	r7, r3, #21
 800b2bc:	d521      	bpl.n	800b302 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b2be:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800b2c2:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800b2c6:	f000 851d 	beq.w	800bd04 <HAL_RCCEx_PeriphCLKConfig+0xb00>
 800b2ca:	f200 80e1 	bhi.w	800b490 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800b2ce:	2900      	cmp	r1, #0
 800b2d0:	f000 8405 	beq.w	800bade <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800b2d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b2d8:	f040 80e2 	bne.w	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b2dc:	2100      	movs	r1, #0
 800b2de:	f104 0008 	add.w	r0, r4, #8
 800b2e2:	f7ff fe9b 	bl	800b01c <RCCEx_PLL2_Config>
 800b2e6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b2e8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b2ec:	2d00      	cmp	r5, #0
 800b2ee:	f040 83cf 	bne.w	800ba90 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b2f2:	4f86      	ldr	r7, [pc, #536]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b2f4:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800b2f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b2fa:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800b2fe:	4301      	orrs	r1, r0
 800b300:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b302:	0518      	lsls	r0, r3, #20
 800b304:	d521      	bpl.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b306:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800b30a:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800b30e:	f000 84b9 	beq.w	800bc84 <HAL_RCCEx_PeriphCLKConfig+0xa80>
 800b312:	f200 80c8 	bhi.w	800b4a6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800b316:	2900      	cmp	r1, #0
 800b318:	f000 83d4 	beq.w	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800b31c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800b320:	f040 80c9 	bne.w	800b4b6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b324:	2100      	movs	r1, #0
 800b326:	f104 0008 	add.w	r0, r4, #8
 800b32a:	f7ff fe77 	bl	800b01c <RCCEx_PLL2_Config>
 800b32e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b330:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b334:	2d00      	cmp	r5, #0
 800b336:	f040 83a2 	bne.w	800ba7e <HAL_RCCEx_PeriphCLKConfig+0x87a>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b33a:	4f74      	ldr	r7, [pc, #464]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b33c:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800b340:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b342:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800b346:	4301      	orrs	r1, r0
 800b348:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b34a:	0199      	lsls	r1, r3, #6
 800b34c:	d518      	bpl.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->QspiClockSelection)
 800b34e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b350:	2920      	cmp	r1, #32
 800b352:	f000 841e 	beq.w	800bb92 <HAL_RCCEx_PeriphCLKConfig+0x98e>
 800b356:	f200 80b1 	bhi.w	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b35a:	b139      	cbz	r1, 800b36c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b35c:	2910      	cmp	r1, #16
 800b35e:	f040 80b0 	bne.w	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b362:	486a      	ldr	r0, [pc, #424]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b364:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b366:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b36a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b36c:	2d00      	cmp	r5, #0
 800b36e:	f040 83d3 	bne.w	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b372:	4f66      	ldr	r7, [pc, #408]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b374:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800b376:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b378:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800b37c:	4301      	orrs	r1, r0
 800b37e:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b380:	04df      	lsls	r7, r3, #19
 800b382:	d51f      	bpl.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b384:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800b386:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b38a:	f000 84b1 	beq.w	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800b38e:	f200 809b 	bhi.w	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800b392:	2900      	cmp	r1, #0
 800b394:	f000 8390 	beq.w	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800b398:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800b39c:	f040 809c 	bne.w	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3a0:	2100      	movs	r1, #0
 800b3a2:	f104 0008 	add.w	r0, r4, #8
 800b3a6:	f7ff fe39 	bl	800b01c <RCCEx_PLL2_Config>
 800b3aa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b3ac:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b3b0:	2d00      	cmp	r5, #0
 800b3b2:	f040 8368 	bne.w	800ba86 <HAL_RCCEx_PeriphCLKConfig+0x882>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b3b6:	4f55      	ldr	r7, [pc, #340]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b3b8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800b3ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b3bc:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 800b3c0:	4301      	orrs	r1, r0
 800b3c2:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b3c4:	0498      	lsls	r0, r3, #18
 800b3c6:	d51d      	bpl.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b3c8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b3ca:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b3ce:	f000 840f 	beq.w	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 800b3d2:	f200 8084 	bhi.w	800b4de <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b3d6:	b159      	cbz	r1, 800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b3d8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b3dc:	f040 8087 	bne.w	800b4ee <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b3e0:	2101      	movs	r1, #1
 800b3e2:	f104 0008 	add.w	r0, r4, #8
 800b3e6:	f7ff fe19 	bl	800b01c <RCCEx_PLL2_Config>
 800b3ea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b3ec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b3f0:	2d00      	cmp	r5, #0
 800b3f2:	f040 839b 	bne.w	800bb2c <HAL_RCCEx_PeriphCLKConfig+0x928>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b3f6:	4f45      	ldr	r7, [pc, #276]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b3f8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800b3fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b3fc:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 800b400:	4301      	orrs	r1, r0
 800b402:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b404:	0459      	lsls	r1, r3, #17
 800b406:	d51d      	bpl.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b408:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800b40c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b410:	f000 83fa 	beq.w	800bc08 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800b414:	d86e      	bhi.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 800b416:	b151      	cbz	r1, 800b42e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b418:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b41c:	d172      	bne.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b41e:	2101      	movs	r1, #1
 800b420:	f104 0008 	add.w	r0, r4, #8
 800b424:	f7ff fdfa 	bl	800b01c <RCCEx_PLL2_Config>
 800b428:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b42a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b42e:	2d00      	cmp	r5, #0
 800b430:	f040 8380 	bne.w	800bb34 <HAL_RCCEx_PeriphCLKConfig+0x930>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b434:	4f35      	ldr	r7, [pc, #212]	; (800b50c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b436:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800b43a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b43c:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b440:	4301      	orrs	r1, r0
 800b442:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b444:	041f      	lsls	r7, r3, #16
 800b446:	d50d      	bpl.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch (PeriphClkInit->FdcanClockSelection)
 800b448:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800b44a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b44e:	f000 83c7 	beq.w	800bbe0 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 800b452:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b456:	f000 8225 	beq.w	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 800b45a:	2900      	cmp	r1, #0
 800b45c:	f000 822a 	beq.w	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 800b460:	2601      	movs	r6, #1
 800b462:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b464:	01d8      	lsls	r0, r3, #7
 800b466:	d55f      	bpl.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0x324>
    switch (PeriphClkInit->FmcClockSelection)
 800b468:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b46a:	2903      	cmp	r1, #3
 800b46c:	f200 84bb 	bhi.w	800bde6 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800b470:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b474:	03e10056 	.word	0x03e10056
 800b478:	0056004e 	.word	0x0056004e
    switch (PeriphClkInit->Sai23ClockSelection)
 800b47c:	29c0      	cmp	r1, #192	; 0xc0
 800b47e:	f43f af12 	beq.w	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b482:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b486:	f43f af0e 	beq.w	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b48a:	2601      	movs	r6, #1
 800b48c:	4635      	mov	r5, r6
 800b48e:	e714      	b.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b490:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 800b494:	f43f af2a 	beq.w	800b2ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b498:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b49c:	f43f af26 	beq.w	800b2ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b4a0:	2601      	movs	r6, #1
 800b4a2:	4635      	mov	r5, r6
 800b4a4:	e72d      	b.n	800b302 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b4a6:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800b4aa:	f43f af43 	beq.w	800b334 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800b4ae:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800b4b2:	f43f af3f 	beq.w	800b334 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800b4b6:	2601      	movs	r6, #1
 800b4b8:	4635      	mov	r5, r6
 800b4ba:	e746      	b.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->QspiClockSelection)
 800b4bc:	2930      	cmp	r1, #48	; 0x30
 800b4be:	f43f af55 	beq.w	800b36c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b4c2:	2601      	movs	r6, #1
 800b4c4:	4635      	mov	r5, r6
 800b4c6:	e75b      	b.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b4c8:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 800b4cc:	f43f af70 	beq.w	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800b4d0:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800b4d4:	f43f af6c 	beq.w	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800b4d8:	2601      	movs	r6, #1
 800b4da:	4635      	mov	r5, r6
 800b4dc:	e772      	b.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b4de:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 800b4e2:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800b4e6:	d083      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b4e8:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 800b4ec:	d080      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b4ee:	2601      	movs	r6, #1
 800b4f0:	4635      	mov	r5, r6
 800b4f2:	e787      	b.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b4f4:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800b4f8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b4fc:	d097      	beq.n	800b42e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b4fe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800b502:	d094      	beq.n	800b42e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b504:	2601      	movs	r6, #1
 800b506:	4635      	mov	r5, r6
 800b508:	e79c      	b.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b50a:	bf00      	nop
 800b50c:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b510:	2102      	movs	r1, #2
 800b512:	f104 0008 	add.w	r0, r4, #8
 800b516:	f7ff fd81 	bl	800b01c <RCCEx_PLL2_Config>
 800b51a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b51c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b520:	2d00      	cmp	r5, #0
 800b522:	f000 82fb 	beq.w	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x918>
 800b526:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b528:	0259      	lsls	r1, r3, #9
 800b52a:	f100 825a 	bmi.w	800b9e2 <HAL_RCCEx_PeriphCLKConfig+0x7de>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b52e:	07d8      	lsls	r0, r3, #31
 800b530:	d52f      	bpl.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    switch (PeriphClkInit->Usart16ClockSelection)
 800b532:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800b534:	2928      	cmp	r1, #40	; 0x28
 800b536:	d82a      	bhi.n	800b58e <HAL_RCCEx_PeriphCLKConfig+0x38a>
 800b538:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b53c:	002901fa 	.word	0x002901fa
 800b540:	00290029 	.word	0x00290029
 800b544:	00290029 	.word	0x00290029
 800b548:	00290029 	.word	0x00290029
 800b54c:	00290406 	.word	0x00290406
 800b550:	00290029 	.word	0x00290029
 800b554:	00290029 	.word	0x00290029
 800b558:	00290029 	.word	0x00290029
 800b55c:	002901f2 	.word	0x002901f2
 800b560:	00290029 	.word	0x00290029
 800b564:	00290029 	.word	0x00290029
 800b568:	00290029 	.word	0x00290029
 800b56c:	002901fa 	.word	0x002901fa
 800b570:	00290029 	.word	0x00290029
 800b574:	00290029 	.word	0x00290029
 800b578:	00290029 	.word	0x00290029
 800b57c:	002901fa 	.word	0x002901fa
 800b580:	00290029 	.word	0x00290029
 800b584:	00290029 	.word	0x00290029
 800b588:	00290029 	.word	0x00290029
 800b58c:	01fa      	.short	0x01fa
 800b58e:	2601      	movs	r6, #1
 800b590:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b592:	0799      	lsls	r1, r3, #30
 800b594:	d517      	bpl.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b596:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800b598:	2905      	cmp	r1, #5
 800b59a:	f200 8420 	bhi.w	800bdde <HAL_RCCEx_PeriphCLKConfig+0xbda>
 800b59e:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b5a2:	000e      	.short	0x000e
 800b5a4:	000603bb 	.word	0x000603bb
 800b5a8:	000e000e 	.word	0x000e000e
 800b5ac:	000e      	.short	0x000e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b5b4:	f7ff fdac 	bl	800b110 <RCCEx_PLL3_Config>
 800b5b8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b5ba:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b5be:	2d00      	cmp	r5, #0
 800b5c0:	f000 8299 	beq.w	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800b5c4:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b5c6:	075f      	lsls	r7, r3, #29
 800b5c8:	d518      	bpl.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b5ca:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800b5ce:	2905      	cmp	r1, #5
 800b5d0:	f200 840d 	bhi.w	800bdee <HAL_RCCEx_PeriphCLKConfig+0xbea>
 800b5d4:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b5d8:	03ac000e 	.word	0x03ac000e
 800b5dc:	000e0006 	.word	0x000e0006
 800b5e0:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b5e4:	2101      	movs	r1, #1
 800b5e6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b5ea:	f7ff fd91 	bl	800b110 <RCCEx_PLL3_Config>
 800b5ee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b5f0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b5f4:	2d00      	cmp	r5, #0
 800b5f6:	f000 8286 	beq.w	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x902>
 800b5fa:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b5fc:	0698      	lsls	r0, r3, #26
 800b5fe:	d51f      	bpl.n	800b640 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b600:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800b604:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b608:	f000 8309 	beq.w	800bc1e <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 800b60c:	f200 810b 	bhi.w	800b826 <HAL_RCCEx_PeriphCLKConfig+0x622>
 800b610:	b159      	cbz	r1, 800b62a <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b612:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b616:	f040 8110 	bne.w	800b83a <HAL_RCCEx_PeriphCLKConfig+0x636>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b61a:	2100      	movs	r1, #0
 800b61c:	f104 0008 	add.w	r0, r4, #8
 800b620:	f7ff fcfc 	bl	800b01c <RCCEx_PLL2_Config>
 800b624:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b626:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b62a:	2d00      	cmp	r5, #0
 800b62c:	f040 825f 	bne.w	800baee <HAL_RCCEx_PeriphCLKConfig+0x8ea>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b630:	4fa6      	ldr	r7, [pc, #664]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b632:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800b636:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b638:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b63c:	4301      	orrs	r1, r0
 800b63e:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b640:	0659      	lsls	r1, r3, #25
 800b642:	d51f      	bpl.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b644:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800b648:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800b64c:	f000 82b2 	beq.w	800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 800b650:	f200 80f6 	bhi.w	800b840 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b654:	b159      	cbz	r1, 800b66e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b656:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b65a:	f040 80fb 	bne.w	800b854 <HAL_RCCEx_PeriphCLKConfig+0x650>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b65e:	2100      	movs	r1, #0
 800b660:	f104 0008 	add.w	r0, r4, #8
 800b664:	f7ff fcda 	bl	800b01c <RCCEx_PLL2_Config>
 800b668:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b66a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b66e:	2d00      	cmp	r5, #0
 800b670:	f040 8262 	bne.w	800bb38 <HAL_RCCEx_PeriphCLKConfig+0x934>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b674:	4f95      	ldr	r7, [pc, #596]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b676:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800b67a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b67c:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800b680:	4301      	orrs	r1, r0
 800b682:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b684:	061f      	lsls	r7, r3, #24
 800b686:	d51f      	bpl.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b688:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800b68c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800b690:	f000 829b 	beq.w	800bbca <HAL_RCCEx_PeriphCLKConfig+0x9c6>
 800b694:	f200 80e1 	bhi.w	800b85a <HAL_RCCEx_PeriphCLKConfig+0x656>
 800b698:	b159      	cbz	r1, 800b6b2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b69a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b69e:	f040 80e6 	bne.w	800b86e <HAL_RCCEx_PeriphCLKConfig+0x66a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	f104 0008 	add.w	r0, r4, #8
 800b6a8:	f7ff fcb8 	bl	800b01c <RCCEx_PLL2_Config>
 800b6ac:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b6ae:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b6b2:	2d00      	cmp	r5, #0
 800b6b4:	f040 823c 	bne.w	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b6b8:	4f84      	ldr	r7, [pc, #528]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b6ba:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800b6be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b6c0:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800b6c4:	4301      	orrs	r1, r0
 800b6c6:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b6c8:	0718      	lsls	r0, r3, #28
 800b6ca:	d50b      	bpl.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b6cc:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800b6d0:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b6d4:	f000 82b8 	beq.w	800bc48 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b6d8:	4f7c      	ldr	r7, [pc, #496]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b6da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b6dc:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800b6e0:	4301      	orrs	r1, r0
 800b6e2:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b6e4:	06d9      	lsls	r1, r3, #27
 800b6e6:	d50b      	bpl.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b6e8:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800b6ec:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800b6f0:	f000 82b7 	beq.w	800bc62 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b6f4:	4f75      	ldr	r7, [pc, #468]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b6f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b6f8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800b6fc:	4301      	orrs	r1, r0
 800b6fe:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b700:	031f      	lsls	r7, r3, #12
 800b702:	d50e      	bpl.n	800b722 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    switch (PeriphClkInit->AdcClockSelection)
 800b704:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800b708:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b70c:	f000 80f4 	beq.w	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 800b710:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b714:	f000 80f8 	beq.w	800b908 <HAL_RCCEx_PeriphCLKConfig+0x704>
 800b718:	2900      	cmp	r1, #0
 800b71a:	f000 822e 	beq.w	800bb7a <HAL_RCCEx_PeriphCLKConfig+0x976>
 800b71e:	2601      	movs	r6, #1
 800b720:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b722:	0358      	lsls	r0, r3, #13
 800b724:	d50f      	bpl.n	800b746 <HAL_RCCEx_PeriphCLKConfig+0x542>
    switch (PeriphClkInit->UsbClockSelection)
 800b726:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800b72a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b72e:	f000 80cf 	beq.w	800b8d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800b732:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800b736:	f000 80d3 	beq.w	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800b73a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b73e:	f000 8214 	beq.w	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x966>
 800b742:	2601      	movs	r6, #1
 800b744:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b746:	03d9      	lsls	r1, r3, #15
 800b748:	d509      	bpl.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->SdmmcClockSelection)
 800b74a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800b74c:	2900      	cmp	r1, #0
 800b74e:	f000 8203 	beq.w	800bb58 <HAL_RCCEx_PeriphCLKConfig+0x954>
 800b752:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b756:	f000 819d 	beq.w	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x890>
 800b75a:	2601      	movs	r6, #1
 800b75c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b75e:	009f      	lsls	r7, r3, #2
 800b760:	f100 80f1 	bmi.w	800b946 <HAL_RCCEx_PeriphCLKConfig+0x742>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b764:	0398      	lsls	r0, r3, #14
 800b766:	d50c      	bpl.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->RngClockSelection)
 800b768:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800b76c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b770:	f000 81ea 	beq.w	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800b774:	d97e      	bls.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x670>
 800b776:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800b77a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b77e:	d07b      	beq.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x674>
 800b780:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b782:	02d9      	lsls	r1, r3, #11
 800b784:	d506      	bpl.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b786:	4851      	ldr	r0, [pc, #324]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b788:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800b78a:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b78c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b790:	4329      	orrs	r1, r5
 800b792:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b794:	00df      	lsls	r7, r3, #3
 800b796:	d507      	bpl.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b798:	484c      	ldr	r0, [pc, #304]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b79a:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800b79e:	6901      	ldr	r1, [r0, #16]
 800b7a0:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800b7a4:	4329      	orrs	r1, r5
 800b7a6:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b7a8:	029d      	lsls	r5, r3, #10
 800b7aa:	d506      	bpl.n	800b7ba <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b7ac:	4847      	ldr	r0, [pc, #284]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b7ae:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800b7b0:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b7b2:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800b7b6:	4329      	orrs	r1, r5
 800b7b8:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b7ba:	0058      	lsls	r0, r3, #1
 800b7bc:	d509      	bpl.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b7be:	4943      	ldr	r1, [pc, #268]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b7c0:	6908      	ldr	r0, [r1, #16]
 800b7c2:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800b7c6:	6108      	str	r0, [r1, #16]
 800b7c8:	6908      	ldr	r0, [r1, #16]
 800b7ca:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800b7ce:	4328      	orrs	r0, r5
 800b7d0:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	da06      	bge.n	800b7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b7d6:	483d      	ldr	r0, [pc, #244]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b7d8:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800b7da:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b7dc:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b7e0:	4329      	orrs	r1, r5
 800b7e2:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b7e4:	0219      	lsls	r1, r3, #8
 800b7e6:	d507      	bpl.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b7e8:	4938      	ldr	r1, [pc, #224]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b7ea:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800b7ee:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800b7f0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800b7f4:	4303      	orrs	r3, r0
 800b7f6:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b7f8:	07d3      	lsls	r3, r2, #31
 800b7fa:	f100 80b0 	bmi.w	800b95e <HAL_RCCEx_PeriphCLKConfig+0x75a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b7fe:	0797      	lsls	r7, r2, #30
 800b800:	f100 80ba 	bmi.w	800b978 <HAL_RCCEx_PeriphCLKConfig+0x774>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b804:	0755      	lsls	r5, r2, #29
 800b806:	f100 80c4 	bmi.w	800b992 <HAL_RCCEx_PeriphCLKConfig+0x78e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b80a:	0710      	lsls	r0, r2, #28
 800b80c:	f100 80ce 	bmi.w	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x7a8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b810:	06d1      	lsls	r1, r2, #27
 800b812:	f100 80d8 	bmi.w	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b816:	0692      	lsls	r2, r2, #26
 800b818:	f100 8125 	bmi.w	800ba66 <HAL_RCCEx_PeriphCLKConfig+0x862>
    return HAL_OK;
 800b81c:	1e30      	subs	r0, r6, #0
 800b81e:	bf18      	it	ne
 800b820:	2001      	movne	r0, #1
}
 800b822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b826:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800b82a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b82e:	f43f aefc 	beq.w	800b62a <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b832:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800b836:	f43f aef8 	beq.w	800b62a <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b83a:	2601      	movs	r6, #1
 800b83c:	4635      	mov	r5, r6
 800b83e:	e6ff      	b.n	800b640 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b840:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 800b844:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b848:	f43f af11 	beq.w	800b66e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b84c:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800b850:	f43f af0d 	beq.w	800b66e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b854:	2601      	movs	r6, #1
 800b856:	4635      	mov	r5, r6
 800b858:	e714      	b.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b85a:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800b85e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b862:	f43f af26 	beq.w	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b866:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 800b86a:	f43f af22 	beq.w	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b86e:	2601      	movs	r6, #1
 800b870:	4635      	mov	r5, r6
 800b872:	e729      	b.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (PeriphClkInit->RngClockSelection)
 800b874:	2900      	cmp	r1, #0
 800b876:	d183      	bne.n	800b780 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    if (ret == HAL_OK)
 800b878:	2d00      	cmp	r5, #0
 800b87a:	f040 8163 	bne.w	800bb44 <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b87e:	4d13      	ldr	r5, [pc, #76]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b880:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800b882:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800b886:	4301      	orrs	r1, r0
 800b888:	6569      	str	r1, [r5, #84]	; 0x54
 800b88a:	e77a      	b.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->Sai1ClockSelection)
 800b88c:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800b88e:	2d00      	cmp	r5, #0
 800b890:	f040 80fb 	bne.w	800ba8a <HAL_RCCEx_PeriphCLKConfig+0x886>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b894:	4f0d      	ldr	r7, [pc, #52]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b896:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b898:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b89a:	f021 0107 	bic.w	r1, r1, #7
 800b89e:	4301      	orrs	r1, r0
 800b8a0:	6539      	str	r1, [r7, #80]	; 0x50
 800b8a2:	e4ea      	b.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x76>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b8a4:	2101      	movs	r1, #1
 800b8a6:	f104 0008 	add.w	r0, r4, #8
 800b8aa:	f7ff fbb7 	bl	800b01c <RCCEx_PLL2_Config>
 800b8ae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b8b0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b8b4:	2d00      	cmp	r5, #0
 800b8b6:	f040 811c 	bne.w	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b8ba:	4f04      	ldr	r7, [pc, #16]	; (800b8cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b8bc:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800b8be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b8c0:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b8c4:	4301      	orrs	r1, r0
 800b8c6:	6539      	str	r1, [r7, #80]	; 0x50
 800b8c8:	e5cc      	b.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x260>
 800b8ca:	bf00      	nop
 800b8cc:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b8d0:	2101      	movs	r1, #1
 800b8d2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b8d6:	f7ff fc1b 	bl	800b110 <RCCEx_PLL3_Config>
 800b8da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b8dc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b8e0:	2d00      	cmp	r5, #0
 800b8e2:	f040 812d 	bne.w	800bb40 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b8e6:	4fb1      	ldr	r7, [pc, #708]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b8e8:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800b8ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b8ee:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800b8f2:	4301      	orrs	r1, r0
 800b8f4:	6579      	str	r1, [r7, #84]	; 0x54
 800b8f6:	e726      	b.n	800b746 <HAL_RCCEx_PeriphCLKConfig+0x542>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b8f8:	2102      	movs	r1, #2
 800b8fa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b8fe:	f7ff fc07 	bl	800b110 <RCCEx_PLL3_Config>
 800b902:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b904:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b908:	2d00      	cmp	r5, #0
 800b90a:	f040 8117 	bne.w	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x938>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b90e:	4fa7      	ldr	r7, [pc, #668]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b910:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800b914:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b916:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 800b91a:	4301      	orrs	r1, r0
 800b91c:	65b9      	str	r1, [r7, #88]	; 0x58
 800b91e:	e700      	b.n	800b722 <HAL_RCCEx_PeriphCLKConfig+0x51e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b920:	2101      	movs	r1, #1
 800b922:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b926:	f7ff fbf3 	bl	800b110 <RCCEx_PLL3_Config>
 800b92a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b92c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b930:	2d00      	cmp	r5, #0
 800b932:	f040 80da 	bne.w	800baea <HAL_RCCEx_PeriphCLKConfig+0x8e6>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b936:	4f9d      	ldr	r7, [pc, #628]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b938:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800b93a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b93c:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800b940:	4301      	orrs	r1, r0
 800b942:	6579      	str	r1, [r7, #84]	; 0x54
 800b944:	e625      	b.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b946:	2102      	movs	r1, #2
 800b948:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b94c:	f7ff fbe0 	bl	800b110 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b950:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b954:	2800      	cmp	r0, #0
 800b956:	f43f af05 	beq.w	800b764 <HAL_RCCEx_PeriphCLKConfig+0x560>
      status = HAL_ERROR;
 800b95a:	2601      	movs	r6, #1
 800b95c:	e702      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x560>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b95e:	2100      	movs	r1, #0
 800b960:	f104 0008 	add.w	r0, r4, #8
 800b964:	f7ff fb5a 	bl	800b01c <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b968:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b96a:	2800      	cmp	r0, #0
 800b96c:	f43f af47 	beq.w	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x5fa>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b970:	0797      	lsls	r7, r2, #30
 800b972:	4606      	mov	r6, r0
 800b974:	f57f af46 	bpl.w	800b804 <HAL_RCCEx_PeriphCLKConfig+0x600>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b978:	2101      	movs	r1, #1
 800b97a:	f104 0008 	add.w	r0, r4, #8
 800b97e:	f7ff fb4d 	bl	800b01c <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b982:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b984:	2800      	cmp	r0, #0
 800b986:	f43f af3d 	beq.w	800b804 <HAL_RCCEx_PeriphCLKConfig+0x600>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b98a:	0755      	lsls	r5, r2, #29
 800b98c:	4606      	mov	r6, r0
 800b98e:	f57f af3c 	bpl.w	800b80a <HAL_RCCEx_PeriphCLKConfig+0x606>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b992:	2102      	movs	r1, #2
 800b994:	f104 0008 	add.w	r0, r4, #8
 800b998:	f7ff fb40 	bl	800b01c <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b99c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	f43f af33 	beq.w	800b80a <HAL_RCCEx_PeriphCLKConfig+0x606>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b9a4:	4606      	mov	r6, r0
 800b9a6:	0710      	lsls	r0, r2, #28
 800b9a8:	f57f af32 	bpl.w	800b810 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9ac:	2100      	movs	r1, #0
 800b9ae:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9b2:	f7ff fbad 	bl	800b110 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b9b6:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	f43f af29 	beq.w	800b810 <HAL_RCCEx_PeriphCLKConfig+0x60c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b9be:	06d1      	lsls	r1, r2, #27
 800b9c0:	4606      	mov	r6, r0
 800b9c2:	f57f af28 	bpl.w	800b816 <HAL_RCCEx_PeriphCLKConfig+0x612>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9c6:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800b9ca:	2101      	movs	r1, #1
 800b9cc:	4628      	mov	r0, r5
 800b9ce:	f7ff fb9f 	bl	800b110 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	f000 80db 	beq.w	800bb8e <HAL_RCCEx_PeriphCLKConfig+0x98a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b9d8:	6863      	ldr	r3, [r4, #4]
 800b9da:	069b      	lsls	r3, r3, #26
 800b9dc:	d54c      	bpl.n	800ba78 <HAL_RCCEx_PeriphCLKConfig+0x874>
 800b9de:	4606      	mov	r6, r0
 800b9e0:	e043      	b.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x866>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9e2:	4f73      	ldr	r7, [pc, #460]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9ea:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800b9ec:	f7fb f978 	bl	8006ce0 <HAL_GetTick>
 800b9f0:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9f2:	e006      	b.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b9f4:	f7fb f974 	bl	8006ce0 <HAL_GetTick>
 800b9f8:	eba0 0008 	sub.w	r0, r0, r8
 800b9fc:	2864      	cmp	r0, #100	; 0x64
 800b9fe:	f200 81af 	bhi.w	800bd60 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	05da      	lsls	r2, r3, #23
 800ba06:	d5f5      	bpl.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
    if (ret == HAL_OK)
 800ba08:	2d00      	cmp	r5, #0
 800ba0a:	f040 81e3 	bne.w	800bdd4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800ba0e:	4a67      	ldr	r2, [pc, #412]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800ba10:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800ba14:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800ba16:	4059      	eors	r1, r3
 800ba18:	f411 7f40 	tst.w	r1, #768	; 0x300
 800ba1c:	d00b      	beq.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x832>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba1e:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba20:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba22:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba26:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800ba2a:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba2c:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800ba2e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800ba32:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800ba34:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ba36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba3a:	f000 81ad 	beq.w	800bd98 <HAL_RCCEx_PeriphCLKConfig+0xb94>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba3e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800ba42:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800ba46:	f000 81bb 	beq.w	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 800ba4a:	4958      	ldr	r1, [pc, #352]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800ba4c:	690a      	ldr	r2, [r1, #16]
 800ba4e:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800ba52:	610a      	str	r2, [r1, #16]
 800ba54:	4855      	ldr	r0, [pc, #340]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800ba56:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800ba5a:	6f07      	ldr	r7, [r0, #112]	; 0x70
 800ba5c:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ba5e:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba62:	6701      	str	r1, [r0, #112]	; 0x70
 800ba64:	e563      	b.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0x32a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ba66:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ba6a:	2102      	movs	r1, #2
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	f7ff fb4f 	bl	800b110 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800ba72:	2800      	cmp	r0, #0
 800ba74:	f43f aed2 	beq.w	800b81c <HAL_RCCEx_PeriphCLKConfig+0x618>
  return HAL_ERROR;
 800ba78:	2001      	movs	r0, #1
}
 800ba7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba7e:	462e      	mov	r6, r5
 800ba80:	e463      	b.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x146>
 800ba82:	462e      	mov	r6, r5
 800ba84:	e419      	b.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800ba86:	462e      	mov	r6, r5
 800ba88:	e49c      	b.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800ba8a:	462e      	mov	r6, r5
 800ba8c:	f7ff bbf5 	b.w	800b27a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800ba90:	462e      	mov	r6, r5
 800ba92:	e436      	b.n	800b302 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba94:	2102      	movs	r1, #2
 800ba96:	f104 0008 	add.w	r0, r4, #8
 800ba9a:	f7ff fabf 	bl	800b01c <RCCEx_PLL2_Config>
 800ba9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800baa0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800baa4:	2d00      	cmp	r5, #0
 800baa6:	d15e      	bne.n	800bb66 <HAL_RCCEx_PeriphCLKConfig+0x962>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800baa8:	4f40      	ldr	r7, [pc, #256]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800baaa:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800baac:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800baae:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800bab2:	4301      	orrs	r1, r0
 800bab4:	64f9      	str	r1, [r7, #76]	; 0x4c
 800bab6:	e652      	b.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x55a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bab8:	483c      	ldr	r0, [pc, #240]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800baba:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800babc:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bac0:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bac2:	e475      	b.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bac4:	4839      	ldr	r0, [pc, #228]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bac6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bac8:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bacc:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bace:	e431      	b.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bad0:	4836      	ldr	r0, [pc, #216]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bad2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bad4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bad8:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bada:	f7ff bbe4 	b.w	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bade:	4833      	ldr	r0, [pc, #204]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bae0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bae2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bae6:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bae8:	e400      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800baea:	462e      	mov	r6, r5
 800baec:	e551      	b.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0x38e>
 800baee:	462e      	mov	r6, r5
 800baf0:	e5a6      	b.n	800b640 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 800baf2:	462e      	mov	r6, r5
 800baf4:	e4b6      	b.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x260>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800baf6:	4f2d      	ldr	r7, [pc, #180]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800baf8:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800bafa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bafc:	f021 0107 	bic.w	r1, r1, #7
 800bb00:	4301      	orrs	r1, r0
 800bb02:	6579      	str	r1, [r7, #84]	; 0x54
 800bb04:	e55f      	b.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb06:	4f29      	ldr	r7, [pc, #164]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb08:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 800bb0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bb0e:	f021 0107 	bic.w	r1, r1, #7
 800bb12:	4301      	orrs	r1, r0
 800bb14:	65b9      	str	r1, [r7, #88]	; 0x58
 800bb16:	e571      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800bb18:	462e      	mov	r6, r5
 800bb1a:	e431      	b.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bb1c:	4f23      	ldr	r7, [pc, #140]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb1e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800bb20:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bb22:	f021 0103 	bic.w	r1, r1, #3
 800bb26:	4301      	orrs	r1, r0
 800bb28:	64f9      	str	r1, [r7, #76]	; 0x4c
 800bb2a:	e4fd      	b.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800bb2c:	462e      	mov	r6, r5
 800bb2e:	e469      	b.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800bb30:	462e      	mov	r6, r5
 800bb32:	e5c9      	b.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 800bb34:	462e      	mov	r6, r5
 800bb36:	e485      	b.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800bb38:	462e      	mov	r6, r5
 800bb3a:	e5a3      	b.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800bb3c:	462e      	mov	r6, r5
 800bb3e:	e5f0      	b.n	800b722 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800bb40:	462e      	mov	r6, r5
 800bb42:	e600      	b.n	800b746 <HAL_RCCEx_PeriphCLKConfig+0x542>
 800bb44:	462e      	mov	r6, r5
 800bb46:	e61c      	b.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x57e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb48:	4f18      	ldr	r7, [pc, #96]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb4c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800bb50:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800bb52:	2d00      	cmp	r5, #0
 800bb54:	d1f6      	bne.n	800bb44 <HAL_RCCEx_PeriphCLKConfig+0x940>
 800bb56:	e692      	b.n	800b87e <HAL_RCCEx_PeriphCLKConfig+0x67a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb58:	4814      	ldr	r0, [pc, #80]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb5a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bb5c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bb60:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bb62:	2d00      	cmp	r5, #0
 800bb64:	d0a0      	beq.n	800baa8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800bb66:	462e      	mov	r6, r5
 800bb68:	e5f9      	b.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x55a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb6a:	4810      	ldr	r0, [pc, #64]	; (800bbac <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb6c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bb6e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bb72:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bb74:	2d00      	cmp	r5, #0
 800bb76:	d1e3      	bne.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 800bb78:	e6b5      	b.n	800b8e6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb7a:	f104 0008 	add.w	r0, r4, #8
 800bb7e:	f7ff fa4d 	bl	800b01c <RCCEx_PLL2_Config>
 800bb82:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bb84:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bb88:	2d00      	cmp	r5, #0
 800bb8a:	d1d7      	bne.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x938>
 800bb8c:	e6bf      	b.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x70a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bb8e:	6862      	ldr	r2, [r4, #4]
 800bb90:	e641      	b.n	800b816 <HAL_RCCEx_PeriphCLKConfig+0x612>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bb92:	2102      	movs	r1, #2
 800bb94:	f104 0008 	add.w	r0, r4, #8
 800bb98:	f7ff fa40 	bl	800b01c <RCCEx_PLL2_Config>
 800bb9c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800bb9e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bba2:	2d00      	cmp	r5, #0
 800bba4:	d1b8      	bne.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x914>
 800bba6:	f7ff bbe4 	b.w	800b372 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800bbaa:	bf00      	nop
 800bbac:	58024400 	.word	0x58024400
 800bbb0:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bbb4:	2102      	movs	r1, #2
 800bbb6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bbba:	f7ff faa9 	bl	800b110 <RCCEx_PLL3_Config>
 800bbbe:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bbc0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bbc4:	2d00      	cmp	r5, #0
 800bbc6:	d1b7      	bne.n	800bb38 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800bbc8:	e554      	b.n	800b674 <HAL_RCCEx_PeriphCLKConfig+0x470>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bbca:	2102      	movs	r1, #2
 800bbcc:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bbd0:	f7ff fa9e 	bl	800b110 <RCCEx_PLL3_Config>
 800bbd4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bbd6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bbda:	2d00      	cmp	r5, #0
 800bbdc:	d1a8      	bne.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 800bbde:	e56b      	b.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbe0:	4884      	ldr	r0, [pc, #528]	; (800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bbe2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bbe4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bbe8:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bbea:	2d00      	cmp	r5, #0
 800bbec:	d181      	bne.n	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bbee:	e664      	b.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0x6b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bbf0:	2101      	movs	r1, #1
 800bbf2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bbf6:	f7ff fa8b 	bl	800b110 <RCCEx_PLL3_Config>
 800bbfa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bbfc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc00:	2d00      	cmp	r5, #0
 800bc02:	d193      	bne.n	800bb2c <HAL_RCCEx_PeriphCLKConfig+0x928>
 800bc04:	f7ff bbf7 	b.w	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc08:	2101      	movs	r1, #1
 800bc0a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc0e:	f7ff fa7f 	bl	800b110 <RCCEx_PLL3_Config>
 800bc12:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bc14:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc18:	2d00      	cmp	r5, #0
 800bc1a:	d18b      	bne.n	800bb34 <HAL_RCCEx_PeriphCLKConfig+0x930>
 800bc1c:	e40a      	b.n	800b434 <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bc1e:	2102      	movs	r1, #2
 800bc20:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc24:	f7ff fa74 	bl	800b110 <RCCEx_PLL3_Config>
 800bc28:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bc2a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc2e:	2d00      	cmp	r5, #0
 800bc30:	f47f af5d 	bne.w	800baee <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 800bc34:	e4fc      	b.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0x42c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc36:	486f      	ldr	r0, [pc, #444]	; (800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bc38:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bc3a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bc3e:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bc40:	2d00      	cmp	r5, #0
 800bc42:	f47f ac70 	bne.w	800b526 <HAL_RCCEx_PeriphCLKConfig+0x322>
 800bc46:	e769      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x918>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bc48:	2102      	movs	r1, #2
 800bc4a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc4e:	f7ff fa5f 	bl	800b110 <RCCEx_PLL3_Config>
 800bc52:	2800      	cmp	r0, #0
 800bc54:	f040 8094 	bne.w	800bd80 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bc58:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc5c:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bc60:	e53a      	b.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bc62:	2102      	movs	r1, #2
 800bc64:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc68:	f7ff fa52 	bl	800b110 <RCCEx_PLL3_Config>
 800bc6c:	2800      	cmp	r0, #0
 800bc6e:	f040 808d 	bne.w	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xb88>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc72:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bc76:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bc7a:	e53b      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bc7c:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bc80:	f7ff baed 	b.w	800b25e <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bc84:	2100      	movs	r1, #0
 800bc86:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc8a:	f7ff fa41 	bl	800b110 <RCCEx_PLL3_Config>
 800bc8e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bc90:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bc94:	f7ff bb4e 	b.w	800b334 <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bc98:	2100      	movs	r1, #0
 800bc9a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc9e:	f7ff fa37 	bl	800b110 <RCCEx_PLL3_Config>
 800bca2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800bca4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bca8:	e5f1      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bcaa:	2100      	movs	r1, #0
 800bcac:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bcb0:	f7ff fa2e 	bl	800b110 <RCCEx_PLL3_Config>
 800bcb4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800bcb6:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bcba:	f7ff baf4 	b.w	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bcbe:	2102      	movs	r1, #2
 800bcc0:	3028      	adds	r0, #40	; 0x28
 800bcc2:	f7ff fa25 	bl	800b110 <RCCEx_PLL3_Config>
 800bcc6:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800bcc8:	2e00      	cmp	r6, #0
 800bcca:	f43f aab9 	beq.w	800b240 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800bcce:	e7d5      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa78>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bcd0:	4848      	ldr	r0, [pc, #288]	; (800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
        break;
 800bcd2:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bcd4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bcd6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bcda:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bcdc:	e5d7      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bcde:	2100      	movs	r1, #0
 800bce0:	f104 0008 	add.w	r0, r4, #8
 800bce4:	f7ff f99a 	bl	800b01c <RCCEx_PLL2_Config>
 800bce8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800bcea:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bcee:	e5ce      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bcf0:	2100      	movs	r1, #0
 800bcf2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bcf6:	f7ff fa0b 	bl	800b110 <RCCEx_PLL3_Config>
 800bcfa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bcfc:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bd00:	f7ff bb56 	b.w	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bd04:	2100      	movs	r1, #0
 800bd06:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bd0a:	f7ff fa01 	bl	800b110 <RCCEx_PLL3_Config>
 800bd0e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800bd10:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bd14:	f7ff baea 	b.w	800b2ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd18:	2101      	movs	r1, #1
 800bd1a:	f104 0008 	add.w	r0, r4, #8
 800bd1e:	f7ff f97d 	bl	800b01c <RCCEx_PLL2_Config>
 800bd22:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bd24:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bd28:	2d00      	cmp	r5, #0
 800bd2a:	f47f ac4b 	bne.w	800b5c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800bd2e:	e6e2      	b.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd30:	2101      	movs	r1, #1
 800bd32:	f104 0008 	add.w	r0, r4, #8
 800bd36:	f7ff f971 	bl	800b01c <RCCEx_PLL2_Config>
 800bd3a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bd3c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bd40:	2d00      	cmp	r5, #0
 800bd42:	f47f ac5a 	bne.w	800b5fa <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 800bd46:	e6de      	b.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x902>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd48:	2101      	movs	r1, #1
 800bd4a:	f104 0008 	add.w	r0, r4, #8
 800bd4e:	f7ff f965 	bl	800b01c <RCCEx_PLL2_Config>
 800bd52:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bd54:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bd58:	2d00      	cmp	r5, #0
 800bd5a:	f47f aec6 	bne.w	800baea <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800bd5e:	e5ea      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x732>
            ret = HAL_TIMEOUT;
 800bd60:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bd62:	e9d4 3200 	ldrd	r3, r2, [r4]
            ret = HAL_TIMEOUT;
 800bd66:	4635      	mov	r5, r6
 800bd68:	f7ff bbe1 	b.w	800b52e <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800bd6c:	2601      	movs	r6, #1
 800bd6e:	f7ff ba76 	b.w	800b25e <HAL_RCCEx_PeriphCLKConfig+0x5a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd72:	4d20      	ldr	r5, [pc, #128]	; (800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bd74:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800bd76:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800bd7a:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800bd7c:	f7ff ba68 	b.w	800b250 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bd80:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status = HAL_ERROR;
 800bd84:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bd86:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bd8a:	e4a5      	b.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bd8c:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
        status = HAL_ERROR;
 800bd90:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bd92:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bd96:	e4ad      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
        tickstart = HAL_GetTick();
 800bd98:	f7fa ffa2 	bl	8006ce0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bd9c:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
        tickstart = HAL_GetTick();
 800bda0:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bda2:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bda6:	e004      	b.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bda8:	f7fa ff9a 	bl	8006ce0 <HAL_GetTick>
 800bdac:	1bc0      	subs	r0, r0, r7
 800bdae:	4548      	cmp	r0, r9
 800bdb0:	d8d6      	bhi.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bdb2:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800bdb6:	079b      	lsls	r3, r3, #30
 800bdb8:	d5f6      	bpl.n	800bda8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bdba:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800bdbe:	e63e      	b.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x83a>
 800bdc0:	480c      	ldr	r0, [pc, #48]	; (800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bdc2:	4a0d      	ldr	r2, [pc, #52]	; (800bdf8 <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 800bdc4:	6901      	ldr	r1, [r0, #16]
 800bdc6:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800bdca:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800bdce:	430a      	orrs	r2, r1
 800bdd0:	6102      	str	r2, [r0, #16]
 800bdd2:	e63f      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x850>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bdd4:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bdd8:	462e      	mov	r6, r5
 800bdda:	f7ff bba8 	b.w	800b52e <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bdde:	2601      	movs	r6, #1
 800bde0:	4635      	mov	r5, r6
 800bde2:	f7ff bbf0 	b.w	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    switch (PeriphClkInit->FmcClockSelection)
 800bde6:	2601      	movs	r6, #1
 800bde8:	4635      	mov	r5, r6
 800bdea:	f7ff bb9d 	b.w	800b528 <HAL_RCCEx_PeriphCLKConfig+0x324>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bdee:	2601      	movs	r6, #1
 800bdf0:	4635      	mov	r5, r6
 800bdf2:	e403      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800bdf4:	58024400 	.word	0x58024400
 800bdf8:	00ffffcf 	.word	0x00ffffcf

0800bdfc <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800bdfc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bdfe:	f7ff f83d 	bl	800ae7c <HAL_RCC_GetHCLKFreq>
 800be02:	4b05      	ldr	r3, [pc, #20]	; (800be18 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800be04:	4a05      	ldr	r2, [pc, #20]	; (800be1c <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800be06:	6a1b      	ldr	r3, [r3, #32]
 800be08:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800be0c:	5cd3      	ldrb	r3, [r2, r3]
 800be0e:	f003 031f 	and.w	r3, r3, #31
}
 800be12:	40d8      	lsrs	r0, r3
 800be14:	bd08      	pop	{r3, pc}
 800be16:	bf00      	nop
 800be18:	58024400 	.word	0x58024400
 800be1c:	0801ce30 	.word	0x0801ce30

0800be20 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be20:	4b4f      	ldr	r3, [pc, #316]	; (800bf60 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800be22:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be24:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800be26:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800be28:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800be2a:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800be2e:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800be32:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 800be34:	d05c      	beq.n	800bef0 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800be36:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800be3a:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be3e:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800be42:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800be46:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800be48:	ee07 4a90 	vmov	s15, r4
 800be4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800be50:	d003      	beq.n	800be5a <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800be52:	2902      	cmp	r1, #2
 800be54:	d075      	beq.n	800bf42 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800be56:	2900      	cmp	r1, #0
 800be58:	d04f      	beq.n	800befa <HAL_RCCEx_GetPLL2ClockFreq+0xda>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800be5a:	ee07 2a90 	vmov	s15, r2
 800be5e:	eddf 6a41 	vldr	s13, [pc, #260]	; 800bf64 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800be62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be68:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800be6c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800bf68 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800be70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be74:	ee06 3a90 	vmov	s13, r3
 800be78:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800be7c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800be80:	ee76 6a85 	vadd.f32	s13, s13, s10
 800be84:	eee7 6a25 	vfma.f32	s13, s14, s11
 800be88:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800be8c:	4a34      	ldr	r2, [pc, #208]	; (800bf60 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800be8e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800be92:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800be94:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800be98:	ee07 3a10 	vmov	s14, r3
 800be9c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800bea0:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800bea2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800beaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800beae:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800beb2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800beb4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800beb8:	ee07 3a10 	vmov	s14, r3
 800bebc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bec0:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bec4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bec8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800becc:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800bed0:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bed2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800bed6:	ee07 3a90 	vmov	s15, r3
 800beda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bede:	ee77 7a86 	vadd.f32	s15, s15, s12
 800bee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bee6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800beea:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800beee:	4770      	bx	lr
 800bef0:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800bef2:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800bef6:	6082      	str	r2, [r0, #8]
}
 800bef8:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800befa:	6819      	ldr	r1, [r3, #0]
 800befc:	0689      	lsls	r1, r1, #26
 800befe:	d527      	bpl.n	800bf50 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf00:	681c      	ldr	r4, [r3, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf02:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf06:	4919      	ldr	r1, [pc, #100]	; (800bf6c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf08:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bf0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf0e:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf16:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800bf68 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800bf1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf1e:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf20:	ee06 3a90 	vmov	s13, r3
 800bf24:	ee05 1a90 	vmov	s11, r1
 800bf28:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bf2c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800bf30:	ee76 6a86 	vadd.f32	s13, s13, s12
 800bf34:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800bf38:	eee7 6a05 	vfma.f32	s13, s14, s10
 800bf3c:	ee66 6a26 	vmul.f32	s13, s12, s13
 800bf40:	e7a4      	b.n	800be8c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf42:	ee07 2a90 	vmov	s15, r2
 800bf46:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800bf70 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800bf4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf4e:	e78a      	b.n	800be66 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf50:	ee07 2a90 	vmov	s15, r2
 800bf54:	eddf 6a07 	vldr	s13, [pc, #28]	; 800bf74 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800bf58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf5c:	e783      	b.n	800be66 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800bf5e:	bf00      	nop
 800bf60:	58024400 	.word	0x58024400
 800bf64:	4a742400 	.word	0x4a742400
 800bf68:	39000000 	.word	0x39000000
 800bf6c:	03d09000 	.word	0x03d09000
 800bf70:	4bbebc20 	.word	0x4bbebc20
 800bf74:	4c742400 	.word	0x4c742400

0800bf78 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf78:	4b4f      	ldr	r3, [pc, #316]	; (800c0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800bf7a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf7c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800bf7e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bf80:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800bf82:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800bf86:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bf8a:	6c5c      	ldr	r4, [r3, #68]	; 0x44
  if (pll3m != 0U)
 800bf8c:	d05c      	beq.n	800c048 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bf8e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bf92:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf96:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bf9a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800bf9e:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bfa0:	ee07 4a90 	vmov	s15, r4
 800bfa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800bfa8:	d003      	beq.n	800bfb2 <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800bfaa:	2902      	cmp	r1, #2
 800bfac:	d075      	beq.n	800c09a <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 800bfae:	2900      	cmp	r1, #0
 800bfb0:	d04f      	beq.n	800c052 <HAL_RCCEx_GetPLL3ClockFreq+0xda>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bfb2:	ee07 2a90 	vmov	s15, r2
 800bfb6:	eddf 6a41 	vldr	s13, [pc, #260]	; 800c0bc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800bfba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfc0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800bfc4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800bfc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfcc:	ee06 3a90 	vmov	s13, r3
 800bfd0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800bfd4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bfd8:	ee76 6a85 	vadd.f32	s13, s13, s10
 800bfdc:	eee7 6a25 	vfma.f32	s13, s14, s11
 800bfe0:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800bfe4:	4a34      	ldr	r2, [pc, #208]	; (800c0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800bfe6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bfea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bfec:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800bff0:	ee07 3a10 	vmov	s14, r3
 800bff4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800bff8:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800bffa:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c006:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c00a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c00c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c010:	ee07 3a10 	vmov	s14, r3
 800c014:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c018:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c01c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c024:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c028:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c02a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c02e:	ee07 3a90 	vmov	s15, r3
 800c032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c036:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c03a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c03e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c042:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800c046:	4770      	bx	lr
 800c048:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c04a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c04e:	6082      	str	r2, [r0, #8]
}
 800c050:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c052:	6819      	ldr	r1, [r3, #0]
 800c054:	0689      	lsls	r1, r1, #26
 800c056:	d527      	bpl.n	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c058:	681c      	ldr	r4, [r3, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c05a:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c05e:	4919      	ldr	r1, [pc, #100]	; (800c0c4 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c060:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c066:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c06a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c06e:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800c072:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c076:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c078:	ee06 3a90 	vmov	s13, r3
 800c07c:	ee05 1a90 	vmov	s11, r1
 800c080:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c084:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c088:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c08c:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800c090:	eee7 6a05 	vfma.f32	s13, s14, s10
 800c094:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c098:	e7a4      	b.n	800bfe4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c09a:	ee07 2a90 	vmov	s15, r2
 800c09e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800c0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800c0a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0a6:	e78a      	b.n	800bfbe <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c0a8:	ee07 2a90 	vmov	s15, r2
 800c0ac:	eddf 6a07 	vldr	s13, [pc, #28]	; 800c0cc <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800c0b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0b4:	e783      	b.n	800bfbe <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800c0b6:	bf00      	nop
 800c0b8:	58024400 	.word	0x58024400
 800c0bc:	4a742400 	.word	0x4a742400
 800c0c0:	39000000 	.word	0x39000000
 800c0c4:	03d09000 	.word	0x03d09000
 800c0c8:	4bbebc20 	.word	0x4bbebc20
 800c0cc:	4c742400 	.word	0x4c742400

0800c0d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c0d0:	4b4f      	ldr	r3, [pc, #316]	; (800c210 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 800c0d2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c0d4:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c0d6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c0d8:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 800c0da:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c0de:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c0e2:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  if (pll1m != 0U)
 800c0e4:	d05c      	beq.n	800c1a0 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c0e6:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c0ea:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c0ee:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c0f2:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800c0f6:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c0f8:	ee07 4a90 	vmov	s15, r4
 800c0fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800c100:	d07e      	beq.n	800c200 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800c102:	2902      	cmp	r1, #2
 800c104:	d075      	beq.n	800c1f2 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 800c106:	2900      	cmp	r1, #0
 800c108:	d04f      	beq.n	800c1aa <HAL_RCCEx_GetPLL1ClockFreq+0xda>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c10a:	ee07 2a90 	vmov	s15, r2
 800c10e:	eddf 6a41 	vldr	s13, [pc, #260]	; 800c214 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800c112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c118:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800c11c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c218 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800c120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c124:	ee06 3a90 	vmov	s13, r3
 800c128:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800c12c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c130:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c134:	eee7 6a25 	vfma.f32	s13, s14, s11
 800c138:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c13c:	4a34      	ldr	r2, [pc, #208]	; (800c210 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 800c13e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c142:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c144:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800c148:	ee07 3a10 	vmov	s14, r3
 800c14c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800c150:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c152:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c15a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c15e:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c162:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c164:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c168:	ee07 3a10 	vmov	s14, r3
 800c16c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c170:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c174:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c178:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c17c:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c180:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c182:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c186:	ee07 3a90 	vmov	s15, r3
 800c18a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c18e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c196:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c19a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800c19e:	4770      	bx	lr
 800c1a0:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c1a2:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c1a6:	6082      	str	r2, [r0, #8]
}
 800c1a8:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c1aa:	6819      	ldr	r1, [r3, #0]
 800c1ac:	0689      	lsls	r1, r1, #26
 800c1ae:	d5ac      	bpl.n	800c10a <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1b0:	681c      	ldr	r4, [r3, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1b2:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1b6:	4919      	ldr	r1, [pc, #100]	; (800c21c <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1b8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c1bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1be:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1c6:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c218 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800c1ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1ce:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1d0:	ee06 3a90 	vmov	s13, r3
 800c1d4:	ee05 1a90 	vmov	s11, r1
 800c1d8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c1dc:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c1e0:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c1e4:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800c1e8:	eee7 6a05 	vfma.f32	s13, s14, s10
 800c1ec:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c1f0:	e7a4      	b.n	800c13c <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1f2:	ee07 2a90 	vmov	s15, r2
 800c1f6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800c220 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800c1fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1fe:	e78a      	b.n	800c116 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c200:	ee07 2a90 	vmov	s15, r2
 800c204:	eddf 6a07 	vldr	s13, [pc, #28]	; 800c224 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 800c208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c20c:	e783      	b.n	800c116 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800c20e:	bf00      	nop
 800c210:	58024400 	.word	0x58024400
 800c214:	4c742400 	.word	0x4c742400
 800c218:	39000000 	.word	0x39000000
 800c21c:	03d09000 	.word	0x03d09000
 800c220:	4bbebc20 	.word	0x4bbebc20
 800c224:	4a742400 	.word	0x4a742400

0800c228 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c228:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800c22c:	430b      	orrs	r3, r1
{
 800c22e:	b500      	push	{lr}
 800c230:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c232:	f000 8084 	beq.w	800c33e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c236:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 800c23a:	430b      	orrs	r3, r1
 800c23c:	d039      	beq.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c23e:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800c242:	430b      	orrs	r3, r1
 800c244:	f000 80e6 	beq.w	800c414 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c248:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800c24c:	430b      	orrs	r3, r1
 800c24e:	f000 8089 	beq.w	800c364 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c252:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 800c256:	430b      	orrs	r3, r1
 800c258:	d061      	beq.n	800c31e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c25a:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800c25e:	430b      	orrs	r3, r1
 800c260:	f000 8112 	beq.w	800c488 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c264:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 800c268:	430b      	orrs	r3, r1
 800c26a:	f000 80a3 	beq.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c26e:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800c272:	430b      	orrs	r3, r1
 800c274:	f000 80fa 	beq.w	800c46c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c278:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 800c27c:	430b      	orrs	r3, r1
 800c27e:	f000 8143 	beq.w	800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c282:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 800c286:	ea50 0301 	orrs.w	r3, r0, r1
 800c28a:	d137      	bne.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c28c:	4a99      	ldr	r2, [pc, #612]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c28e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c290:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800c294:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c298:	f000 8083 	beq.w	800c3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c29c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2a0:	f000 8156 	beq.w	800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800c2a4:	bb53      	cbnz	r3, 800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c2a6:	6810      	ldr	r0, [r2, #0]
 800c2a8:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800c2ac:	d044      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = HSE_VALUE;
 800c2ae:	4892      	ldr	r0, [pc, #584]	; (800c4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800c2b0:	e042      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c2b2:	4a90      	ldr	r2, [pc, #576]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c2b4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c2b6:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 800c2ba:	2b80      	cmp	r3, #128	; 0x80
 800c2bc:	f000 80a5 	beq.w	800c40a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c2c0:	d920      	bls.n	800c304 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800c2c2:	2bc0      	cmp	r3, #192	; 0xc0
 800c2c4:	d037      	beq.n	800c336 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c2c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c2ca:	d117      	bne.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c2cc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c2ce:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c2d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c2d4:	0749      	lsls	r1, r1, #29
 800c2d6:	d502      	bpl.n	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	f000 80c1 	beq.w	800c460 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c2de:	4a85      	ldr	r2, [pc, #532]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c2e0:	6812      	ldr	r2, [r2, #0]
 800c2e2:	05d0      	lsls	r0, r2, #23
 800c2e4:	d503      	bpl.n	800c2ee <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800c2e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c2ea:	f000 8101 	beq.w	800c4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c2ee:	4a81      	ldr	r2, [pc, #516]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c2f0:	6812      	ldr	r2, [r2, #0]
 800c2f2:	0391      	lsls	r1, r2, #14
 800c2f4:	d502      	bpl.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c2f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2fa:	d0d8      	beq.n	800c2ae <HAL_RCCEx_GetPeriphCLKFreq+0x86>
    switch (srcclk)
 800c2fc:	2000      	movs	r0, #0
}
 800c2fe:	b005      	add	sp, #20
 800c300:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800c304:	2b00      	cmp	r3, #0
 800c306:	d04c      	beq.n	800c3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c308:	2b40      	cmp	r3, #64	; 0x40
 800c30a:	d1f7      	bne.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c30c:	6810      	ldr	r0, [r2, #0]
 800c30e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c312:	d011      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c314:	a801      	add	r0, sp, #4
 800c316:	f7ff fd83 	bl	800be20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c31a:	9801      	ldr	r0, [sp, #4]
 800c31c:	e00c      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c31e:	4a75      	ldr	r2, [pc, #468]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c320:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c322:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 800c326:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c32a:	d06e      	beq.n	800c40a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c32c:	d937      	bls.n	800c39e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c32e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c332:	f040 8087 	bne.w	800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c336:	4871      	ldr	r0, [pc, #452]	; (800c4fc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 800c338:	b005      	add	sp, #20
 800c33a:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c33e:	4b6d      	ldr	r3, [pc, #436]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c342:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800c346:	2b04      	cmp	r3, #4
 800c348:	d8d8      	bhi.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c34a:	a201      	add	r2, pc, #4	; (adr r2, 800c350 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800c34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c350:	0800c3f3 	.word	0x0800c3f3
 800c354:	0800c3cf 	.word	0x0800c3cf
 800c358:	0800c3df 	.word	0x0800c3df
 800c35c:	0800c337 	.word	0x0800c337
 800c360:	0800c3db 	.word	0x0800c3db
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c364:	4a63      	ldr	r2, [pc, #396]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c366:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c368:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 800c36c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c370:	d04b      	beq.n	800c40a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c372:	d944      	bls.n	800c3fe <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800c374:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c378:	d0dd      	beq.n	800c336 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c37a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c37e:	d1bd      	bne.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c380:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c382:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c384:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c388:	0752      	lsls	r2, r2, #29
 800c38a:	d5a8      	bpl.n	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d1a6      	bne.n	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c390:	4b58      	ldr	r3, [pc, #352]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c392:	485b      	ldr	r0, [pc, #364]	; (800c500 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c39a:	40d8      	lsrs	r0, r3
 800c39c:	e7cc      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d154      	bne.n	800c44c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c3a2:	6810      	ldr	r0, [r2, #0]
 800c3a4:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c3a8:	d0c6      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c3aa:	a801      	add	r0, sp, #4
 800c3ac:	f7ff fe90 	bl	800c0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c3b0:	9802      	ldr	r0, [sp, #8]
 800c3b2:	e7c1      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c3b4:	4a4f      	ldr	r2, [pc, #316]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3b6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c3b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 800c3bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3c0:	f000 80d0 	beq.w	800c564 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 800c3c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c3c8:	d0da      	beq.n	800c380 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d196      	bne.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c3ce:	4b49      	ldr	r3, [pc, #292]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3d0:	6818      	ldr	r0, [r3, #0]
 800c3d2:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c3d6:	d0af      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c3d8:	e79c      	b.n	800c314 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c3da:	4a46      	ldr	r2, [pc, #280]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3dc:	e776      	b.n	800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c3de:	4b45      	ldr	r3, [pc, #276]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3e0:	6818      	ldr	r0, [r3, #0]
 800c3e2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c3e6:	d0a7      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3e8:	a801      	add	r0, sp, #4
 800c3ea:	f7ff fdc5 	bl	800bf78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c3ee:	9801      	ldr	r0, [sp, #4]
 800c3f0:	e7a2      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c3f2:	4b40      	ldr	r3, [pc, #256]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3f4:	6818      	ldr	r0, [r3, #0]
 800c3f6:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c3fa:	d09d      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c3fc:	e7d5      	b.n	800c3aa <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d0cf      	beq.n	800c3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c402:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c406:	d081      	beq.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c408:	e778      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c40a:	6810      	ldr	r0, [r2, #0]
 800c40c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c410:	d092      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c412:	e7e9      	b.n	800c3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c414:	4a37      	ldr	r2, [pc, #220]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c416:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c418:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 800c41c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c420:	d0f3      	beq.n	800c40a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c422:	d806      	bhi.n	800c432 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800c424:	2b00      	cmp	r3, #0
 800c426:	d0bc      	beq.n	800c3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c428:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c42c:	f43f af6e 	beq.w	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c430:	e764      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c432:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c436:	f43f af7e 	beq.w	800c336 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c43a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c43e:	f43f af45 	beq.w	800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 800c442:	e75b      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    switch (srcclk)
 800c444:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c448:	d09a      	beq.n	800c380 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c44a:	e757      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c44c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c450:	f43f af5c 	beq.w	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c454:	e752      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c456:	6810      	ldr	r0, [r2, #0]
 800c458:	f010 0004 	ands.w	r0, r0, #4
 800c45c:	f43f af6c 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c460:	6813      	ldr	r3, [r2, #0]
 800c462:	4827      	ldr	r0, [pc, #156]	; (800c500 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c464:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c468:	40d8      	lsrs	r0, r3
 800c46a:	e765      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c46c:	4b21      	ldr	r3, [pc, #132]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c46e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 800c470:	03d2      	lsls	r2, r2, #15
 800c472:	d5bf      	bpl.n	800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c474:	6818      	ldr	r0, [r3, #0]
 800c476:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c47a:	f43f af5d 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c47e:	a801      	add	r0, sp, #4
 800c480:	f7ff fcce 	bl	800be20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c484:	9803      	ldr	r0, [sp, #12]
 800c486:	e757      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c488:	4a1a      	ldr	r2, [pc, #104]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c48a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c48c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 800c490:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c494:	d0df      	beq.n	800c456 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800c496:	d810      	bhi.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800c498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c49c:	d058      	beq.n	800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800c49e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4a2:	d118      	bne.n	800c4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4a4:	4b13      	ldr	r3, [pc, #76]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4a6:	6818      	ldr	r0, [r3, #0]
 800c4a8:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c4ac:	f43f af44 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4b0:	a801      	add	r0, sp, #4
 800c4b2:	f7ff fd61 	bl	800bf78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c4b6:	9802      	ldr	r0, [sp, #8]
 800c4b8:	e73e      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c4ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c4be:	d012      	beq.n	800c4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 800c4c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c4c4:	f47f af1a 	bne.w	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c4c8:	4b0a      	ldr	r3, [pc, #40]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4ca:	6818      	ldr	r0, [r3, #0]
 800c4cc:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800c4d0:	f43f af32 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c4d4:	e6eb      	b.n	800c2ae <HAL_RCCEx_GetPeriphCLKFreq+0x86>
    switch (srcclk)
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	f47f af10 	bne.w	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
}
 800c4dc:	b005      	add	sp, #20
 800c4de:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800c4e2:	f7fe bd0b 	b.w	800aefc <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c4e6:	6810      	ldr	r0, [r2, #0]
 800c4e8:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800c4ec:	f43f af24 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = CSI_VALUE;
 800c4f0:	4804      	ldr	r0, [pc, #16]	; (800c504 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800c4f2:	e721      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c4f4:	58024400 	.word	0x58024400
 800c4f8:	017d7840 	.word	0x017d7840
 800c4fc:	00bb8000 	.word	0x00bb8000
 800c500:	03d09000 	.word	0x03d09000
 800c504:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c508:	4b28      	ldr	r3, [pc, #160]	; (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c50a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c50c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800c510:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c514:	d037      	beq.n	800c586 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800c516:	d814      	bhi.n	800c542 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800c518:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c51c:	d03f      	beq.n	800c59e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800c51e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c522:	d0bf      	beq.n	800c4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800c524:	2b00      	cmp	r3, #0
 800c526:	f47f aee9 	bne.w	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c52a:	f7fe fca7 	bl	800ae7c <HAL_RCC_GetHCLKFreq>
 800c52e:	4b1f      	ldr	r3, [pc, #124]	; (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c530:	4a1f      	ldr	r2, [pc, #124]	; (800c5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800c532:	6a1b      	ldr	r3, [r3, #32]
 800c534:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c538:	5cd3      	ldrb	r3, [r2, r3]
 800c53a:	f003 031f 	and.w	r3, r3, #31
 800c53e:	40d8      	lsrs	r0, r3
        break;
 800c540:	e6fa      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c546:	d017      	beq.n	800c578 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 800c548:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c54c:	d0bc      	beq.n	800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800c54e:	e6d5      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c550:	6810      	ldr	r0, [r2, #0]
 800c552:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c556:	f43f aeef 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c55a:	a801      	add	r0, sp, #4
 800c55c:	f7ff fc60 	bl	800be20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c560:	9802      	ldr	r0, [sp, #8]
 800c562:	e6e9      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c564:	6810      	ldr	r0, [r2, #0]
 800c566:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c56a:	f43f aee5 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c56e:	a801      	add	r0, sp, #4
 800c570:	f7ff fd02 	bl	800bf78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c574:	9803      	ldr	r0, [sp, #12]
 800c576:	e6df      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c578:	4b0c      	ldr	r3, [pc, #48]	; (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c57a:	6818      	ldr	r0, [r3, #0]
 800c57c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800c580:	f43f aeda 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c584:	e7b4      	b.n	800c4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c586:	4b09      	ldr	r3, [pc, #36]	; (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c588:	6818      	ldr	r0, [r3, #0]
 800c58a:	f010 0004 	ands.w	r0, r0, #4
 800c58e:	f43f aed3 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	4807      	ldr	r0, [pc, #28]	; (800c5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800c596:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c59a:	40d8      	lsrs	r0, r3
 800c59c:	e6cc      	b.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c59e:	4b03      	ldr	r3, [pc, #12]	; (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c5a0:	6818      	ldr	r0, [r3, #0]
 800c5a2:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c5a6:	f43f aec7 	beq.w	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c5aa:	e7d6      	b.n	800c55a <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800c5ac:	58024400 	.word	0x58024400
 800c5b0:	0801ce30 	.word	0x0801ce30
 800c5b4:	03d09000 	.word	0x03d09000

0800c5b8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	f000 80a5 	beq.w	800c708 <HAL_TIM_Base_Init+0x150>
{
 800c5be:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c5c0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c5c4:	4604      	mov	r4, r0
 800c5c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d076      	beq.n	800c6bc <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5ce:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c5d0:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5d2:	494e      	ldr	r1, [pc, #312]	; (800c70c <HAL_TIM_Base_Init+0x154>)
 800c5d4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800c5d8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5dc:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800c5e0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5e2:	fab1 f181 	clz	r1, r1
 800c5e6:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800c5ea:	d027      	beq.n	800c63c <HAL_TIM_Base_Init+0x84>
 800c5ec:	bb31      	cbnz	r1, 800c63c <HAL_TIM_Base_Init+0x84>
 800c5ee:	4848      	ldr	r0, [pc, #288]	; (800c710 <HAL_TIM_Base_Init+0x158>)
 800c5f0:	4d48      	ldr	r5, [pc, #288]	; (800c714 <HAL_TIM_Base_Init+0x15c>)
 800c5f2:	4282      	cmp	r2, r0
 800c5f4:	d067      	beq.n	800c6c6 <HAL_TIM_Base_Init+0x10e>
 800c5f6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c5fa:	4282      	cmp	r2, r0
 800c5fc:	d063      	beq.n	800c6c6 <HAL_TIM_Base_Init+0x10e>
 800c5fe:	1b55      	subs	r5, r2, r5
 800c600:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c604:	fab5 f585 	clz	r5, r5
 800c608:	4282      	cmp	r2, r0
 800c60a:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800c60e:	d063      	beq.n	800c6d8 <HAL_TIM_Base_Init+0x120>
 800c610:	2d00      	cmp	r5, #0
 800c612:	d161      	bne.n	800c6d8 <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c614:	4840      	ldr	r0, [pc, #256]	; (800c718 <HAL_TIM_Base_Init+0x160>)
 800c616:	4941      	ldr	r1, [pc, #260]	; (800c71c <HAL_TIM_Base_Init+0x164>)
 800c618:	428a      	cmp	r2, r1
 800c61a:	bf18      	it	ne
 800c61c:	4282      	cmpne	r2, r0
 800c61e:	d065      	beq.n	800c6ec <HAL_TIM_Base_Init+0x134>
 800c620:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c624:	428a      	cmp	r2, r1
 800c626:	d061      	beq.n	800c6ec <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c628:	69a0      	ldr	r0, [r4, #24]
 800c62a:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c62e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c630:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c632:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c634:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c636:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c638:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c63a:	e023      	b.n	800c684 <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c63c:	4d35      	ldr	r5, [pc, #212]	; (800c714 <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c63e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c642:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c644:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800c646:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c648:	fab5 f585 	clz	r5, r5
 800c64c:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c64e:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c654:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c656:	69a0      	ldr	r0, [r4, #24]
 800c658:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c65c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c65e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c660:	68e3      	ldr	r3, [r4, #12]
 800c662:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c664:	6863      	ldr	r3, [r4, #4]
 800c666:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c668:	b951      	cbnz	r1, 800c680 <HAL_TIM_Base_Init+0xc8>
 800c66a:	b94d      	cbnz	r5, 800c680 <HAL_TIM_Base_Init+0xc8>
 800c66c:	492a      	ldr	r1, [pc, #168]	; (800c718 <HAL_TIM_Base_Init+0x160>)
 800c66e:	4b2b      	ldr	r3, [pc, #172]	; (800c71c <HAL_TIM_Base_Init+0x164>)
 800c670:	429a      	cmp	r2, r3
 800c672:	bf18      	it	ne
 800c674:	428a      	cmpne	r2, r1
 800c676:	d003      	beq.n	800c680 <HAL_TIM_Base_Init+0xc8>
 800c678:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d101      	bne.n	800c684 <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c680:	6963      	ldr	r3, [r4, #20]
 800c682:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c684:	2301      	movs	r3, #1
  return HAL_OK;
 800c686:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800c688:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c68a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c68e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800c692:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800c696:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800c69a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800c69e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c6a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c6a6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800c6aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c6ae:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800c6b2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c6b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c6ba:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c6bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c6c0:	f7f9 ff3a 	bl	8006538 <HAL_TIM_Base_MspInit>
 800c6c4:	e783      	b.n	800c5ce <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6c6:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c6c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c6cc:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6ce:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800c6d2:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6d4:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6d6:	e7ba      	b.n	800c64e <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800c6d8:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c6da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c6de:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6e0:	480f      	ldr	r0, [pc, #60]	; (800c720 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6e2:	4282      	cmp	r2, r0
 800c6e4:	d0b3      	beq.n	800c64e <HAL_TIM_Base_Init+0x96>
 800c6e6:	2d00      	cmp	r5, #0
 800c6e8:	d1b1      	bne.n	800c64e <HAL_TIM_Base_Init+0x96>
 800c6ea:	e793      	b.n	800c614 <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c6ec:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c6ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c6f2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c6f4:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c6f6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c6f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c6fc:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800c6fe:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800c700:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c702:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c704:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c706:	e7b1      	b.n	800c66c <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800c708:	2001      	movs	r0, #1
}
 800c70a:	4770      	bx	lr
 800c70c:	40010000 	.word	0x40010000
 800c710:	40000400 	.word	0x40000400
 800c714:	40010400 	.word	0x40010400
 800c718:	40014000 	.word	0x40014000
 800c71c:	40014400 	.word	0x40014400
 800c720:	40000c00 	.word	0x40000c00

0800c724 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800c724:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d13d      	bne.n	800c7a8 <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c72c:	6802      	ldr	r2, [r0, #0]
 800c72e:	4b23      	ldr	r3, [pc, #140]	; (800c7bc <HAL_TIM_Base_Start+0x98>)
 800c730:	4923      	ldr	r1, [pc, #140]	; (800c7c0 <HAL_TIM_Base_Start+0x9c>)
 800c732:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800c736:	bf18      	it	ne
 800c738:	429a      	cmpne	r2, r3
{
 800c73a:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c73c:	bf0c      	ite	eq
 800c73e:	2301      	moveq	r3, #1
 800c740:	2300      	movne	r3, #0
 800c742:	4d20      	ldr	r5, [pc, #128]	; (800c7c4 <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800c744:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c746:	42aa      	cmp	r2, r5
 800c748:	bf08      	it	eq
 800c74a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c74e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c752:	4c1d      	ldr	r4, [pc, #116]	; (800c7c8 <HAL_TIM_Base_Start+0xa4>)
 800c754:	428a      	cmp	r2, r1
 800c756:	bf08      	it	eq
 800c758:	f043 0301 	orreq.w	r3, r3, #1
 800c75c:	481b      	ldr	r0, [pc, #108]	; (800c7cc <HAL_TIM_Base_Start+0xa8>)
 800c75e:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800c762:	42a2      	cmp	r2, r4
 800c764:	bf08      	it	eq
 800c766:	f043 0301 	orreq.w	r3, r3, #1
 800c76a:	4282      	cmp	r2, r0
 800c76c:	bf08      	it	eq
 800c76e:	f043 0301 	orreq.w	r3, r3, #1
 800c772:	428a      	cmp	r2, r1
 800c774:	bf08      	it	eq
 800c776:	f043 0301 	orreq.w	r3, r3, #1
 800c77a:	b933      	cbnz	r3, 800c78a <HAL_TIM_Base_Start+0x66>
 800c77c:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800c780:	1a10      	subs	r0, r2, r0
 800c782:	fab0 f080 	clz	r0, r0
 800c786:	0940      	lsrs	r0, r0, #5
 800c788:	b198      	cbz	r0, 800c7b2 <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c78a:	6891      	ldr	r1, [r2, #8]
 800c78c:	4b10      	ldr	r3, [pc, #64]	; (800c7d0 <HAL_TIM_Base_Start+0xac>)
 800c78e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c790:	2b06      	cmp	r3, #6
 800c792:	d00b      	beq.n	800c7ac <HAL_TIM_Base_Start+0x88>
 800c794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c798:	d008      	beq.n	800c7ac <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800c79a:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c79c:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800c79e:	f043 0301 	orr.w	r3, r3, #1
 800c7a2:	6013      	str	r3, [r2, #0]
}
 800c7a4:	bc30      	pop	{r4, r5}
 800c7a6:	4770      	bx	lr
    return HAL_ERROR;
 800c7a8:	2001      	movs	r0, #1
}
 800c7aa:	4770      	bx	lr
  return HAL_OK;
 800c7ac:	2000      	movs	r0, #0
}
 800c7ae:	bc30      	pop	{r4, r5}
 800c7b0:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800c7b2:	6813      	ldr	r3, [r2, #0]
 800c7b4:	f043 0301 	orr.w	r3, r3, #1
 800c7b8:	6013      	str	r3, [r2, #0]
 800c7ba:	e7f3      	b.n	800c7a4 <HAL_TIM_Base_Start+0x80>
 800c7bc:	40010000 	.word	0x40010000
 800c7c0:	40000800 	.word	0x40000800
 800c7c4:	40000400 	.word	0x40000400
 800c7c8:	40000c00 	.word	0x40000c00
 800c7cc:	40010400 	.word	0x40010400
 800c7d0:	00010007 	.word	0x00010007

0800c7d4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800c7d4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	d141      	bne.n	800c860 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c7dc:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c7de:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7e0:	4b24      	ldr	r3, [pc, #144]	; (800c874 <HAL_TIM_Base_Start_IT+0xa0>)
 800c7e2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800c7e6:	bf18      	it	ne
 800c7e8:	429a      	cmpne	r2, r3
{
 800c7ea:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7ec:	bf0c      	ite	eq
 800c7ee:	2301      	moveq	r3, #1
 800c7f0:	2300      	movne	r3, #0
 800c7f2:	4d21      	ldr	r5, [pc, #132]	; (800c878 <HAL_TIM_Base_Start_IT+0xa4>)
 800c7f4:	4c21      	ldr	r4, [pc, #132]	; (800c87c <HAL_TIM_Base_Start_IT+0xa8>)
 800c7f6:	42aa      	cmp	r2, r5
 800c7f8:	bf08      	it	eq
 800c7fa:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c7fe:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c802:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c804:	42a2      	cmp	r2, r4
 800c806:	bf08      	it	eq
 800c808:	f043 0301 	orreq.w	r3, r3, #1
 800c80c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c810:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c814:	481a      	ldr	r0, [pc, #104]	; (800c880 <HAL_TIM_Base_Start_IT+0xac>)
 800c816:	42a2      	cmp	r2, r4
 800c818:	bf08      	it	eq
 800c81a:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c81e:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c820:	4282      	cmp	r2, r0
 800c822:	bf08      	it	eq
 800c824:	f043 0301 	orreq.w	r3, r3, #1
 800c828:	4916      	ldr	r1, [pc, #88]	; (800c884 <HAL_TIM_Base_Start_IT+0xb0>)
 800c82a:	428a      	cmp	r2, r1
 800c82c:	bf08      	it	eq
 800c82e:	f043 0301 	orreq.w	r3, r3, #1
 800c832:	b933      	cbnz	r3, 800c842 <HAL_TIM_Base_Start_IT+0x6e>
 800c834:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800c838:	1a10      	subs	r0, r2, r0
 800c83a:	fab0 f080 	clz	r0, r0
 800c83e:	0940      	lsrs	r0, r0, #5
 800c840:	b198      	cbz	r0, 800c86a <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c842:	6891      	ldr	r1, [r2, #8]
 800c844:	4b10      	ldr	r3, [pc, #64]	; (800c888 <HAL_TIM_Base_Start_IT+0xb4>)
 800c846:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c848:	2b06      	cmp	r3, #6
 800c84a:	d00b      	beq.n	800c864 <HAL_TIM_Base_Start_IT+0x90>
 800c84c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c850:	d008      	beq.n	800c864 <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800c852:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c854:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800c856:	f043 0301 	orr.w	r3, r3, #1
 800c85a:	6013      	str	r3, [r2, #0]
}
 800c85c:	bc30      	pop	{r4, r5}
 800c85e:	4770      	bx	lr
    return HAL_ERROR;
 800c860:	2001      	movs	r0, #1
}
 800c862:	4770      	bx	lr
  return HAL_OK;
 800c864:	2000      	movs	r0, #0
}
 800c866:	bc30      	pop	{r4, r5}
 800c868:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800c86a:	6813      	ldr	r3, [r2, #0]
 800c86c:	f043 0301 	orr.w	r3, r3, #1
 800c870:	6013      	str	r3, [r2, #0]
 800c872:	e7f3      	b.n	800c85c <HAL_TIM_Base_Start_IT+0x88>
 800c874:	40010000 	.word	0x40010000
 800c878:	40000400 	.word	0x40000400
 800c87c:	40000800 	.word	0x40000800
 800c880:	40010400 	.word	0x40010400
 800c884:	40001800 	.word	0x40001800
 800c888:	00010007 	.word	0x00010007

0800c88c <HAL_TIM_IC_MspInit>:
 800c88c:	4770      	bx	lr
 800c88e:	bf00      	nop

0800c890 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800c890:	2800      	cmp	r0, #0
 800c892:	f000 80a5 	beq.w	800c9e0 <HAL_TIM_IC_Init+0x150>
{
 800c896:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800c898:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c89c:	4604      	mov	r4, r0
 800c89e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d076      	beq.n	800c994 <HAL_TIM_IC_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8a6:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c8a8:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8aa:	494e      	ldr	r1, [pc, #312]	; (800c9e4 <HAL_TIM_IC_Init+0x154>)
 800c8ac:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800c8b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8b4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800c8b8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8ba:	fab1 f181 	clz	r1, r1
 800c8be:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800c8c2:	d027      	beq.n	800c914 <HAL_TIM_IC_Init+0x84>
 800c8c4:	bb31      	cbnz	r1, 800c914 <HAL_TIM_IC_Init+0x84>
 800c8c6:	4848      	ldr	r0, [pc, #288]	; (800c9e8 <HAL_TIM_IC_Init+0x158>)
 800c8c8:	4d48      	ldr	r5, [pc, #288]	; (800c9ec <HAL_TIM_IC_Init+0x15c>)
 800c8ca:	4282      	cmp	r2, r0
 800c8cc:	d067      	beq.n	800c99e <HAL_TIM_IC_Init+0x10e>
 800c8ce:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c8d2:	4282      	cmp	r2, r0
 800c8d4:	d063      	beq.n	800c99e <HAL_TIM_IC_Init+0x10e>
 800c8d6:	1b55      	subs	r5, r2, r5
 800c8d8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c8dc:	fab5 f585 	clz	r5, r5
 800c8e0:	4282      	cmp	r2, r0
 800c8e2:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800c8e6:	d063      	beq.n	800c9b0 <HAL_TIM_IC_Init+0x120>
 800c8e8:	2d00      	cmp	r5, #0
 800c8ea:	d161      	bne.n	800c9b0 <HAL_TIM_IC_Init+0x120>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c8ec:	4840      	ldr	r0, [pc, #256]	; (800c9f0 <HAL_TIM_IC_Init+0x160>)
 800c8ee:	4941      	ldr	r1, [pc, #260]	; (800c9f4 <HAL_TIM_IC_Init+0x164>)
 800c8f0:	428a      	cmp	r2, r1
 800c8f2:	bf18      	it	ne
 800c8f4:	4282      	cmpne	r2, r0
 800c8f6:	d065      	beq.n	800c9c4 <HAL_TIM_IC_Init+0x134>
 800c8f8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c8fc:	428a      	cmp	r2, r1
 800c8fe:	d061      	beq.n	800c9c4 <HAL_TIM_IC_Init+0x134>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c900:	69a0      	ldr	r0, [r4, #24]
 800c902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c906:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c908:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c90a:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800c90c:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c90e:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c910:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c912:	e023      	b.n	800c95c <HAL_TIM_IC_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c914:	4d35      	ldr	r5, [pc, #212]	; (800c9ec <HAL_TIM_IC_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c91a:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c91c:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800c91e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c920:	fab5 f585 	clz	r5, r5
 800c924:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c926:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c92c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c92e:	69a0      	ldr	r0, [r4, #24]
 800c930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c934:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c936:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c938:	68e3      	ldr	r3, [r4, #12]
 800c93a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c93c:	6863      	ldr	r3, [r4, #4]
 800c93e:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c940:	b951      	cbnz	r1, 800c958 <HAL_TIM_IC_Init+0xc8>
 800c942:	b94d      	cbnz	r5, 800c958 <HAL_TIM_IC_Init+0xc8>
 800c944:	492a      	ldr	r1, [pc, #168]	; (800c9f0 <HAL_TIM_IC_Init+0x160>)
 800c946:	4b2b      	ldr	r3, [pc, #172]	; (800c9f4 <HAL_TIM_IC_Init+0x164>)
 800c948:	429a      	cmp	r2, r3
 800c94a:	bf18      	it	ne
 800c94c:	428a      	cmpne	r2, r1
 800c94e:	d003      	beq.n	800c958 <HAL_TIM_IC_Init+0xc8>
 800c950:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c954:	429a      	cmp	r2, r3
 800c956:	d101      	bne.n	800c95c <HAL_TIM_IC_Init+0xcc>
    TIMx->RCR = Structure->RepetitionCounter;
 800c958:	6963      	ldr	r3, [r4, #20]
 800c95a:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800c95c:	2301      	movs	r3, #1
  return HAL_OK;
 800c95e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800c960:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c962:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c966:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800c96a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800c96e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800c972:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800c976:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c97a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c97e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800c982:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c986:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800c98a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c98e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c992:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c994:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800c998:	f7ff ff78 	bl	800c88c <HAL_TIM_IC_MspInit>
 800c99c:	e783      	b.n	800c8a6 <HAL_TIM_IC_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c99e:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c9a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c9a4:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9a6:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800c9aa:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9ac:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9ae:	e7ba      	b.n	800c926 <HAL_TIM_IC_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800c9b0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c9b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c9b6:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9b8:	480f      	ldr	r0, [pc, #60]	; (800c9f8 <HAL_TIM_IC_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9ba:	4282      	cmp	r2, r0
 800c9bc:	d0b3      	beq.n	800c926 <HAL_TIM_IC_Init+0x96>
 800c9be:	2d00      	cmp	r5, #0
 800c9c0:	d1b1      	bne.n	800c926 <HAL_TIM_IC_Init+0x96>
 800c9c2:	e793      	b.n	800c8ec <HAL_TIM_IC_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9c4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9ca:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9cc:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9ce:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c9d4:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800c9d6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800c9d8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9da:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c9dc:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c9de:	e7b1      	b.n	800c944 <HAL_TIM_IC_Init+0xb4>
    return HAL_ERROR;
 800c9e0:	2001      	movs	r0, #1
}
 800c9e2:	4770      	bx	lr
 800c9e4:	40010000 	.word	0x40010000
 800c9e8:	40000400 	.word	0x40000400
 800c9ec:	40010400 	.word	0x40010400
 800c9f0:	40014000 	.word	0x40014000
 800c9f4:	40014400 	.word	0x40014400
 800c9f8:	40000c00 	.word	0x40000c00

0800c9fc <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	f000 80cc 	beq.w	800cb9a <HAL_TIM_Encoder_Init+0x19e>
{
 800ca02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800ca04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ca08:	4604      	mov	r4, r0
 800ca0a:	460d      	mov	r5, r1
 800ca0c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f000 809b 	beq.w	800cb4c <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ca16:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800ca18:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ca1a:	4a61      	ldr	r2, [pc, #388]	; (800cba0 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800ca1c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ca24:	6899      	ldr	r1, [r3, #8]
 800ca26:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca2a:	495e      	ldr	r1, [pc, #376]	; (800cba4 <HAL_TIM_Encoder_Init+0x1a8>)
 800ca2c:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ca30:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800ca32:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca34:	fab1 f181 	clz	r1, r1
 800ca38:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800ca3c:	d02b      	beq.n	800ca96 <HAL_TIM_Encoder_Init+0x9a>
 800ca3e:	bb51      	cbnz	r1, 800ca96 <HAL_TIM_Encoder_Init+0x9a>
 800ca40:	4859      	ldr	r0, [pc, #356]	; (800cba8 <HAL_TIM_Encoder_Init+0x1ac>)
 800ca42:	4283      	cmp	r3, r0
 800ca44:	f000 8087 	beq.w	800cb56 <HAL_TIM_Encoder_Init+0x15a>
 800ca48:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ca4c:	4283      	cmp	r3, r0
 800ca4e:	f000 8082 	beq.w	800cb56 <HAL_TIM_Encoder_Init+0x15a>
 800ca52:	4e56      	ldr	r6, [pc, #344]	; (800cbac <HAL_TIM_Encoder_Init+0x1b0>)
 800ca54:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ca58:	1b9e      	subs	r6, r3, r6
 800ca5a:	4283      	cmp	r3, r0
 800ca5c:	fab6 f686 	clz	r6, r6
 800ca60:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800ca64:	f000 8081 	beq.w	800cb6a <HAL_TIM_Encoder_Init+0x16e>
 800ca68:	2e00      	cmp	r6, #0
 800ca6a:	d17e      	bne.n	800cb6a <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca6c:	4850      	ldr	r0, [pc, #320]	; (800cbb0 <HAL_TIM_Encoder_Init+0x1b4>)
 800ca6e:	4951      	ldr	r1, [pc, #324]	; (800cbb4 <HAL_TIM_Encoder_Init+0x1b8>)
 800ca70:	428b      	cmp	r3, r1
 800ca72:	bf18      	it	ne
 800ca74:	4283      	cmpne	r3, r0
 800ca76:	f000 8082 	beq.w	800cb7e <HAL_TIM_Encoder_Init+0x182>
 800ca7a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ca7e:	428b      	cmp	r3, r1
 800ca80:	d07d      	beq.n	800cb7e <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca82:	69a1      	ldr	r1, [r4, #24]
 800ca84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ca88:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca8a:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800ca8c:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800ca8e:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca90:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ca92:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca94:	e023      	b.n	800cade <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca96:	4e45      	ldr	r6, [pc, #276]	; (800cbac <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca98:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ca9c:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca9e:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800caa0:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800caa2:	fab6 f686 	clz	r6, r6
 800caa6:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800caa8:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800caaa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800caae:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cab0:	69a0      	ldr	r0, [r4, #24]
 800cab2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cab6:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800cab8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800caba:	68e2      	ldr	r2, [r4, #12]
 800cabc:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cabe:	6862      	ldr	r2, [r4, #4]
 800cac0:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cac2:	b951      	cbnz	r1, 800cada <HAL_TIM_Encoder_Init+0xde>
 800cac4:	b94e      	cbnz	r6, 800cada <HAL_TIM_Encoder_Init+0xde>
 800cac6:	493a      	ldr	r1, [pc, #232]	; (800cbb0 <HAL_TIM_Encoder_Init+0x1b4>)
 800cac8:	4a3a      	ldr	r2, [pc, #232]	; (800cbb4 <HAL_TIM_Encoder_Init+0x1b8>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	bf18      	it	ne
 800cace:	428b      	cmpne	r3, r1
 800cad0:	d003      	beq.n	800cada <HAL_TIM_Encoder_Init+0xde>
 800cad2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d101      	bne.n	800cade <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800cada:	6962      	ldr	r2, [r4, #20]
 800cadc:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cade:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800cae0:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cae2:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cae4:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cae8:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800caea:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800caec:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800caf0:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800caf2:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800caf4:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800caf8:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cafa:	492f      	ldr	r1, [pc, #188]	; (800cbb8 <HAL_TIM_Encoder_Init+0x1bc>)
 800cafc:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cafe:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cb00:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cb04:	68e9      	ldr	r1, [r5, #12]
 800cb06:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800cb08:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cb0a:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cb0e:	6a29      	ldr	r1, [r5, #32]
 800cb10:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cb14:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800cb16:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cb18:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800cb1c:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cb1e:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800cb22:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cb24:	4825      	ldr	r0, [pc, #148]	; (800cbbc <HAL_TIM_Encoder_Init+0x1c0>)
 800cb26:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cb2a:	4302      	orrs	r2, r0
  return HAL_OK;
 800cb2c:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800cb2e:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800cb30:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb32:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb36:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb3a:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb3e:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb42:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800cb46:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800cb4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800cb4c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800cb50:	f7f9 fd96 	bl	8006680 <HAL_TIM_Encoder_MspInit>
 800cb54:	e75f      	b.n	800ca16 <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb56:	4e15      	ldr	r6, [pc, #84]	; (800cbac <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cb58:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cb5c:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb5e:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800cb60:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb62:	fab6 f686 	clz	r6, r6
 800cb66:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cb68:	e79e      	b.n	800caa8 <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800cb6a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cb6c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cb70:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb72:	4813      	ldr	r0, [pc, #76]	; (800cbc0 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cb74:	4283      	cmp	r3, r0
 800cb76:	d097      	beq.n	800caa8 <HAL_TIM_Encoder_Init+0xac>
 800cb78:	2e00      	cmp	r6, #0
 800cb7a:	d195      	bne.n	800caa8 <HAL_TIM_Encoder_Init+0xac>
 800cb7c:	e776      	b.n	800ca6c <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cb7e:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cb80:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cb84:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cb86:	69a1      	ldr	r1, [r4, #24]
 800cb88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb8c:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb8e:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800cb90:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800cb92:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb94:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cb96:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb98:	e795      	b.n	800cac6 <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800cb9a:	2001      	movs	r0, #1
}
 800cb9c:	4770      	bx	lr
 800cb9e:	bf00      	nop
 800cba0:	fffebff8 	.word	0xfffebff8
 800cba4:	40010000 	.word	0x40010000
 800cba8:	40000400 	.word	0x40000400
 800cbac:	40010400 	.word	0x40010400
 800cbb0:	40014000 	.word	0x40014000
 800cbb4:	40014400 	.word	0x40014400
 800cbb8:	fffffcfc 	.word	0xfffffcfc
 800cbbc:	ffff0303 	.word	0xffff0303
 800cbc0:	40000c00 	.word	0x40000c00

0800cbc4 <HAL_TIM_Encoder_Start>:
{
 800cbc4:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cbc6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800cbca:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cbce:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cbd2:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800cbd4:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cbd8:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800cbda:	b9c1      	cbnz	r1, 800cc0e <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	d123      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
 800cbe0:	2a01      	cmp	r2, #1
 800cbe2:	d121      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cbe4:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbe6:	2302      	movs	r3, #2
 800cbe8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbec:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cbf0:	6a13      	ldr	r3, [r2, #32]
 800cbf2:	f023 0301 	bic.w	r3, r3, #1
 800cbf6:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cbf8:	6a13      	ldr	r3, [r2, #32]
 800cbfa:	f043 0301 	orr.w	r3, r3, #1
 800cbfe:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800cc00:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800cc02:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800cc04:	f043 0301 	orr.w	r3, r3, #1
 800cc08:	6013      	str	r3, [r2, #0]
}
 800cc0a:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800cc0e:	2904      	cmp	r1, #4
 800cc10:	fa5f fc8c 	uxtb.w	ip, ip
 800cc14:	fa5f fe8e 	uxtb.w	lr, lr
 800cc18:	d027      	beq.n	800cc6a <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc1a:	2b01      	cmp	r3, #1
 800cc1c:	d104      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
 800cc1e:	f1bc 0f01 	cmp.w	ip, #1
 800cc22:	d101      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cc24:	2a01      	cmp	r2, #1
 800cc26:	d002      	beq.n	800cc2e <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800cc28:	2001      	movs	r0, #1
}
 800cc2a:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cc2e:	f1be 0f01 	cmp.w	lr, #1
 800cc32:	d1f9      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc34:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cc36:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc38:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc3c:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc40:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc44:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800cc48:	6a13      	ldr	r3, [r2, #32]
 800cc4a:	f023 0301 	bic.w	r3, r3, #1
 800cc4e:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cc50:	6a13      	ldr	r3, [r2, #32]
 800cc52:	f043 0301 	orr.w	r3, r3, #1
 800cc56:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800cc58:	6a13      	ldr	r3, [r2, #32]
 800cc5a:	f023 0310 	bic.w	r3, r3, #16
 800cc5e:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cc60:	6a13      	ldr	r3, [r2, #32]
 800cc62:	f043 0310 	orr.w	r3, r3, #16
 800cc66:	6213      	str	r3, [r2, #32]
}
 800cc68:	e7ca      	b.n	800cc00 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc6a:	f1bc 0f01 	cmp.w	ip, #1
 800cc6e:	d1db      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
 800cc70:	f1be 0f01 	cmp.w	lr, #1
 800cc74:	d1d8      	bne.n	800cc28 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc76:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cc78:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc7a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc7e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800cc82:	e7e9      	b.n	800cc58 <HAL_TIM_Encoder_Start+0x94>

0800cc84 <HAL_TIM_IC_ConfigChannel>:
{
 800cc84:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800cc86:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 800cc8a:	2801      	cmp	r0, #1
 800cc8c:	f000 80d4 	beq.w	800ce38 <HAL_TIM_IC_ConfigChannel+0x1b4>
 800cc90:	2001      	movs	r0, #1
{
 800cc92:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 800cc94:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 800cc98:	b15a      	cbz	r2, 800ccb2 <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 800cc9a:	2a04      	cmp	r2, #4
 800cc9c:	d054      	beq.n	800cd48 <HAL_TIM_IC_ConfigChannel+0xc4>
  else if (Channel == TIM_CHANNEL_3)
 800cc9e:	2a08      	cmp	r2, #8
 800cca0:	f000 80a2 	beq.w	800cde8 <HAL_TIM_IC_ConfigChannel+0x164>
  else if (Channel == TIM_CHANNEL_4)
 800cca4:	2a0c      	cmp	r2, #12
 800cca6:	d079      	beq.n	800cd9c <HAL_TIM_IC_ConfigChannel+0x118>
  __HAL_UNLOCK(htim);
 800cca8:	2200      	movs	r2, #0
 800ccaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800ccae:	bcf0      	pop	{r4, r5, r6, r7}
 800ccb0:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 800ccb2:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ccb4:	f8df c184 	ldr.w	ip, [pc, #388]	; 800ce3c <HAL_TIM_IC_ConfigChannel+0x1b8>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccb8:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ccba:	4562      	cmp	r2, ip
    TIM_TI1_SetConfig(htim->Instance,
 800ccbc:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccbe:	f026 0601 	bic.w	r6, r6, #1
    TIM_TI1_SetConfig(htim->Instance,
 800ccc2:	e9d1 4500 	ldrd	r4, r5, [r1]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccc6:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ccc8:	6997      	ldr	r7, [r2, #24]
  tmpccer = TIMx->CCER;
 800ccca:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cccc:	d01d      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800ccce:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800ccd2:	d01a      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800ccd4:	f5ac 4c7c 	sub.w	ip, ip, #64512	; 0xfc00
 800ccd8:	4562      	cmp	r2, ip
 800ccda:	d016      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800ccdc:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800cce0:	4562      	cmp	r2, ip
 800cce2:	d012      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800cce4:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800cce8:	4562      	cmp	r2, ip
 800ccea:	d00e      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800ccec:	f50c 4c78 	add.w	ip, ip, #63488	; 0xf800
 800ccf0:	4562      	cmp	r2, ip
 800ccf2:	d00a      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800ccf4:	f5ac 4c6c 	sub.w	ip, ip, #60416	; 0xec00
 800ccf8:	4562      	cmp	r2, ip
 800ccfa:	d006      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
 800ccfc:	f50c 3c94 	add.w	ip, ip, #75776	; 0x12800
 800cd00:	4562      	cmp	r2, ip
 800cd02:	d002      	beq.n	800cd0a <HAL_TIM_IC_ConfigChannel+0x86>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cd04:	f047 0c01 	orr.w	ip, r7, #1
 800cd08:	e003      	b.n	800cd12 <HAL_TIM_IC_ConfigChannel+0x8e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cd0a:	f027 0c03 	bic.w	ip, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 800cd0e:	ea45 0c0c 	orr.w	ip, r5, ip
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cd12:	0100      	lsls	r0, r0, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd14:	f026 050a 	bic.w	r5, r6, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd18:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cd1c:	f004 040a 	and.w	r4, r4, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cd20:	b2c0      	uxtb	r0, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cd22:	432c      	orrs	r4, r5
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cd24:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cd26:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 800cd2a:	6190      	str	r0, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800cd2c:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 800cd2e:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cd30:	6994      	ldr	r4, [r2, #24]
 800cd32:	f024 040c 	bic.w	r4, r4, #12
 800cd36:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cd38:	6991      	ldr	r1, [r2, #24]
 800cd3a:	4329      	orrs	r1, r5
 800cd3c:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800cd3e:	2200      	movs	r2, #0
 800cd40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800cd44:	bcf0      	pop	{r4, r5, r6, r7}
 800cd46:	4770      	bx	lr
    TIM_TI2_SetConfig(htim->Instance,
 800cd48:	681a      	ldr	r2, [r3, #0]
 800cd4a:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd4c:	6a15      	ldr	r5, [r2, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cd4e:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd50:	f025 0510 	bic.w	r5, r5, #16
    TIM_TI2_SetConfig(htim->Instance,
 800cd54:	e9d1 4600 	ldrd	r4, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd58:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cd5a:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cd5c:	b281      	uxth	r1, r0
  tmpccmr1 = TIMx->CCMR1;
 800cd5e:	6990      	ldr	r0, [r2, #24]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cd60:	0124      	lsls	r4, r4, #4
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800cd62:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cd66:	f004 04a0 	and.w	r4, r4, #160	; 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800cd6a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cd6e:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cd72:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800cd74:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800cd76:	6191      	str	r1, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cd78:	f020 01a0 	bic.w	r1, r0, #160	; 0xa0
  HAL_StatusTypeDef status = HAL_OK;
 800cd7c:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cd7e:	4321      	orrs	r1, r4
  TIMx->CCER = tmpccer;
 800cd80:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800cd82:	6994      	ldr	r4, [r2, #24]
 800cd84:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 800cd88:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cd8a:	6991      	ldr	r1, [r2, #24]
 800cd8c:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800cd90:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800cd92:	2200      	movs	r2, #0
 800cd94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800cd98:	bcf0      	pop	{r4, r5, r6, r7}
 800cd9a:	4770      	bx	lr
    TIM_TI4_SetConfig(htim->Instance,
 800cd9c:	681a      	ldr	r2, [r3, #0]
 800cd9e:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cda0:	6a15      	ldr	r5, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cda2:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cda4:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800cda8:	e9d1 4600 	ldrd	r4, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cdac:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cdae:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cdb0:	b281      	uxth	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 800cdb2:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cdb4:	0324      	lsls	r4, r4, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800cdb6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cdba:	f404 4420 	and.w	r4, r4, #40960	; 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800cdbe:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800cdc2:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cdc6:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800cdc8:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 800cdca:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800cdcc:	f420 4120 	bic.w	r1, r0, #40960	; 0xa000
  HAL_StatusTypeDef status = HAL_OK;
 800cdd0:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cdd2:	4321      	orrs	r1, r4
  TIMx->CCER = tmpccer ;
 800cdd4:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800cdd6:	69d4      	ldr	r4, [r2, #28]
 800cdd8:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 800cddc:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cdde:	69d1      	ldr	r1, [r2, #28]
 800cde0:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800cde4:	61d1      	str	r1, [r2, #28]
 800cde6:	e75f      	b.n	800cca8 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 800cde8:	681a      	ldr	r2, [r3, #0]
 800cdea:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cdec:	6a15      	ldr	r5, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800cdee:	0100      	lsls	r0, r0, #4
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cdf0:	f425 7580 	bic.w	r5, r5, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800cdf4:	e9d1 6400 	ldrd	r6, r4, [r1]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cdf8:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800cdfa:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800cdfc:	b2c1      	uxtb	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 800cdfe:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce00:	0236      	lsls	r6, r6, #8
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ce02:	f020 0003 	bic.w	r0, r0, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce06:	f406 6620 	and.w	r6, r6, #2560	; 0xa00
  tmpccmr2 |= TIM_ICSelection;
 800ce0a:	4320      	orrs	r0, r4
  tmpccer = TIMx->CCER;
 800ce0c:	6a14      	ldr	r4, [r2, #32]
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ce0e:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ce12:	f424 6420 	bic.w	r4, r4, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ce16:	4301      	orrs	r1, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce18:	4334      	orrs	r4, r6
  HAL_StatusTypeDef status = HAL_OK;
 800ce1a:	2000      	movs	r0, #0
  TIMx->CCMR2 = tmpccmr2;
 800ce1c:	61d1      	str	r1, [r2, #28]
  TIMx->CCER = tmpccer;
 800ce1e:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800ce20:	69d4      	ldr	r4, [r2, #28]
 800ce22:	f024 040c 	bic.w	r4, r4, #12
 800ce26:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800ce28:	69d1      	ldr	r1, [r2, #28]
 800ce2a:	4329      	orrs	r1, r5
 800ce2c:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 800ce2e:	2200      	movs	r2, #0
 800ce30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800ce34:	bcf0      	pop	{r4, r5, r6, r7}
 800ce36:	4770      	bx	lr
  __HAL_LOCK(htim);
 800ce38:	2002      	movs	r0, #2
}
 800ce3a:	4770      	bx	lr
 800ce3c:	40010000 	.word	0x40010000

0800ce40 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800ce40:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800ce44:	2b01      	cmp	r3, #1
 800ce46:	f000 8081 	beq.w	800cf4c <HAL_TIM_ConfigClockSource+0x10c>
 800ce4a:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800ce4c:	2302      	movs	r3, #2
{
 800ce4e:	b470      	push	{r4, r5, r6}
  tmpsmcr = htim->Instance->SMCR;
 800ce50:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800ce52:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800ce54:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800ce58:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce5c:	4b5a      	ldr	r3, [pc, #360]	; (800cfc8 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800ce5e:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce60:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800ce62:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800ce64:	680b      	ldr	r3, [r1, #0]
 800ce66:	2b70      	cmp	r3, #112	; 0x70
 800ce68:	f000 809c 	beq.w	800cfa4 <HAL_TIM_ConfigClockSource+0x164>
 800ce6c:	d825      	bhi.n	800ceba <HAL_TIM_ConfigClockSource+0x7a>
 800ce6e:	2b50      	cmp	r3, #80	; 0x50
 800ce70:	d06e      	beq.n	800cf50 <HAL_TIM_ConfigClockSource+0x110>
 800ce72:	d939      	bls.n	800cee8 <HAL_TIM_ConfigClockSource+0xa8>
 800ce74:	2b60      	cmp	r3, #96	; 0x60
 800ce76:	d118      	bne.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce78:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ce7a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce7c:	f020 0010 	bic.w	r0, r0, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ce80:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce82:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800ce84:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800ce86:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ce88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ce8c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800ce90:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce92:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800ce96:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ce98:	4b4c      	ldr	r3, [pc, #304]	; (800cfcc <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800ce9a:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCER = tmpccer;
 800ce9e:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800cea0:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cea2:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cea4:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800cea8:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800ceaa:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800ceac:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800ceae:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800ceb2:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800ceb6:	bc70      	pop	{r4, r5, r6}
 800ceb8:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800ceba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cebe:	d060      	beq.n	800cf82 <HAL_TIM_ConfigClockSource+0x142>
 800cec0:	d933      	bls.n	800cf2a <HAL_TIM_ConfigClockSource+0xea>
 800cec2:	4943      	ldr	r1, [pc, #268]	; (800cfd0 <HAL_TIM_ConfigClockSource+0x190>)
 800cec4:	428b      	cmp	r3, r1
 800cec6:	d006      	beq.n	800ced6 <HAL_TIM_ConfigClockSource+0x96>
 800cec8:	d929      	bls.n	800cf1e <HAL_TIM_ConfigClockSource+0xde>
 800ceca:	4942      	ldr	r1, [pc, #264]	; (800cfd4 <HAL_TIM_ConfigClockSource+0x194>)
 800cecc:	428b      	cmp	r3, r1
 800cece:	d002      	beq.n	800ced6 <HAL_TIM_ConfigClockSource+0x96>
 800ced0:	3110      	adds	r1, #16
 800ced2:	428b      	cmp	r3, r1
 800ced4:	d1e9      	bne.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800ced6:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ced8:	493c      	ldr	r1, [pc, #240]	; (800cfcc <HAL_TIM_ConfigClockSource+0x18c>)
 800ceda:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800cedc:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cede:	430b      	orrs	r3, r1
 800cee0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800cee4:	60a3      	str	r3, [r4, #8]
}
 800cee6:	e7e0      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800cee8:	2b40      	cmp	r3, #64	; 0x40
 800ceea:	d123      	bne.n	800cf34 <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800ceec:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ceee:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cef0:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cef2:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cef6:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cefa:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800cefc:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800cefe:	4b33      	ldr	r3, [pc, #204]	; (800cfcc <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf00:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf02:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cf04:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cf08:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800cf0c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800cf0e:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800cf10:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800cf12:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf14:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cf16:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800cf1a:	60a3      	str	r3, [r4, #8]
}
 800cf1c:	e7c5      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800cf1e:	f023 0110 	bic.w	r1, r3, #16
 800cf22:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cf26:	d1c0      	bne.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
 800cf28:	e7d5      	b.n	800ced6 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800cf2a:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800cf2e:	bf18      	it	ne
 800cf30:	2001      	movne	r0, #1
 800cf32:	e7ba      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800cf34:	d8b9      	bhi.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
 800cf36:	2b20      	cmp	r3, #32
 800cf38:	d0cd      	beq.n	800ced6 <HAL_TIM_ConfigClockSource+0x96>
 800cf3a:	d903      	bls.n	800cf44 <HAL_TIM_ConfigClockSource+0x104>
 800cf3c:	2b30      	cmp	r3, #48	; 0x30
 800cf3e:	d0ca      	beq.n	800ced6 <HAL_TIM_ConfigClockSource+0x96>
 800cf40:	2001      	movs	r0, #1
 800cf42:	e7b2      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
 800cf44:	f033 0110 	bics.w	r1, r3, #16
 800cf48:	d1af      	bne.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
 800cf4a:	e7c4      	b.n	800ced6 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800cf4c:	2002      	movs	r0, #2
}
 800cf4e:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800cf50:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf52:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf54:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cf56:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf5a:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf5e:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800cf60:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf62:	4b1a      	ldr	r3, [pc, #104]	; (800cfcc <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf64:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf66:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cf68:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cf6c:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800cf70:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800cf72:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800cf74:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800cf76:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf78:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cf7a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800cf7e:	60a3      	str	r3, [r4, #8]
}
 800cf80:	e793      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cf82:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800cf86:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cf88:	432b      	orrs	r3, r5
 800cf8a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf8c:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800cf90:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cf92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800cf96:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800cf98:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf9a:	68a3      	ldr	r3, [r4, #8]
 800cf9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cfa0:	60a3      	str	r3, [r4, #8]
      break;
 800cfa2:	e782      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cfa4:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800cfa8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cfaa:	432b      	orrs	r3, r5
 800cfac:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cfae:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800cfb2:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cfb4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800cfb8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800cfba:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800cfbc:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cfbe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800cfc2:	60a3      	str	r3, [r4, #8]
      break;
 800cfc4:	e771      	b.n	800ceaa <HAL_TIM_ConfigClockSource+0x6a>
 800cfc6:	bf00      	nop
 800cfc8:	ffce0088 	.word	0xffce0088
 800cfcc:	ffcfff8f 	.word	0xffcfff8f
 800cfd0:	00100020 	.word	0x00100020
 800cfd4:	00100030 	.word	0x00100030

0800cfd8 <HAL_TIM_OC_DelayElapsedCallback>:
 800cfd8:	4770      	bx	lr
 800cfda:	bf00      	nop

0800cfdc <HAL_TIM_IC_CaptureCallback>:
 800cfdc:	4770      	bx	lr
 800cfde:	bf00      	nop

0800cfe0 <HAL_TIM_PWM_PulseFinishedCallback>:
 800cfe0:	4770      	bx	lr
 800cfe2:	bf00      	nop

0800cfe4 <HAL_TIM_TriggerCallback>:
 800cfe4:	4770      	bx	lr
 800cfe6:	bf00      	nop

0800cfe8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cfe8:	6803      	ldr	r3, [r0, #0]
 800cfea:	691a      	ldr	r2, [r3, #16]
 800cfec:	0791      	lsls	r1, r2, #30
{
 800cfee:	b510      	push	{r4, lr}
 800cff0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cff2:	d502      	bpl.n	800cffa <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cff4:	68da      	ldr	r2, [r3, #12]
 800cff6:	0792      	lsls	r2, r2, #30
 800cff8:	d468      	bmi.n	800d0cc <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cffa:	691a      	ldr	r2, [r3, #16]
 800cffc:	0752      	lsls	r2, r2, #29
 800cffe:	d502      	bpl.n	800d006 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d000:	68da      	ldr	r2, [r3, #12]
 800d002:	0750      	lsls	r0, r2, #29
 800d004:	d44f      	bmi.n	800d0a6 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d006:	691a      	ldr	r2, [r3, #16]
 800d008:	0711      	lsls	r1, r2, #28
 800d00a:	d502      	bpl.n	800d012 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d00c:	68da      	ldr	r2, [r3, #12]
 800d00e:	0712      	lsls	r2, r2, #28
 800d010:	d437      	bmi.n	800d082 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d012:	691a      	ldr	r2, [r3, #16]
 800d014:	06d0      	lsls	r0, r2, #27
 800d016:	d502      	bpl.n	800d01e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d018:	68da      	ldr	r2, [r3, #12]
 800d01a:	06d1      	lsls	r1, r2, #27
 800d01c:	d41e      	bmi.n	800d05c <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d01e:	691a      	ldr	r2, [r3, #16]
 800d020:	07d2      	lsls	r2, r2, #31
 800d022:	d502      	bpl.n	800d02a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d024:	68da      	ldr	r2, [r3, #12]
 800d026:	07d0      	lsls	r0, r2, #31
 800d028:	d469      	bmi.n	800d0fe <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d02a:	691a      	ldr	r2, [r3, #16]
 800d02c:	0611      	lsls	r1, r2, #24
 800d02e:	d502      	bpl.n	800d036 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d030:	68da      	ldr	r2, [r3, #12]
 800d032:	0612      	lsls	r2, r2, #24
 800d034:	d46b      	bmi.n	800d10e <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d036:	691a      	ldr	r2, [r3, #16]
 800d038:	05d0      	lsls	r0, r2, #23
 800d03a:	d502      	bpl.n	800d042 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d03c:	68da      	ldr	r2, [r3, #12]
 800d03e:	0611      	lsls	r1, r2, #24
 800d040:	d46d      	bmi.n	800d11e <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d042:	691a      	ldr	r2, [r3, #16]
 800d044:	0652      	lsls	r2, r2, #25
 800d046:	d502      	bpl.n	800d04e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d048:	68da      	ldr	r2, [r3, #12]
 800d04a:	0650      	lsls	r0, r2, #25
 800d04c:	d46f      	bmi.n	800d12e <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d04e:	691a      	ldr	r2, [r3, #16]
 800d050:	0691      	lsls	r1, r2, #26
 800d052:	d502      	bpl.n	800d05a <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d054:	68da      	ldr	r2, [r3, #12]
 800d056:	0692      	lsls	r2, r2, #26
 800d058:	d449      	bmi.n	800d0ee <HAL_TIM_IRQHandler+0x106>
}
 800d05a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d05c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d060:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800d062:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d064:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d066:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d068:	69db      	ldr	r3, [r3, #28]
 800d06a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800d06e:	d16f      	bne.n	800d150 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d070:	f7ff ffb2 	bl	800cfd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d074:	4620      	mov	r0, r4
 800d076:	f7ff ffb3 	bl	800cfe0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d07a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d07c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d07e:	7722      	strb	r2, [r4, #28]
 800d080:	e7cd      	b.n	800d01e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d082:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d086:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800d088:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d08a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d08c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d08e:	69db      	ldr	r3, [r3, #28]
 800d090:	079b      	lsls	r3, r3, #30
 800d092:	d15a      	bne.n	800d14a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d094:	f7ff ffa0 	bl	800cfd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d098:	4620      	mov	r0, r4
 800d09a:	f7ff ffa1 	bl	800cfe0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d09e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d0a0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0a2:	7722      	strb	r2, [r4, #28]
 800d0a4:	e7b5      	b.n	800d012 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d0a6:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d0aa:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800d0ac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d0ae:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d0b0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d0b2:	699b      	ldr	r3, [r3, #24]
 800d0b4:	f413 7f40 	tst.w	r3, #768	; 0x300
 800d0b8:	d144      	bne.n	800d144 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0ba:	f7ff ff8d 	bl	800cfd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0be:	4620      	mov	r0, r4
 800d0c0:	f7ff ff8e 	bl	800cfe0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0c4:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d0c6:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0c8:	7722      	strb	r2, [r4, #28]
 800d0ca:	e79c      	b.n	800d006 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d0cc:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d0d0:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d0d2:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d0d4:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d0d6:	699b      	ldr	r3, [r3, #24]
 800d0d8:	0799      	lsls	r1, r3, #30
 800d0da:	d130      	bne.n	800d13e <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0dc:	f7ff ff7c 	bl	800cfd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0e0:	4620      	mov	r0, r4
 800d0e2:	f7ff ff7d 	bl	800cfe0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0e6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d0e8:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0ea:	7722      	strb	r2, [r4, #28]
 800d0ec:	e785      	b.n	800cffa <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d0ee:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800d0f2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d0f4:	611a      	str	r2, [r3, #16]
}
 800d0f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800d0fa:	f000 b887 	b.w	800d20c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d0fe:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800d102:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d104:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800d106:	f7f7 fa71 	bl	80045ec <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d10a:	6823      	ldr	r3, [r4, #0]
 800d10c:	e78d      	b.n	800d02a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d10e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800d112:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d114:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800d116:	f000 f87b 	bl	800d210 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d11a:	6823      	ldr	r3, [r4, #0]
 800d11c:	e78b      	b.n	800d036 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d11e:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800d122:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d124:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800d126:	f000 f875 	bl	800d214 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d12a:	6823      	ldr	r3, [r4, #0]
 800d12c:	e789      	b.n	800d042 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d12e:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800d132:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d134:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800d136:	f7ff ff55 	bl	800cfe4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d13a:	6823      	ldr	r3, [r4, #0]
 800d13c:	e787      	b.n	800d04e <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800d13e:	f7ff ff4d 	bl	800cfdc <HAL_TIM_IC_CaptureCallback>
 800d142:	e7d0      	b.n	800d0e6 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800d144:	f7ff ff4a 	bl	800cfdc <HAL_TIM_IC_CaptureCallback>
 800d148:	e7bc      	b.n	800d0c4 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800d14a:	f7ff ff47 	bl	800cfdc <HAL_TIM_IC_CaptureCallback>
 800d14e:	e7a6      	b.n	800d09e <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800d150:	f7ff ff44 	bl	800cfdc <HAL_TIM_IC_CaptureCallback>
 800d154:	e791      	b.n	800d07a <HAL_TIM_IRQHandler+0x92>
 800d156:	bf00      	nop

0800d158 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d158:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800d15c:	2b01      	cmp	r3, #1
 800d15e:	d04b      	beq.n	800d1f8 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d160:	6803      	ldr	r3, [r0, #0]
 800d162:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800d164:	2002      	movs	r0, #2
{
 800d166:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d168:	4d24      	ldr	r5, [pc, #144]	; (800d1fc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d16a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d16e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800d170:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800d172:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d174:	d029      	beq.n	800d1ca <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800d176:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d17a:	42ab      	cmp	r3, r5
 800d17c:	d025      	beq.n	800d1ca <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d17e:	4d20      	ldr	r5, [pc, #128]	; (800d200 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800d180:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d184:	42ab      	cmp	r3, r5
 800d186:	bf18      	it	ne
 800d188:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d18c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d190:	bf0c      	ite	eq
 800d192:	f04f 0c01 	moveq.w	ip, #1
 800d196:	f04f 0c00 	movne.w	ip, #0
 800d19a:	42ab      	cmp	r3, r5
 800d19c:	bf08      	it	eq
 800d19e:	f04c 0c01 	orreq.w	ip, ip, #1
 800d1a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d1a6:	42ab      	cmp	r3, r5
 800d1a8:	bf08      	it	eq
 800d1aa:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d1ae:	680d      	ldr	r5, [r1, #0]
 800d1b0:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d1b2:	4d14      	ldr	r5, [pc, #80]	; (800d204 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800d1b4:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d1b6:	42ab      	cmp	r3, r5
 800d1b8:	bf14      	ite	ne
 800d1ba:	4660      	movne	r0, ip
 800d1bc:	f04c 0001 	orreq.w	r0, ip, #1
 800d1c0:	b960      	cbnz	r0, 800d1dc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d1c2:	4811      	ldr	r0, [pc, #68]	; (800d208 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800d1c4:	4283      	cmp	r3, r0
 800d1c6:	d009      	beq.n	800d1dc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d1c8:	e00d      	b.n	800d1e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d1ca:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d1cc:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d1d0:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d1d2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800d1d4:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d1d8:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800d1da:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d1dc:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d1de:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d1e2:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d1e4:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800d1e6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d1e8:	2101      	movs	r1, #1

  return HAL_OK;
 800d1ea:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d1ec:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d1f0:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800d1f4:	bc30      	pop	{r4, r5}
 800d1f6:	4770      	bx	lr
  __HAL_LOCK(htim);
 800d1f8:	2002      	movs	r0, #2
}
 800d1fa:	4770      	bx	lr
 800d1fc:	40010000 	.word	0x40010000
 800d200:	40000400 	.word	0x40000400
 800d204:	40001800 	.word	0x40001800
 800d208:	40014000 	.word	0x40014000

0800d20c <HAL_TIMEx_CommutCallback>:
 800d20c:	4770      	bx	lr
 800d20e:	bf00      	nop

0800d210 <HAL_TIMEx_BreakCallback>:
 800d210:	4770      	bx	lr
 800d212:	bf00      	nop

0800d214 <HAL_TIMEx_Break2Callback>:
 800d214:	4770      	bx	lr
 800d216:	bf00      	nop

0800d218 <HAL_UART_TxCpltCallback>:
 800d218:	4770      	bx	lr
 800d21a:	bf00      	nop

0800d21c <HAL_UART_ErrorCallback>:
 800d21c:	4770      	bx	lr
 800d21e:	bf00      	nop

0800d220 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d220:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d222:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800d224:	2300      	movs	r3, #0
 800d226:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d22a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d22e:	f7ff fff5 	bl	800d21c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d232:	bd08      	pop	{r3, pc}

0800d234 <HAL_UARTEx_RxEventCallback>:
}
 800d234:	4770      	bx	lr
 800d236:	bf00      	nop

0800d238 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d238:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d23a:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d23e:	69da      	ldr	r2, [r3, #28]
  if (errorflags == 0U)
 800d240:	ea12 0f0c 	tst.w	r2, ip
{
 800d244:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d246:	681d      	ldr	r5, [r3, #0]
{
 800d248:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d24a:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800d24c:	f000 8121 	beq.w	800d492 <HAL_UART_IRQHandler+0x25a>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d250:	4eb1      	ldr	r6, [pc, #708]	; (800d518 <HAL_UART_IRQHandler+0x2e0>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d252:	48b2      	ldr	r0, [pc, #712]	; (800d51c <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d254:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d258:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d25a:	ea5c 0600 	orrs.w	r6, ip, r0
 800d25e:	f040 8089 	bne.w	800d374 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d262:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800d264:	2801      	cmp	r0, #1
 800d266:	d022      	beq.n	800d2ae <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d268:	02d0      	lsls	r0, r2, #11
 800d26a:	d502      	bpl.n	800d272 <HAL_UART_IRQHandler+0x3a>
 800d26c:	024e      	lsls	r6, r1, #9
 800d26e:	f100 8139 	bmi.w	800d4e4 <HAL_UART_IRQHandler+0x2ac>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d272:	0610      	lsls	r0, r2, #24
 800d274:	d506      	bpl.n	800d284 <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d276:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d27a:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d27e:	4301      	orrs	r1, r0
 800d280:	f040 8128 	bne.w	800d4d4 <HAL_UART_IRQHandler+0x29c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d284:	0651      	lsls	r1, r2, #25
 800d286:	d567      	bpl.n	800d358 <HAL_UART_IRQHandler+0x120>
 800d288:	066e      	lsls	r6, r5, #25
 800d28a:	d565      	bpl.n	800d358 <HAL_UART_IRQHandler+0x120>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d28c:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d290:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d294:	e843 2100 	strex	r1, r2, [r3]
 800d298:	2900      	cmp	r1, #0
 800d29a:	d1f7      	bne.n	800d28c <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d29c:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d29e:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d2a0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800d2a2:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->TxISR = NULL;
 800d2a6:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800d2a8:	f7ff ffb6 	bl	800d218 <HAL_UART_TxCpltCallback>
}
 800d2ac:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d2ae:	06d0      	lsls	r0, r2, #27
 800d2b0:	d5da      	bpl.n	800d268 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d2b2:	06ee      	lsls	r6, r5, #27
 800d2b4:	d5d8      	bpl.n	800d268 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d2b6:	2210      	movs	r2, #16
 800d2b8:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2ba:	689a      	ldr	r2, [r3, #8]
 800d2bc:	0655      	lsls	r5, r2, #25
 800d2be:	f140 813c 	bpl.w	800d53a <HAL_UART_IRQHandler+0x302>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d2c2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d2c6:	6801      	ldr	r1, [r0, #0]
 800d2c8:	684a      	ldr	r2, [r1, #4]
 800d2ca:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800d2cc:	2a00      	cmp	r2, #0
 800d2ce:	d0ed      	beq.n	800d2ac <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d2d0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800d2d4:	4291      	cmp	r1, r2
 800d2d6:	d9e9      	bls.n	800d2ac <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800d2d8:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d2dc:	69c2      	ldr	r2, [r0, #28]
 800d2de:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800d2e2:	d02f      	beq.n	800d344 <HAL_UART_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e4:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d2e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ec:	e843 2100 	strex	r1, r2, [r3]
 800d2f0:	2900      	cmp	r1, #0
 800d2f2:	d1f7      	bne.n	800d2e4 <HAL_UART_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2f4:	f103 0208 	add.w	r2, r3, #8
 800d2f8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2fc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d300:	f103 0508 	add.w	r5, r3, #8
 800d304:	e845 2100 	strex	r1, r2, [r5]
 800d308:	2900      	cmp	r1, #0
 800d30a:	d1f3      	bne.n	800d2f4 <HAL_UART_IRQHandler+0xbc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d30c:	f103 0208 	add.w	r2, r3, #8
 800d310:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d314:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d318:	f103 0508 	add.w	r5, r3, #8
 800d31c:	e845 2100 	strex	r1, r2, [r5]
 800d320:	2900      	cmp	r1, #0
 800d322:	d1f3      	bne.n	800d30c <HAL_UART_IRQHandler+0xd4>
          huart->RxState = HAL_UART_STATE_READY;
 800d324:	2220      	movs	r2, #32
 800d326:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d32a:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d32c:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d330:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d334:	e843 2100 	strex	r1, r2, [r3]
 800d338:	2900      	cmp	r1, #0
 800d33a:	d1f7      	bne.n	800d32c <HAL_UART_IRQHandler+0xf4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d33c:	f7fb ffdc 	bl	80092f8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d340:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d344:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d346:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d348:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d34a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800d34e:	1ac9      	subs	r1, r1, r3
 800d350:	b289      	uxth	r1, r1
 800d352:	f7ff ff6f 	bl	800d234 <HAL_UARTEx_RxEventCallback>
}
 800d356:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d358:	0210      	lsls	r0, r2, #8
 800d35a:	d502      	bpl.n	800d362 <HAL_UART_IRQHandler+0x12a>
 800d35c:	0069      	lsls	r1, r5, #1
 800d35e:	f100 80e7 	bmi.w	800d530 <HAL_UART_IRQHandler+0x2f8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d362:	01d3      	lsls	r3, r2, #7
 800d364:	d5a2      	bpl.n	800d2ac <HAL_UART_IRQHandler+0x74>
 800d366:	2d00      	cmp	r5, #0
 800d368:	daa0      	bge.n	800d2ac <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d36a:	4620      	mov	r0, r4
}
 800d36c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d370:	f000 bd7a 	b.w	800de68 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d374:	07d6      	lsls	r6, r2, #31
 800d376:	d509      	bpl.n	800d38c <HAL_UART_IRQHandler+0x154>
 800d378:	05ee      	lsls	r6, r5, #23
 800d37a:	d507      	bpl.n	800d38c <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d37c:	2601      	movs	r6, #1
 800d37e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d380:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800d384:	f046 0601 	orr.w	r6, r6, #1
 800d388:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d38c:	0796      	lsls	r6, r2, #30
 800d38e:	f140 8092 	bpl.w	800d4b6 <HAL_UART_IRQHandler+0x27e>
 800d392:	07ce      	lsls	r6, r1, #31
 800d394:	d50a      	bpl.n	800d3ac <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d396:	2602      	movs	r6, #2
 800d398:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d39a:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800d39e:	f046 0604 	orr.w	r6, r6, #4
 800d3a2:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d3a6:	0756      	lsls	r6, r2, #29
 800d3a8:	f100 808b 	bmi.w	800d4c2 <HAL_UART_IRQHandler+0x28a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d3ac:	0716      	lsls	r6, r2, #28
 800d3ae:	d50b      	bpl.n	800d3c8 <HAL_UART_IRQHandler+0x190>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d3b0:	f005 0620 	and.w	r6, r5, #32
 800d3b4:	4330      	orrs	r0, r6
 800d3b6:	d007      	beq.n	800d3c8 <HAL_UART_IRQHandler+0x190>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d3b8:	2008      	movs	r0, #8
 800d3ba:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d3bc:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d3c0:	f040 0008 	orr.w	r0, r0, #8
 800d3c4:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d3c8:	0516      	lsls	r6, r2, #20
 800d3ca:	d50a      	bpl.n	800d3e2 <HAL_UART_IRQHandler+0x1aa>
 800d3cc:	0168      	lsls	r0, r5, #5
 800d3ce:	d508      	bpl.n	800d3e2 <HAL_UART_IRQHandler+0x1aa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d3d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d3d4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d3d6:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d3da:	f040 0020 	orr.w	r0, r0, #32
 800d3de:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d3e2:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	f43f af60 	beq.w	800d2ac <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d3ec:	0696      	lsls	r6, r2, #26
 800d3ee:	d50b      	bpl.n	800d408 <HAL_UART_IRQHandler+0x1d0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d3f0:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d3f4:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800d3f8:	ea55 0201 	orrs.w	r2, r5, r1
 800d3fc:	d004      	beq.n	800d408 <HAL_UART_IRQHandler+0x1d0>
        if (huart->RxISR != NULL)
 800d3fe:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800d400:	b112      	cbz	r2, 800d408 <HAL_UART_IRQHandler+0x1d0>
          huart->RxISR(huart);
 800d402:	4620      	mov	r0, r4
 800d404:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d406:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800d408:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d40c:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d40e:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d412:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800d416:	4315      	orrs	r5, r2
 800d418:	f000 80c5 	beq.w	800d5a6 <HAL_UART_IRQHandler+0x36e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d41c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d420:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d424:	e843 2100 	strex	r1, r2, [r3]
 800d428:	2900      	cmp	r1, #0
 800d42a:	d1f7      	bne.n	800d41c <HAL_UART_IRQHandler+0x1e4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d42c:	483c      	ldr	r0, [pc, #240]	; (800d520 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d42e:	f103 0208 	add.w	r2, r3, #8
 800d432:	e852 2f00 	ldrex	r2, [r2]
 800d436:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d438:	f103 0508 	add.w	r5, r3, #8
 800d43c:	e845 2100 	strex	r1, r2, [r5]
 800d440:	2900      	cmp	r1, #0
 800d442:	d1f4      	bne.n	800d42e <HAL_UART_IRQHandler+0x1f6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d444:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d446:	2a01      	cmp	r2, #1
 800d448:	d054      	beq.n	800d4f4 <HAL_UART_IRQHandler+0x2bc>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d44a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d44c:	2120      	movs	r1, #32
 800d44e:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d452:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d454:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800d456:	6762      	str	r2, [r4, #116]	; 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d458:	064d      	lsls	r5, r1, #25
 800d45a:	d565      	bpl.n	800d528 <HAL_UART_IRQHandler+0x2f0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d45c:	f103 0208 	add.w	r2, r3, #8
 800d460:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d464:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d468:	f103 0008 	add.w	r0, r3, #8
 800d46c:	e840 2100 	strex	r1, r2, [r0]
 800d470:	2900      	cmp	r1, #0
 800d472:	d1f3      	bne.n	800d45c <HAL_UART_IRQHandler+0x224>
          if (huart->hdmarx != NULL)
 800d474:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d478:	2800      	cmp	r0, #0
 800d47a:	d055      	beq.n	800d528 <HAL_UART_IRQHandler+0x2f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d47c:	4b29      	ldr	r3, [pc, #164]	; (800d524 <HAL_UART_IRQHandler+0x2ec>)
 800d47e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d480:	f7fc f8b2 	bl	80095e8 <HAL_DMA_Abort_IT>
 800d484:	2800      	cmp	r0, #0
 800d486:	f43f af11 	beq.w	800d2ac <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d48a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d48e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d490:	e00e      	b.n	800d4b0 <HAL_UART_IRQHandler+0x278>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d492:	0696      	lsls	r6, r2, #26
 800d494:	f57f aee5 	bpl.w	800d262 <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d498:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d49c:	f001 5c80 	and.w	ip, r1, #268435456	; 0x10000000
 800d4a0:	ea56 060c 	orrs.w	r6, r6, ip
 800d4a4:	f43f aedd 	beq.w	800d262 <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800d4a8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	f43f aefe 	beq.w	800d2ac <HAL_UART_IRQHandler+0x74>
}
 800d4b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d4b4:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d4b6:	0756      	lsls	r6, r2, #29
 800d4b8:	f57f af78 	bpl.w	800d3ac <HAL_UART_IRQHandler+0x174>
 800d4bc:	07ce      	lsls	r6, r1, #31
 800d4be:	f57f af75 	bpl.w	800d3ac <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d4c2:	2604      	movs	r6, #4
 800d4c4:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d4c6:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800d4ca:	f046 0602 	orr.w	r6, r6, #2
 800d4ce:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
 800d4d2:	e76b      	b.n	800d3ac <HAL_UART_IRQHandler+0x174>
    if (huart->TxISR != NULL)
 800d4d4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	f43f aee8 	beq.w	800d2ac <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800d4dc:	4620      	mov	r0, r4
}
 800d4de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800d4e2:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d4e4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800d4e8:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d4ea:	621a      	str	r2, [r3, #32]
}
 800d4ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800d4f0:	f000 bcb8 	b.w	800de64 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4f4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4f8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4fc:	e843 2100 	strex	r1, r2, [r3]
 800d500:	2900      	cmp	r1, #0
 800d502:	d0a2      	beq.n	800d44a <HAL_UART_IRQHandler+0x212>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d504:	e853 2f00 	ldrex	r2, [r3]
 800d508:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d50c:	e843 2100 	strex	r1, r2, [r3]
 800d510:	2900      	cmp	r1, #0
 800d512:	d1ef      	bne.n	800d4f4 <HAL_UART_IRQHandler+0x2bc>
 800d514:	e799      	b.n	800d44a <HAL_UART_IRQHandler+0x212>
 800d516:	bf00      	nop
 800d518:	04000120 	.word	0x04000120
 800d51c:	10000001 	.word	0x10000001
 800d520:	effffffe 	.word	0xeffffffe
 800d524:	0800d221 	.word	0x0800d221
            HAL_UART_ErrorCallback(huart);
 800d528:	4620      	mov	r0, r4
 800d52a:	f7ff fe77 	bl	800d21c <HAL_UART_ErrorCallback>
}
 800d52e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d530:	4620      	mov	r0, r4
}
 800d532:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d536:	f000 bc99 	b.w	800de6c <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d53a:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800d53e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800d542:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d546:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800d548:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d54a:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800d54c:	2a00      	cmp	r2, #0
 800d54e:	f43f aead 	beq.w	800d2ac <HAL_UART_IRQHandler+0x74>
 800d552:	2900      	cmp	r1, #0
 800d554:	f43f aeaa 	beq.w	800d2ac <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d558:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d55c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d560:	e843 2000 	strex	r0, r2, [r3]
 800d564:	2800      	cmp	r0, #0
 800d566:	d1f7      	bne.n	800d558 <HAL_UART_IRQHandler+0x320>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d568:	4d12      	ldr	r5, [pc, #72]	; (800d5b4 <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d56a:	f103 0208 	add.w	r2, r3, #8
 800d56e:	e852 2f00 	ldrex	r2, [r2]
 800d572:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d574:	f103 0608 	add.w	r6, r3, #8
 800d578:	e846 2000 	strex	r0, r2, [r6]
 800d57c:	2800      	cmp	r0, #0
 800d57e:	d1f4      	bne.n	800d56a <HAL_UART_IRQHandler+0x332>
        huart->RxState = HAL_UART_STATE_READY;
 800d580:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800d582:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800d584:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d588:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d58a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d58e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d592:	e843 2000 	strex	r0, r2, [r3]
 800d596:	2800      	cmp	r0, #0
 800d598:	d1f7      	bne.n	800d58a <HAL_UART_IRQHandler+0x352>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d59a:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d59c:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d59e:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d5a0:	f7ff fe48 	bl	800d234 <HAL_UARTEx_RxEventCallback>
}
 800d5a4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	f7ff fe38 	bl	800d21c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5ac:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800d5b0:	bd70      	pop	{r4, r5, r6, pc}
 800d5b2:	bf00      	nop
 800d5b4:	effffffe 	.word	0xeffffffe

0800d5b8 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5b8:	6901      	ldr	r1, [r0, #16]
 800d5ba:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800d5bc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5be:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d5c0:	49c0      	ldr	r1, [pc, #768]	; (800d8c4 <UART_SetConfig+0x30c>)
{
 800d5c2:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5c4:	6945      	ldr	r5, [r0, #20]
{
 800d5c6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5c8:	69c0      	ldr	r0, [r0, #28]
{
 800d5ca:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5cc:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d5ce:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5d0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d5d2:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d5d4:	4dbc      	ldr	r5, [pc, #752]	; (800d8c8 <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d5d6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d5d8:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d5da:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d5dc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d5de:	685a      	ldr	r2, [r3, #4]
 800d5e0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800d5e4:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d5e8:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d5ea:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d5ec:	f000 80e0 	beq.w	800d7b0 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800d5f0:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d5f2:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800d5f4:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d5f6:	4ab5      	ldr	r2, [pc, #724]	; (800d8cc <UART_SetConfig+0x314>)
 800d5f8:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d5fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d5fc:	4311      	orrs	r1, r2
 800d5fe:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d602:	f022 020f 	bic.w	r2, r2, #15
 800d606:	432a      	orrs	r2, r5
 800d608:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d60a:	4ab1      	ldr	r2, [pc, #708]	; (800d8d0 <UART_SetConfig+0x318>)
 800d60c:	4293      	cmp	r3, r2
 800d60e:	d023      	beq.n	800d658 <UART_SetConfig+0xa0>
 800d610:	4ab0      	ldr	r2, [pc, #704]	; (800d8d4 <UART_SetConfig+0x31c>)
 800d612:	4293      	cmp	r3, r2
 800d614:	d076      	beq.n	800d704 <UART_SetConfig+0x14c>
 800d616:	4ab0      	ldr	r2, [pc, #704]	; (800d8d8 <UART_SetConfig+0x320>)
 800d618:	4293      	cmp	r3, r2
 800d61a:	f000 818f 	beq.w	800d93c <UART_SetConfig+0x384>
 800d61e:	4aaf      	ldr	r2, [pc, #700]	; (800d8dc <UART_SetConfig+0x324>)
 800d620:	4293      	cmp	r3, r2
 800d622:	f000 81e1 	beq.w	800d9e8 <UART_SetConfig+0x430>
 800d626:	4aae      	ldr	r2, [pc, #696]	; (800d8e0 <UART_SetConfig+0x328>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	f000 8121 	beq.w	800d870 <UART_SetConfig+0x2b8>
 800d62e:	4aad      	ldr	r2, [pc, #692]	; (800d8e4 <UART_SetConfig+0x32c>)
 800d630:	4293      	cmp	r3, r2
 800d632:	f000 81e3 	beq.w	800d9fc <UART_SetConfig+0x444>
 800d636:	4aac      	ldr	r2, [pc, #688]	; (800d8e8 <UART_SetConfig+0x330>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	f000 8234 	beq.w	800daa6 <UART_SetConfig+0x4ee>
 800d63e:	4aab      	ldr	r2, [pc, #684]	; (800d8ec <UART_SetConfig+0x334>)
 800d640:	4293      	cmp	r3, r2
 800d642:	f000 81e7 	beq.w	800da14 <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800d646:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800d648:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800d64a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800d64e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800d650:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800d652:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d654:	b007      	add	sp, #28
 800d656:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d658:	4ba5      	ldr	r3, [pc, #660]	; (800d8f0 <UART_SetConfig+0x338>)
 800d65a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d65c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d660:	2b28      	cmp	r3, #40	; 0x28
 800d662:	d8f0      	bhi.n	800d646 <UART_SetConfig+0x8e>
 800d664:	4aa3      	ldr	r2, [pc, #652]	; (800d8f4 <UART_SetConfig+0x33c>)
 800d666:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d668:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d66c:	d055      	beq.n	800d71a <UART_SetConfig+0x162>
    switch (clocksource)
 800d66e:	2b20      	cmp	r3, #32
 800d670:	f200 814a 	bhi.w	800d908 <UART_SetConfig+0x350>
 800d674:	2b20      	cmp	r3, #32
 800d676:	d8e6      	bhi.n	800d646 <UART_SetConfig+0x8e>
 800d678:	a201      	add	r2, pc, #4	; (adr r2, 800d680 <UART_SetConfig+0xc8>)
 800d67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d67e:	bf00      	nop
 800d680:	0800d8bf 	.word	0x0800d8bf
 800d684:	0800d8b9 	.word	0x0800d8b9
 800d688:	0800d647 	.word	0x0800d647
 800d68c:	0800d647 	.word	0x0800d647
 800d690:	0800d8a9 	.word	0x0800d8a9
 800d694:	0800d647 	.word	0x0800d647
 800d698:	0800d647 	.word	0x0800d647
 800d69c:	0800d647 	.word	0x0800d647
 800d6a0:	0800d89b 	.word	0x0800d89b
 800d6a4:	0800d647 	.word	0x0800d647
 800d6a8:	0800d647 	.word	0x0800d647
 800d6ac:	0800d647 	.word	0x0800d647
 800d6b0:	0800d647 	.word	0x0800d647
 800d6b4:	0800d647 	.word	0x0800d647
 800d6b8:	0800d647 	.word	0x0800d647
 800d6bc:	0800d647 	.word	0x0800d647
 800d6c0:	0800d885 	.word	0x0800d885
 800d6c4:	0800d647 	.word	0x0800d647
 800d6c8:	0800d647 	.word	0x0800d647
 800d6cc:	0800d647 	.word	0x0800d647
 800d6d0:	0800d647 	.word	0x0800d647
 800d6d4:	0800d647 	.word	0x0800d647
 800d6d8:	0800d647 	.word	0x0800d647
 800d6dc:	0800d647 	.word	0x0800d647
 800d6e0:	0800d647 	.word	0x0800d647
 800d6e4:	0800d647 	.word	0x0800d647
 800d6e8:	0800d647 	.word	0x0800d647
 800d6ec:	0800d647 	.word	0x0800d647
 800d6f0:	0800d647 	.word	0x0800d647
 800d6f4:	0800d647 	.word	0x0800d647
 800d6f8:	0800d647 	.word	0x0800d647
 800d6fc:	0800d647 	.word	0x0800d647
 800d700:	0800da29 	.word	0x0800da29
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d704:	4b7a      	ldr	r3, [pc, #488]	; (800d8f0 <UART_SetConfig+0x338>)
 800d706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d708:	f003 0307 	and.w	r3, r3, #7
 800d70c:	2b05      	cmp	r3, #5
 800d70e:	d89a      	bhi.n	800d646 <UART_SetConfig+0x8e>
 800d710:	4a79      	ldr	r2, [pc, #484]	; (800d8f8 <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d712:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d716:	5cd3      	ldrb	r3, [r2, r3]
 800d718:	d1a9      	bne.n	800d66e <UART_SetConfig+0xb6>
    switch (clocksource)
 800d71a:	2b20      	cmp	r3, #32
 800d71c:	f200 8145 	bhi.w	800d9aa <UART_SetConfig+0x3f2>
 800d720:	2b20      	cmp	r3, #32
 800d722:	d890      	bhi.n	800d646 <UART_SetConfig+0x8e>
 800d724:	a201      	add	r2, pc, #4	; (adr r2, 800d72c <UART_SetConfig+0x174>)
 800d726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d72a:	bf00      	nop
 800d72c:	0800da93 	.word	0x0800da93
 800d730:	0800da8d 	.word	0x0800da8d
 800d734:	0800d647 	.word	0x0800d647
 800d738:	0800d647 	.word	0x0800d647
 800d73c:	0800da99 	.word	0x0800da99
 800d740:	0800d647 	.word	0x0800d647
 800d744:	0800d647 	.word	0x0800d647
 800d748:	0800d647 	.word	0x0800d647
 800d74c:	0800da7b 	.word	0x0800da7b
 800d750:	0800d647 	.word	0x0800d647
 800d754:	0800d647 	.word	0x0800d647
 800d758:	0800d647 	.word	0x0800d647
 800d75c:	0800d647 	.word	0x0800d647
 800d760:	0800d647 	.word	0x0800d647
 800d764:	0800d647 	.word	0x0800d647
 800d768:	0800d647 	.word	0x0800d647
 800d76c:	0800da67 	.word	0x0800da67
 800d770:	0800d647 	.word	0x0800d647
 800d774:	0800d647 	.word	0x0800d647
 800d778:	0800d647 	.word	0x0800d647
 800d77c:	0800d647 	.word	0x0800d647
 800d780:	0800d647 	.word	0x0800d647
 800d784:	0800d647 	.word	0x0800d647
 800d788:	0800d647 	.word	0x0800d647
 800d78c:	0800d647 	.word	0x0800d647
 800d790:	0800d647 	.word	0x0800d647
 800d794:	0800d647 	.word	0x0800d647
 800d798:	0800d647 	.word	0x0800d647
 800d79c:	0800d647 	.word	0x0800d647
 800d7a0:	0800d647 	.word	0x0800d647
 800d7a4:	0800d647 	.word	0x0800d647
 800d7a8:	0800d647 	.word	0x0800d647
 800d7ac:	0800daa3 	.word	0x0800daa3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d7b0:	6898      	ldr	r0, [r3, #8]
 800d7b2:	4a46      	ldr	r2, [pc, #280]	; (800d8cc <UART_SetConfig+0x314>)
 800d7b4:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d7b6:	484e      	ldr	r0, [pc, #312]	; (800d8f0 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d7b8:	430a      	orrs	r2, r1
 800d7ba:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d7bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7be:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d7c0:	f022 020f 	bic.w	r2, r2, #15
 800d7c4:	430a      	orrs	r2, r1
 800d7c6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d7c8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800d7ca:	f003 0307 	and.w	r3, r3, #7
 800d7ce:	2b05      	cmp	r3, #5
 800d7d0:	f63f af39 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d7d4:	4a49      	ldr	r2, [pc, #292]	; (800d8fc <UART_SetConfig+0x344>)
 800d7d6:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800d7d8:	2b20      	cmp	r3, #32
 800d7da:	f200 80b9 	bhi.w	800d950 <UART_SetConfig+0x398>
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	f67f af31 	bls.w	800d646 <UART_SetConfig+0x8e>
 800d7e4:	3b02      	subs	r3, #2
 800d7e6:	2b1e      	cmp	r3, #30
 800d7e8:	f63f af2d 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d7ec:	a201      	add	r2, pc, #4	; (adr r2, 800d7f4 <UART_SetConfig+0x23c>)
 800d7ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7f2:	bf00      	nop
 800d7f4:	0800da5d 	.word	0x0800da5d
 800d7f8:	0800d647 	.word	0x0800d647
 800d7fc:	0800da53 	.word	0x0800da53
 800d800:	0800d647 	.word	0x0800d647
 800d804:	0800d647 	.word	0x0800d647
 800d808:	0800d647 	.word	0x0800d647
 800d80c:	0800da41 	.word	0x0800da41
 800d810:	0800d647 	.word	0x0800d647
 800d814:	0800d647 	.word	0x0800d647
 800d818:	0800d647 	.word	0x0800d647
 800d81c:	0800d647 	.word	0x0800d647
 800d820:	0800d647 	.word	0x0800d647
 800d824:	0800d647 	.word	0x0800d647
 800d828:	0800d647 	.word	0x0800d647
 800d82c:	0800da2d 	.word	0x0800da2d
 800d830:	0800d647 	.word	0x0800d647
 800d834:	0800d647 	.word	0x0800d647
 800d838:	0800d647 	.word	0x0800d647
 800d83c:	0800d647 	.word	0x0800d647
 800d840:	0800d647 	.word	0x0800d647
 800d844:	0800d647 	.word	0x0800d647
 800d848:	0800d647 	.word	0x0800d647
 800d84c:	0800d647 	.word	0x0800d647
 800d850:	0800d647 	.word	0x0800d647
 800d854:	0800d647 	.word	0x0800d647
 800d858:	0800d647 	.word	0x0800d647
 800d85c:	0800d647 	.word	0x0800d647
 800d860:	0800d647 	.word	0x0800d647
 800d864:	0800d647 	.word	0x0800d647
 800d868:	0800d647 	.word	0x0800d647
 800d86c:	0800da63 	.word	0x0800da63
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d870:	4b1f      	ldr	r3, [pc, #124]	; (800d8f0 <UART_SetConfig+0x338>)
 800d872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d874:	f003 0307 	and.w	r3, r3, #7
 800d878:	2b05      	cmp	r3, #5
 800d87a:	f63f aee4 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d87e:	4a20      	ldr	r2, [pc, #128]	; (800d900 <UART_SetConfig+0x348>)
 800d880:	5cd3      	ldrb	r3, [r2, r3]
 800d882:	e6f1      	b.n	800d668 <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d884:	4b1a      	ldr	r3, [pc, #104]	; (800d8f0 <UART_SetConfig+0x338>)
 800d886:	681a      	ldr	r2, [r3, #0]
 800d888:	0692      	lsls	r2, r2, #26
 800d88a:	f140 80c1 	bpl.w	800da10 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	481c      	ldr	r0, [pc, #112]	; (800d904 <UART_SetConfig+0x34c>)
 800d892:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d896:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800d898:	e03b      	b.n	800d912 <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d89a:	a803      	add	r0, sp, #12
 800d89c:	f7fe fb6c 	bl	800bf78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d8a0:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800d8a2:	b938      	cbnz	r0, 800d8b4 <UART_SetConfig+0x2fc>
          pclk = (uint32_t) HSI_VALUE;
 800d8a4:	2000      	movs	r0, #0
 800d8a6:	e6cf      	b.n	800d648 <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d8a8:	4668      	mov	r0, sp
 800d8aa:	f7fe fab9 	bl	800be20 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d8ae:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	d0f7      	beq.n	800d8a4 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d8b4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d8b6:	e02c      	b.n	800d912 <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800d8b8:	f7fd fb68 	bl	800af8c <HAL_RCC_GetPCLK2Freq>
        break;
 800d8bc:	e7f1      	b.n	800d8a2 <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800d8be:	f7fd fb1d 	bl	800aefc <HAL_RCC_GetPCLK1Freq>
        break;
 800d8c2:	e7ee      	b.n	800d8a2 <UART_SetConfig+0x2ea>
 800d8c4:	cfff69f3 	.word	0xcfff69f3
 800d8c8:	58000c00 	.word	0x58000c00
 800d8cc:	11fff4ff 	.word	0x11fff4ff
 800d8d0:	40011000 	.word	0x40011000
 800d8d4:	40004400 	.word	0x40004400
 800d8d8:	40004800 	.word	0x40004800
 800d8dc:	40004c00 	.word	0x40004c00
 800d8e0:	40005000 	.word	0x40005000
 800d8e4:	40011400 	.word	0x40011400
 800d8e8:	40007800 	.word	0x40007800
 800d8ec:	40007c00 	.word	0x40007c00
 800d8f0:	58024400 	.word	0x58024400
 800d8f4:	0801d038 	.word	0x0801d038
 800d8f8:	0801d064 	.word	0x0801d064
 800d8fc:	0801d06c 	.word	0x0801d06c
 800d900:	0801d064 	.word	0x0801d064
 800d904:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800d908:	2b40      	cmp	r3, #64	; 0x40
 800d90a:	f47f ae9c 	bne.w	800d646 <UART_SetConfig+0x8e>
 800d90e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d912:	4b6c      	ldr	r3, [pc, #432]	; (800dac4 <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d914:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d918:	6862      	ldr	r2, [r4, #4]
 800d91a:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800d91e:	fbb0 f3f3 	udiv	r3, r0, r3
 800d922:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800d926:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d92a:	f1a3 0210 	sub.w	r2, r3, #16
 800d92e:	428a      	cmp	r2, r1
 800d930:	f63f ae89 	bhi.w	800d646 <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d934:	6822      	ldr	r2, [r4, #0]
 800d936:	2000      	movs	r0, #0
 800d938:	60d3      	str	r3, [r2, #12]
 800d93a:	e685      	b.n	800d648 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d93c:	4b62      	ldr	r3, [pc, #392]	; (800dac8 <UART_SetConfig+0x510>)
 800d93e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d940:	f003 0307 	and.w	r3, r3, #7
 800d944:	2b05      	cmp	r3, #5
 800d946:	f63f ae7e 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d94a:	4a60      	ldr	r2, [pc, #384]	; (800dacc <UART_SetConfig+0x514>)
 800d94c:	5cd3      	ldrb	r3, [r2, r3]
 800d94e:	e68b      	b.n	800d668 <UART_SetConfig+0xb0>
    switch (clocksource)
 800d950:	2b40      	cmp	r3, #64	; 0x40
 800d952:	f47f ae78 	bne.w	800d646 <UART_SetConfig+0x8e>
 800d956:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d95a:	4b5a      	ldr	r3, [pc, #360]	; (800dac4 <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d95c:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d95e:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d962:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d966:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d96a:	4299      	cmp	r1, r3
 800d96c:	f63f ae6b 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d970:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800d974:	f63f ae67 	bhi.w	800d646 <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d978:	2300      	movs	r3, #0
 800d97a:	4619      	mov	r1, r3
 800d97c:	f7f2 fd68 	bl	8000450 <__aeabi_uldivmod>
 800d980:	462a      	mov	r2, r5
 800d982:	0209      	lsls	r1, r1, #8
 800d984:	0203      	lsls	r3, r0, #8
 800d986:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800d98a:	0868      	lsrs	r0, r5, #1
 800d98c:	1818      	adds	r0, r3, r0
 800d98e:	f04f 0300 	mov.w	r3, #0
 800d992:	f141 0100 	adc.w	r1, r1, #0
 800d996:	f7f2 fd5b 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d99a:	4a4d      	ldr	r2, [pc, #308]	; (800dad0 <UART_SetConfig+0x518>)
 800d99c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d9a0:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d9a2:	4291      	cmp	r1, r2
 800d9a4:	f63f ae4f 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d9a8:	e7c4      	b.n	800d934 <UART_SetConfig+0x37c>
    switch (clocksource)
 800d9aa:	2b40      	cmp	r3, #64	; 0x40
 800d9ac:	f47f ae4b 	bne.w	800d646 <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d9b0:	4b44      	ldr	r3, [pc, #272]	; (800dac4 <UART_SetConfig+0x50c>)
 800d9b2:	6862      	ldr	r2, [r4, #4]
 800d9b4:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800d9b8:	0853      	lsrs	r3, r2, #1
 800d9ba:	fbb0 f0f1 	udiv	r0, r0, r1
 800d9be:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d9c2:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d9c6:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d9ca:	f1a0 0210 	sub.w	r2, r0, #16
 800d9ce:	429a      	cmp	r2, r3
 800d9d0:	f63f ae39 	bhi.w	800d646 <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d9d4:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d9d8:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800d9dc:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d9de:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800d9e0:	4303      	orrs	r3, r0
 800d9e2:	2000      	movs	r0, #0
 800d9e4:	60d3      	str	r3, [r2, #12]
 800d9e6:	e62f      	b.n	800d648 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d9e8:	4b37      	ldr	r3, [pc, #220]	; (800dac8 <UART_SetConfig+0x510>)
 800d9ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9ec:	f003 0307 	and.w	r3, r3, #7
 800d9f0:	2b05      	cmp	r3, #5
 800d9f2:	f63f ae28 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800d9f6:	4a37      	ldr	r2, [pc, #220]	; (800dad4 <UART_SetConfig+0x51c>)
 800d9f8:	5cd3      	ldrb	r3, [r2, r3]
 800d9fa:	e635      	b.n	800d668 <UART_SetConfig+0xb0>
 800d9fc:	4b32      	ldr	r3, [pc, #200]	; (800dac8 <UART_SetConfig+0x510>)
 800d9fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800da04:	2b28      	cmp	r3, #40	; 0x28
 800da06:	f63f ae1e 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800da0a:	4a33      	ldr	r2, [pc, #204]	; (800dad8 <UART_SetConfig+0x520>)
 800da0c:	5cd3      	ldrb	r3, [r2, r3]
 800da0e:	e62b      	b.n	800d668 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800da10:	4832      	ldr	r0, [pc, #200]	; (800dadc <UART_SetConfig+0x524>)
 800da12:	e77e      	b.n	800d912 <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800da14:	4b2c      	ldr	r3, [pc, #176]	; (800dac8 <UART_SetConfig+0x510>)
 800da16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da18:	f003 0307 	and.w	r3, r3, #7
 800da1c:	2b05      	cmp	r3, #5
 800da1e:	f63f ae12 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800da22:	4a2f      	ldr	r2, [pc, #188]	; (800dae0 <UART_SetConfig+0x528>)
 800da24:	5cd3      	ldrb	r3, [r2, r3]
 800da26:	e61f      	b.n	800d668 <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800da28:	482e      	ldr	r0, [pc, #184]	; (800dae4 <UART_SetConfig+0x52c>)
 800da2a:	e772      	b.n	800d912 <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da2c:	4b26      	ldr	r3, [pc, #152]	; (800dac8 <UART_SetConfig+0x510>)
 800da2e:	681a      	ldr	r2, [r3, #0]
 800da30:	0690      	lsls	r0, r2, #26
 800da32:	d542      	bpl.n	800daba <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4829      	ldr	r0, [pc, #164]	; (800dadc <UART_SetConfig+0x524>)
 800da38:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800da3c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800da3e:	e78c      	b.n	800d95a <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da40:	a803      	add	r0, sp, #12
 800da42:	f7fe fa99 	bl	800bf78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800da46:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800da48:	2800      	cmp	r0, #0
 800da4a:	f43f af2b 	beq.w	800d8a4 <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800da4e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800da50:	e783      	b.n	800d95a <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da52:	4668      	mov	r0, sp
 800da54:	f7fe f9e4 	bl	800be20 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800da58:	9801      	ldr	r0, [sp, #4]
        break;
 800da5a:	e7f5      	b.n	800da48 <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800da5c:	f7fe f9ce 	bl	800bdfc <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800da60:	e7f2      	b.n	800da48 <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800da62:	4820      	ldr	r0, [pc, #128]	; (800dae4 <UART_SetConfig+0x52c>)
 800da64:	e779      	b.n	800d95a <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da66:	4b18      	ldr	r3, [pc, #96]	; (800dac8 <UART_SetConfig+0x510>)
 800da68:	681a      	ldr	r2, [r3, #0]
 800da6a:	0691      	lsls	r1, r2, #26
 800da6c:	d527      	bpl.n	800dabe <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	481a      	ldr	r0, [pc, #104]	; (800dadc <UART_SetConfig+0x524>)
 800da72:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800da76:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800da78:	e79a      	b.n	800d9b0 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da7a:	a803      	add	r0, sp, #12
 800da7c:	f7fe fa7c 	bl	800bf78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800da80:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800da82:	2800      	cmp	r0, #0
 800da84:	f43f af0e 	beq.w	800d8a4 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da88:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800da8a:	e791      	b.n	800d9b0 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800da8c:	f7fd fa7e 	bl	800af8c <HAL_RCC_GetPCLK2Freq>
        break;
 800da90:	e7f7      	b.n	800da82 <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800da92:	f7fd fa33 	bl	800aefc <HAL_RCC_GetPCLK1Freq>
        break;
 800da96:	e7f4      	b.n	800da82 <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da98:	4668      	mov	r0, sp
 800da9a:	f7fe f9c1 	bl	800be20 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800da9e:	9801      	ldr	r0, [sp, #4]
        break;
 800daa0:	e7ef      	b.n	800da82 <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800daa2:	4810      	ldr	r0, [pc, #64]	; (800dae4 <UART_SetConfig+0x52c>)
 800daa4:	e784      	b.n	800d9b0 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800daa6:	4b08      	ldr	r3, [pc, #32]	; (800dac8 <UART_SetConfig+0x510>)
 800daa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800daaa:	f003 0307 	and.w	r3, r3, #7
 800daae:	2b05      	cmp	r3, #5
 800dab0:	f63f adc9 	bhi.w	800d646 <UART_SetConfig+0x8e>
 800dab4:	4a0c      	ldr	r2, [pc, #48]	; (800dae8 <UART_SetConfig+0x530>)
 800dab6:	5cd3      	ldrb	r3, [r2, r3]
 800dab8:	e5d6      	b.n	800d668 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800daba:	4808      	ldr	r0, [pc, #32]	; (800dadc <UART_SetConfig+0x524>)
 800dabc:	e74d      	b.n	800d95a <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800dabe:	4807      	ldr	r0, [pc, #28]	; (800dadc <UART_SetConfig+0x524>)
 800dac0:	e776      	b.n	800d9b0 <UART_SetConfig+0x3f8>
 800dac2:	bf00      	nop
 800dac4:	0801d074 	.word	0x0801d074
 800dac8:	58024400 	.word	0x58024400
 800dacc:	0801d064 	.word	0x0801d064
 800dad0:	000ffcff 	.word	0x000ffcff
 800dad4:	0801d064 	.word	0x0801d064
 800dad8:	0801d038 	.word	0x0801d038
 800dadc:	03d09000 	.word	0x03d09000
 800dae0:	0801d064 	.word	0x0801d064
 800dae4:	003d0900 	.word	0x003d0900
 800dae8:	0801d064 	.word	0x0801d064

0800daec <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800daec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800daee:	07da      	lsls	r2, r3, #31
{
 800daf0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800daf2:	d506      	bpl.n	800db02 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800daf4:	6801      	ldr	r1, [r0, #0]
 800daf6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800daf8:	684a      	ldr	r2, [r1, #4]
 800dafa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800dafe:	4322      	orrs	r2, r4
 800db00:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800db02:	079c      	lsls	r4, r3, #30
 800db04:	d506      	bpl.n	800db14 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800db06:	6801      	ldr	r1, [r0, #0]
 800db08:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800db0a:	684a      	ldr	r2, [r1, #4]
 800db0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800db10:	4322      	orrs	r2, r4
 800db12:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800db14:	0759      	lsls	r1, r3, #29
 800db16:	d506      	bpl.n	800db26 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800db18:	6801      	ldr	r1, [r0, #0]
 800db1a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800db1c:	684a      	ldr	r2, [r1, #4]
 800db1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800db22:	4322      	orrs	r2, r4
 800db24:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800db26:	071a      	lsls	r2, r3, #28
 800db28:	d506      	bpl.n	800db38 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800db2a:	6801      	ldr	r1, [r0, #0]
 800db2c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800db2e:	684a      	ldr	r2, [r1, #4]
 800db30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800db34:	4322      	orrs	r2, r4
 800db36:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800db38:	06dc      	lsls	r4, r3, #27
 800db3a:	d506      	bpl.n	800db4a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800db3c:	6801      	ldr	r1, [r0, #0]
 800db3e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800db40:	688a      	ldr	r2, [r1, #8]
 800db42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800db46:	4322      	orrs	r2, r4
 800db48:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800db4a:	0699      	lsls	r1, r3, #26
 800db4c:	d506      	bpl.n	800db5c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800db4e:	6801      	ldr	r1, [r0, #0]
 800db50:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800db52:	688a      	ldr	r2, [r1, #8]
 800db54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800db58:	4322      	orrs	r2, r4
 800db5a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800db5c:	065a      	lsls	r2, r3, #25
 800db5e:	d50a      	bpl.n	800db76 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800db60:	6801      	ldr	r1, [r0, #0]
 800db62:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800db64:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800db66:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800db6a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800db6e:	ea42 0204 	orr.w	r2, r2, r4
 800db72:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800db74:	d00b      	beq.n	800db8e <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800db76:	061b      	lsls	r3, r3, #24
 800db78:	d506      	bpl.n	800db88 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800db7a:	6802      	ldr	r2, [r0, #0]
 800db7c:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800db7e:	6853      	ldr	r3, [r2, #4]
 800db80:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800db84:	430b      	orrs	r3, r1
 800db86:	6053      	str	r3, [r2, #4]
}
 800db88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db8c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800db8e:	684a      	ldr	r2, [r1, #4]
 800db90:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800db92:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800db96:	4322      	orrs	r2, r4
 800db98:	604a      	str	r2, [r1, #4]
 800db9a:	e7ec      	b.n	800db76 <UART_AdvFeatureConfig+0x8a>

0800db9c <UART_CheckIdleState>:
{
 800db9c:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db9e:	2300      	movs	r3, #0
{
 800dba0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dba2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800dba6:	f7f9 f89b 	bl	8006ce0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dbaa:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800dbac:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dbae:	6813      	ldr	r3, [r2, #0]
 800dbb0:	071b      	lsls	r3, r3, #28
 800dbb2:	d40e      	bmi.n	800dbd2 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dbb4:	6813      	ldr	r3, [r2, #0]
 800dbb6:	0759      	lsls	r1, r3, #29
 800dbb8:	d432      	bmi.n	800dc20 <UART_CheckIdleState+0x84>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbba:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800dbbc:	2220      	movs	r2, #32
  return HAL_OK;
 800dbbe:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800dbc0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800dbc4:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800dbc8:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbcc:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dbce:	6723      	str	r3, [r4, #112]	; 0x70
}
 800dbd0:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dbd2:	69d3      	ldr	r3, [r2, #28]
 800dbd4:	0298      	lsls	r0, r3, #10
 800dbd6:	d4ed      	bmi.n	800dbb4 <UART_CheckIdleState+0x18>
 800dbd8:	e00c      	b.n	800dbf4 <UART_CheckIdleState+0x58>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dbda:	6819      	ldr	r1, [r3, #0]
 800dbdc:	461a      	mov	r2, r3
 800dbde:	0749      	lsls	r1, r1, #29
 800dbe0:	d505      	bpl.n	800dbee <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dbe2:	69d9      	ldr	r1, [r3, #28]
 800dbe4:	0708      	lsls	r0, r1, #28
 800dbe6:	d44f      	bmi.n	800dc88 <UART_CheckIdleState+0xec>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dbe8:	69d9      	ldr	r1, [r3, #28]
 800dbea:	0509      	lsls	r1, r1, #20
 800dbec:	d47a      	bmi.n	800dce4 <UART_CheckIdleState+0x148>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dbee:	69db      	ldr	r3, [r3, #28]
 800dbf0:	0298      	lsls	r0, r3, #10
 800dbf2:	d4df      	bmi.n	800dbb4 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dbf4:	f7f9 f874 	bl	8006ce0 <HAL_GetTick>
 800dbf8:	1b43      	subs	r3, r0, r5
 800dbfa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dbfe:	6823      	ldr	r3, [r4, #0]
 800dc00:	d3eb      	bcc.n	800dbda <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc02:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dc06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc0a:	e843 2100 	strex	r1, r2, [r3]
 800dc0e:	2900      	cmp	r1, #0
 800dc10:	d1f7      	bne.n	800dc02 <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 800dc12:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800dc14:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800dc16:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->gState = HAL_UART_STATE_READY;
 800dc1a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800dc1e:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dc20:	69d3      	ldr	r3, [r2, #28]
 800dc22:	025b      	lsls	r3, r3, #9
 800dc24:	d4c9      	bmi.n	800dbba <UART_CheckIdleState+0x1e>
 800dc26:	e00d      	b.n	800dc44 <UART_CheckIdleState+0xa8>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dc28:	681a      	ldr	r2, [r3, #0]
 800dc2a:	0750      	lsls	r0, r2, #29
 800dc2c:	d507      	bpl.n	800dc3e <UART_CheckIdleState+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dc2e:	69da      	ldr	r2, [r3, #28]
 800dc30:	0711      	lsls	r1, r2, #28
 800dc32:	f100 8085 	bmi.w	800dd40 <UART_CheckIdleState+0x1a4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dc36:	69da      	ldr	r2, [r3, #28]
 800dc38:	0512      	lsls	r2, r2, #20
 800dc3a:	f100 80af 	bmi.w	800dd9c <UART_CheckIdleState+0x200>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dc3e:	69db      	ldr	r3, [r3, #28]
 800dc40:	025b      	lsls	r3, r3, #9
 800dc42:	d4ba      	bmi.n	800dbba <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dc44:	f7f9 f84c 	bl	8006ce0 <HAL_GetTick>
 800dc48:	1b43      	subs	r3, r0, r5
 800dc4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dc4e:	6823      	ldr	r3, [r4, #0]
 800dc50:	d3ea      	bcc.n	800dc28 <UART_CheckIdleState+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc52:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc56:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc5a:	e843 2100 	strex	r1, r2, [r3]
 800dc5e:	2900      	cmp	r1, #0
 800dc60:	d1f7      	bne.n	800dc52 <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc62:	f103 0208 	add.w	r2, r3, #8
 800dc66:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc6a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc6e:	f103 0008 	add.w	r0, r3, #8
 800dc72:	e840 2100 	strex	r1, r2, [r0]
 800dc76:	2900      	cmp	r1, #0
 800dc78:	d1f3      	bne.n	800dc62 <UART_CheckIdleState+0xc6>
      huart->RxState = HAL_UART_STATE_READY;
 800dc7a:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800dc7c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800dc7e:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800dc82:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800dc86:	bd38      	pop	{r3, r4, r5, pc}
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc88:	2208      	movs	r2, #8
 800dc8a:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc8c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc90:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc94:	e843 2100 	strex	r1, r2, [r3]
 800dc98:	2900      	cmp	r1, #0
 800dc9a:	d1f7      	bne.n	800dc8c <UART_CheckIdleState+0xf0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc9c:	4856      	ldr	r0, [pc, #344]	; (800ddf8 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc9e:	f103 0208 	add.w	r2, r3, #8
 800dca2:	e852 2f00 	ldrex	r2, [r2]
 800dca6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca8:	f103 0508 	add.w	r5, r3, #8
 800dcac:	e845 2100 	strex	r1, r2, [r5]
 800dcb0:	2900      	cmp	r1, #0
 800dcb2:	d1f4      	bne.n	800dc9e <UART_CheckIdleState+0x102>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dcb4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dcb6:	2a01      	cmp	r2, #1
 800dcb8:	d00b      	beq.n	800dcd2 <UART_CheckIdleState+0x136>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcba:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800dcbc:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dcbe:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800dcc0:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800dcc4:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcc6:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800dcc8:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dccc:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800dcd0:	e797      	b.n	800dc02 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcd2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcd6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcda:	e843 2100 	strex	r1, r2, [r3]
 800dcde:	2900      	cmp	r1, #0
 800dce0:	d1f7      	bne.n	800dcd2 <UART_CheckIdleState+0x136>
 800dce2:	e7ea      	b.n	800dcba <UART_CheckIdleState+0x11e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dce4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dce8:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcea:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dcee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcf2:	e843 2100 	strex	r1, r2, [r3]
 800dcf6:	2900      	cmp	r1, #0
 800dcf8:	d1f7      	bne.n	800dcea <UART_CheckIdleState+0x14e>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dcfa:	483f      	ldr	r0, [pc, #252]	; (800ddf8 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcfc:	f103 0208 	add.w	r2, r3, #8
 800dd00:	e852 2f00 	ldrex	r2, [r2]
 800dd04:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd06:	f103 0508 	add.w	r5, r3, #8
 800dd0a:	e845 2100 	strex	r1, r2, [r5]
 800dd0e:	2900      	cmp	r1, #0
 800dd10:	d1f4      	bne.n	800dcfc <UART_CheckIdleState+0x160>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd12:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dd14:	2a01      	cmp	r2, #1
 800dd16:	d00a      	beq.n	800dd2e <UART_CheckIdleState+0x192>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd18:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800dd1a:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800dd1c:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800dd1e:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800dd22:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd26:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dd28:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800dd2c:	e769      	b.n	800dc02 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd2e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd32:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd36:	e843 2100 	strex	r1, r2, [r3]
 800dd3a:	2900      	cmp	r1, #0
 800dd3c:	d1f7      	bne.n	800dd2e <UART_CheckIdleState+0x192>
 800dd3e:	e7eb      	b.n	800dd18 <UART_CheckIdleState+0x17c>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dd40:	2208      	movs	r2, #8
 800dd42:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd44:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd48:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd4c:	e843 2100 	strex	r1, r2, [r3]
 800dd50:	2900      	cmp	r1, #0
 800dd52:	d1f7      	bne.n	800dd44 <UART_CheckIdleState+0x1a8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dd54:	4828      	ldr	r0, [pc, #160]	; (800ddf8 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd56:	f103 0208 	add.w	r2, r3, #8
 800dd5a:	e852 2f00 	ldrex	r2, [r2]
 800dd5e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd60:	f103 0508 	add.w	r5, r3, #8
 800dd64:	e845 2100 	strex	r1, r2, [r5]
 800dd68:	2900      	cmp	r1, #0
 800dd6a:	d1f4      	bne.n	800dd56 <UART_CheckIdleState+0x1ba>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd6c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dd6e:	2a01      	cmp	r2, #1
 800dd70:	d00b      	beq.n	800dd8a <UART_CheckIdleState+0x1ee>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd72:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800dd74:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dd76:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800dd78:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800dd7c:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd7e:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800dd80:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dd84:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800dd88:	e763      	b.n	800dc52 <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd8a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd8e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd92:	e843 2100 	strex	r1, r2, [r3]
 800dd96:	2900      	cmp	r1, #0
 800dd98:	d1f7      	bne.n	800dd8a <UART_CheckIdleState+0x1ee>
 800dd9a:	e7ea      	b.n	800dd72 <UART_CheckIdleState+0x1d6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dd9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dda0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dda2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dda6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddaa:	e843 2100 	strex	r1, r2, [r3]
 800ddae:	2900      	cmp	r1, #0
 800ddb0:	d1f7      	bne.n	800dda2 <UART_CheckIdleState+0x206>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ddb2:	4811      	ldr	r0, [pc, #68]	; (800ddf8 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddb4:	f103 0208 	add.w	r2, r3, #8
 800ddb8:	e852 2f00 	ldrex	r2, [r2]
 800ddbc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddbe:	f103 0508 	add.w	r5, r3, #8
 800ddc2:	e845 2100 	strex	r1, r2, [r5]
 800ddc6:	2900      	cmp	r1, #0
 800ddc8:	d1f4      	bne.n	800ddb4 <UART_CheckIdleState+0x218>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddca:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ddcc:	2a01      	cmp	r2, #1
 800ddce:	d00a      	beq.n	800dde6 <UART_CheckIdleState+0x24a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddd0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ddd2:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800ddd4:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800ddd6:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800ddda:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddde:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dde0:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800dde4:	e735      	b.n	800dc52 <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddea:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddee:	e843 2100 	strex	r1, r2, [r3]
 800ddf2:	2900      	cmp	r1, #0
 800ddf4:	d1f7      	bne.n	800dde6 <UART_CheckIdleState+0x24a>
 800ddf6:	e7eb      	b.n	800ddd0 <UART_CheckIdleState+0x234>
 800ddf8:	effffffe 	.word	0xeffffffe

0800ddfc <HAL_UART_Init>:
  if (huart == NULL)
 800ddfc:	b380      	cbz	r0, 800de60 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ddfe:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800de02:	b510      	push	{r4, lr}
 800de04:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800de06:	b333      	cbz	r3, 800de56 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800de08:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800de0a:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800de0c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800de0e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800de12:	6813      	ldr	r3, [r2, #0]
 800de14:	f023 0301 	bic.w	r3, r3, #1
 800de18:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800de1a:	f7ff fbcd 	bl	800d5b8 <UART_SetConfig>
 800de1e:	2801      	cmp	r0, #1
 800de20:	d017      	beq.n	800de52 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800de24:	b98b      	cbnz	r3, 800de4a <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de26:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800de28:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de2a:	685a      	ldr	r2, [r3, #4]
 800de2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800de30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de32:	689a      	ldr	r2, [r3, #8]
 800de34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800de38:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800de3a:	681a      	ldr	r2, [r3, #0]
 800de3c:	f042 0201 	orr.w	r2, r2, #1
}
 800de40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800de44:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800de46:	f7ff bea9 	b.w	800db9c <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800de4a:	4620      	mov	r0, r4
 800de4c:	f7ff fe4e 	bl	800daec <UART_AdvFeatureConfig>
 800de50:	e7e9      	b.n	800de26 <HAL_UART_Init+0x2a>
}
 800de52:	2001      	movs	r0, #1
 800de54:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800de56:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800de5a:	f7f8 fc53 	bl	8006704 <HAL_UART_MspInit>
 800de5e:	e7d3      	b.n	800de08 <HAL_UART_Init+0xc>
}
 800de60:	2001      	movs	r0, #1
 800de62:	4770      	bx	lr

0800de64 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800de64:	4770      	bx	lr
 800de66:	bf00      	nop

0800de68 <HAL_UARTEx_RxFifoFullCallback>:
 800de68:	4770      	bx	lr
 800de6a:	bf00      	nop

0800de6c <HAL_UARTEx_TxFifoEmptyCallback>:
 800de6c:	4770      	bx	lr
 800de6e:	bf00      	nop

0800de70 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de70:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800de74:	2a01      	cmp	r2, #1
 800de76:	d017      	beq.n	800dea8 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de78:	6802      	ldr	r2, [r0, #0]
 800de7a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800de7c:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800de7e:	2100      	movs	r1, #0
{
 800de80:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800de82:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800de86:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de88:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800de8a:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800de8c:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800de90:	f024 0401 	bic.w	r4, r4, #1
 800de94:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800de96:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de98:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800de9a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800de9c:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800dea0:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800dea4:	bc30      	pop	{r4, r5}
 800dea6:	4770      	bx	lr
  __HAL_LOCK(huart);
 800dea8:	2002      	movs	r0, #2
}
 800deaa:	4770      	bx	lr

0800deac <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800deac:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800deb0:	2a01      	cmp	r2, #1
 800deb2:	d037      	beq.n	800df24 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800deb4:	6802      	ldr	r2, [r0, #0]
 800deb6:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800deb8:	2024      	movs	r0, #36	; 0x24
{
 800deba:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800debc:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dec0:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dec2:	6810      	ldr	r0, [r2, #0]
 800dec4:	f020 0001 	bic.w	r0, r0, #1
 800dec8:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800deca:	6890      	ldr	r0, [r2, #8]
 800decc:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800ded0:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ded2:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ded4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ded6:	b310      	cbz	r0, 800df1e <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ded8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800deda:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dedc:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dee0:	4911      	ldr	r1, [pc, #68]	; (800df28 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dee2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800dee6:	4d11      	ldr	r5, [pc, #68]	; (800df2c <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dee8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800deec:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800def0:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800def4:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800def6:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800defa:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800defc:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df00:	fbb1 f1f5 	udiv	r1, r1, r5
 800df04:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800df08:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800df0a:	2100      	movs	r1, #0
 800df0c:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df10:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800df12:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800df14:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800df18:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800df1c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800df1e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800df20:	4608      	mov	r0, r1
 800df22:	e7ef      	b.n	800df04 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800df24:	2002      	movs	r0, #2
}
 800df26:	4770      	bx	lr
 800df28:	0801d094 	.word	0x0801d094
 800df2c:	0801d08c 	.word	0x0801d08c

0800df30 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800df30:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800df34:	2a01      	cmp	r2, #1
 800df36:	d037      	beq.n	800dfa8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df38:	6802      	ldr	r2, [r0, #0]
 800df3a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800df3c:	2024      	movs	r0, #36	; 0x24
{
 800df3e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800df40:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df44:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800df46:	6810      	ldr	r0, [r2, #0]
 800df48:	f020 0001 	bic.w	r0, r0, #1
 800df4c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800df4e:	6890      	ldr	r0, [r2, #8]
 800df50:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800df54:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df56:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800df58:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df5a:	b310      	cbz	r0, 800dfa2 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800df5c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800df5e:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df60:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df64:	4911      	ldr	r1, [pc, #68]	; (800dfac <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800df66:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800df6a:	4d11      	ldr	r5, [pc, #68]	; (800dfb0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df6c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df70:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800df74:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df78:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800df7a:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df7e:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df80:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df84:	fbb1 f1f5 	udiv	r1, r1, r5
 800df88:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800df8c:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800df8e:	2100      	movs	r1, #0
 800df90:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df94:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800df96:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800df98:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800df9c:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800dfa0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800dfa2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800dfa4:	4608      	mov	r0, r1
 800dfa6:	e7ef      	b.n	800df88 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800dfa8:	2002      	movs	r0, #2
}
 800dfaa:	4770      	bx	lr
 800dfac:	0801d094 	.word	0x0801d094
 800dfb0:	0801d08c 	.word	0x0801d08c

0800dfb4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dfb4:	b084      	sub	sp, #16
 800dfb6:	4684      	mov	ip, r0
 800dfb8:	b500      	push	{lr}
 800dfba:	b083      	sub	sp, #12
 800dfbc:	f10d 0e14 	add.w	lr, sp, #20
 800dfc0:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dfc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfc6:	2b01      	cmp	r3, #1
 800dfc8:	d13e      	bne.n	800e048 <USB_CoreInit+0x94>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dfca:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800dfcc:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800dfd0:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dfd2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800dfd6:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dfd8:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800dfda:	68c2      	ldr	r2, [r0, #12]
 800dfdc:	ea03 0302 	and.w	r3, r3, r2
 800dfe0:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800dfe2:	68c3      	ldr	r3, [r0, #12]
 800dfe4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800dfe8:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800dfea:	d07c      	beq.n	800e0e6 <USB_CoreInit+0x132>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800dfec:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 800dfee:	4a40      	ldr	r2, [pc, #256]	; (800e0f0 <USB_CoreInit+0x13c>)
  __IO uint32_t count = 0U;
 800dff0:	9300      	str	r3, [sp, #0]
 800dff2:	e003      	b.n	800dffc <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dff4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	db41      	blt.n	800e080 <USB_CoreInit+0xcc>
    count++;
 800dffc:	9b00      	ldr	r3, [sp, #0]
 800dffe:	3301      	adds	r3, #1
 800e000:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e002:	9b00      	ldr	r3, [sp, #0]
 800e004:	4293      	cmp	r3, r2
 800e006:	d9f5      	bls.n	800dff4 <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800e008:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800e00a:	9b07      	ldr	r3, [sp, #28]
 800e00c:	2b01      	cmp	r3, #1
 800e00e:	d116      	bne.n	800e03e <USB_CoreInit+0x8a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e010:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e014:	4b37      	ldr	r3, [pc, #220]	; (800e0f4 <USB_CoreInit+0x140>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e016:	b292      	uxth	r2, r2
 800e018:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e01c:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800e020:	4313      	orrs	r3, r2
 800e022:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e026:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e02a:	f043 0306 	orr.w	r3, r3, #6
 800e02e:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e032:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e036:	f043 0320 	orr.w	r3, r3, #32
 800e03a:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800e03e:	b003      	add	sp, #12
 800e040:	f85d eb04 	ldr.w	lr, [sp], #4
 800e044:	b004      	add	sp, #16
 800e046:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e048:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800e04a:	2100      	movs	r1, #0
    if (count > 200000U)
 800e04c:	4a28      	ldr	r2, [pc, #160]	; (800e0f0 <USB_CoreInit+0x13c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e04e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e052:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800e054:	9101      	str	r1, [sp, #4]
 800e056:	e003      	b.n	800e060 <USB_CoreInit+0xac>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e058:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	db2c      	blt.n	800e0ba <USB_CoreInit+0x106>
    count++;
 800e060:	9b01      	ldr	r3, [sp, #4]
 800e062:	3301      	adds	r3, #1
 800e064:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e066:	9b01      	ldr	r3, [sp, #4]
 800e068:	4293      	cmp	r3, r2
 800e06a:	d9f5      	bls.n	800e058 <USB_CoreInit+0xa4>
      return HAL_TIMEOUT;
 800e06c:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800e06e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e070:	b9e3      	cbnz	r3, 800e0ac <USB_CoreInit+0xf8>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e072:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800e076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e07a:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800e07e:	e7c4      	b.n	800e00a <USB_CoreInit+0x56>

  /* Core Soft Reset */
  count = 0U;
 800e080:	2300      	movs	r3, #0

  do
  {
    count++;

    if (count > 200000U)
 800e082:	4a1b      	ldr	r2, [pc, #108]	; (800e0f0 <USB_CoreInit+0x13c>)
  count = 0U;
 800e084:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e086:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e08a:	f043 0301 	orr.w	r3, r3, #1
 800e08e:	f8cc 3010 	str.w	r3, [ip, #16]
 800e092:	e004      	b.n	800e09e <USB_CoreInit+0xea>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e094:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e098:	f010 0001 	ands.w	r0, r0, #1
 800e09c:	d0b5      	beq.n	800e00a <USB_CoreInit+0x56>
    count++;
 800e09e:	9b00      	ldr	r3, [sp, #0]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e0a4:	9b00      	ldr	r3, [sp, #0]
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d9f4      	bls.n	800e094 <USB_CoreInit+0xe0>
 800e0aa:	e7ad      	b.n	800e008 <USB_CoreInit+0x54>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e0ac:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800e0b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e0b4:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800e0b8:	e7a7      	b.n	800e00a <USB_CoreInit+0x56>
  count = 0U;
 800e0ba:	2300      	movs	r3, #0
    if (count > 200000U)
 800e0bc:	4a0c      	ldr	r2, [pc, #48]	; (800e0f0 <USB_CoreInit+0x13c>)
  count = 0U;
 800e0be:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e0c0:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e0c4:	f043 0301 	orr.w	r3, r3, #1
 800e0c8:	f8cc 3010 	str.w	r3, [ip, #16]
 800e0cc:	e004      	b.n	800e0d8 <USB_CoreInit+0x124>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e0ce:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e0d2:	f010 0001 	ands.w	r0, r0, #1
 800e0d6:	d0ca      	beq.n	800e06e <USB_CoreInit+0xba>
    count++;
 800e0d8:	9b01      	ldr	r3, [sp, #4]
 800e0da:	3301      	adds	r3, #1
 800e0dc:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e0de:	9b01      	ldr	r3, [sp, #4]
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d9f4      	bls.n	800e0ce <USB_CoreInit+0x11a>
 800e0e4:	e7c2      	b.n	800e06c <USB_CoreInit+0xb8>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e0e6:	68c3      	ldr	r3, [r0, #12]
 800e0e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e0ec:	60c3      	str	r3, [r0, #12]
 800e0ee:	e77d      	b.n	800dfec <USB_CoreInit+0x38>
 800e0f0:	00030d40 	.word	0x00030d40
 800e0f4:	03ee0000 	.word	0x03ee0000

0800e0f8 <USB_DisableGlobalInt>:
{
 800e0f8:	4603      	mov	r3, r0
}
 800e0fa:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e0fc:	689a      	ldr	r2, [r3, #8]
 800e0fe:	f022 0201 	bic.w	r2, r2, #1
 800e102:	609a      	str	r2, [r3, #8]
}
 800e104:	4770      	bx	lr
 800e106:	bf00      	nop

0800e108 <USB_SetCurrentMode>:
{
 800e108:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e10a:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e10c:	2901      	cmp	r1, #1
{
 800e10e:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e110:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e114:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e116:	d017      	beq.n	800e148 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800e118:	b9a1      	cbnz	r1, 800e144 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e11a:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800e11c:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e11e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e122:	60c3      	str	r3, [r0, #12]
 800e124:	e001      	b.n	800e12a <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e126:	2c32      	cmp	r4, #50	; 0x32
 800e128:	d00c      	beq.n	800e144 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800e12a:	2001      	movs	r0, #1
      ms++;
 800e12c:	4404      	add	r4, r0
      HAL_Delay(1U);
 800e12e:	f7f8 fddd 	bl	8006cec <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800e132:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e134:	07db      	lsls	r3, r3, #31
 800e136:	d4f6      	bmi.n	800e126 <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800e138:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800e13c:	fab0 f080 	clz	r0, r0
 800e140:	0940      	lsrs	r0, r0, #5
}
 800e142:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e144:	2001      	movs	r0, #1
}
 800e146:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e148:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800e14a:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e14c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e150:	60c3      	str	r3, [r0, #12]
 800e152:	e001      	b.n	800e158 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e154:	2c32      	cmp	r4, #50	; 0x32
 800e156:	d0f5      	beq.n	800e144 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800e158:	2001      	movs	r0, #1
      ms++;
 800e15a:	4404      	add	r4, r0
      HAL_Delay(1U);
 800e15c:	f7f8 fdc6 	bl	8006cec <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800e160:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e162:	07da      	lsls	r2, r3, #31
 800e164:	d5f6      	bpl.n	800e154 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800e166:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800e16a:	fab0 f080 	clz	r0, r0
 800e16e:	0940      	lsrs	r0, r0, #5
 800e170:	e7e7      	b.n	800e142 <USB_SetCurrentMode+0x3a>
 800e172:	bf00      	nop

0800e174 <USB_DevInit>:
{
 800e174:	b084      	sub	sp, #16
 800e176:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e17a:	b083      	sub	sp, #12
 800e17c:	ac0b      	add	r4, sp, #44	; 0x2c
 800e17e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800e180:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800e184:	2300      	movs	r3, #0
 800e186:	460c      	mov	r4, r1
 800e188:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800e18c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800e190:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800e194:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800e198:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800e19c:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800e1a0:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800e1a4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800e1a8:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800e1ac:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800e1b0:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800e1b4:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800e1b8:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800e1bc:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800e1c0:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800e1c4:	2d00      	cmp	r5, #0
 800e1c6:	f040 80aa 	bne.w	800e31e <USB_DevInit+0x1aa>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e1ca:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800e1ce:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
 800e1d2:	f043 0302 	orr.w	r3, r3, #2
 800e1d6:	f8cc 3004 	str.w	r3, [ip, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e1da:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e1dc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e1e0:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e1e2:	6803      	ldr	r3, [r0, #0]
 800e1e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1e8:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e1ea:	6803      	ldr	r3, [r0, #0]
 800e1ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1f0:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e1f8:	f8dc 3000 	ldr.w	r3, [ip]
 800e1fc:	f8cc 3000 	str.w	r3, [ip]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e200:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e202:	2b01      	cmp	r3, #1
 800e204:	f000 80b5 	beq.w	800e372 <USB_DevInit+0x1fe>
  USBx_DEVICE->DCFG |= speed;
 800e208:	f8dc 3000 	ldr.w	r3, [ip]
 800e20c:	f043 0303 	orr.w	r3, r3, #3
 800e210:	f8cc 3000 	str.w	r3, [ip]
  __IO uint32_t count = 0U;
 800e214:	2300      	movs	r3, #0
    if (count > 200000U)
 800e216:	4a5e      	ldr	r2, [pc, #376]	; (800e390 <USB_DevInit+0x21c>)
  __IO uint32_t count = 0U;
 800e218:	9300      	str	r3, [sp, #0]
 800e21a:	e003      	b.n	800e224 <USB_DevInit+0xb0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e21c:	6903      	ldr	r3, [r0, #16]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f2c0 8094 	blt.w	800e34c <USB_DevInit+0x1d8>
    count++;
 800e224:	9b00      	ldr	r3, [sp, #0]
 800e226:	3301      	adds	r3, #1
 800e228:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e22a:	9b00      	ldr	r3, [sp, #0]
 800e22c:	4293      	cmp	r3, r2
 800e22e:	d9f5      	bls.n	800e21c <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 800e230:	2101      	movs	r1, #1
  __IO uint32_t count = 0U;
 800e232:	2300      	movs	r3, #0
    if (count > 200000U)
 800e234:	4a56      	ldr	r2, [pc, #344]	; (800e390 <USB_DevInit+0x21c>)
  __IO uint32_t count = 0U;
 800e236:	9301      	str	r3, [sp, #4]
 800e238:	e002      	b.n	800e240 <USB_DevInit+0xcc>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e23a:	6903      	ldr	r3, [r0, #16]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	db75      	blt.n	800e32c <USB_DevInit+0x1b8>
    count++;
 800e240:	9b01      	ldr	r3, [sp, #4]
 800e242:	3301      	adds	r3, #1
 800e244:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e246:	9b01      	ldr	r3, [sp, #4]
 800e248:	4293      	cmp	r3, r2
 800e24a:	d9f6      	bls.n	800e23a <USB_DevInit+0xc6>
    ret = HAL_ERROR;
 800e24c:	2101      	movs	r1, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800e24e:	2200      	movs	r2, #0
 800e250:	f8cc 2010 	str.w	r2, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e254:	f8cc 2014 	str.w	r2, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e258:	f8cc 201c 	str.w	r2, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e25c:	b1dc      	cbz	r4, 800e296 <USB_DevInit+0x122>
 800e25e:	f500 6310 	add.w	r3, r0, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e262:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e266:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800e26a:	4617      	mov	r7, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e26c:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800e270:	e007      	b.n	800e282 <USB_DevInit+0x10e>
      USBx_INEP(i)->DIEPCTL = 0U;
 800e272:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e274:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e276:	611f      	str	r7, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e278:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e27c:	3320      	adds	r3, #32
 800e27e:	4294      	cmp	r4, r2
 800e280:	d030      	beq.n	800e2e4 <USB_DevInit+0x170>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e282:	681e      	ldr	r6, [r3, #0]
 800e284:	2e00      	cmp	r6, #0
 800e286:	daf4      	bge.n	800e272 <USB_DevInit+0xfe>
      if (i == 0U)
 800e288:	b112      	cbz	r2, 800e290 <USB_DevInit+0x11c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e28a:	f8c3 8000 	str.w	r8, [r3]
 800e28e:	e7f1      	b.n	800e274 <USB_DevInit+0x100>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e290:	f8c3 9000 	str.w	r9, [r3]
 800e294:	e7ee      	b.n	800e274 <USB_DevInit+0x100>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e296:	f8dc 3010 	ldr.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 800e29a:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e29c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e2a0:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e2a4:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800e2a8:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e2aa:	6143      	str	r3, [r0, #20]
  if (cfg.dma_enable == 0U)
 800e2ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e2ae:	b91b      	cbnz	r3, 800e2b8 <USB_DevInit+0x144>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e2b0:	6983      	ldr	r3, [r0, #24]
 800e2b2:	f043 0310 	orr.w	r3, r3, #16
 800e2b6:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e2b8:	6982      	ldr	r2, [r0, #24]
 800e2ba:	4b36      	ldr	r3, [pc, #216]	; (800e394 <USB_DevInit+0x220>)
 800e2bc:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800e2be:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e2c0:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 800e2c2:	b11a      	cbz	r2, 800e2cc <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e2c4:	6983      	ldr	r3, [r0, #24]
 800e2c6:	f043 0308 	orr.w	r3, r3, #8
 800e2ca:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800e2cc:	2d01      	cmp	r5, #1
 800e2ce:	d103      	bne.n	800e2d8 <USB_DevInit+0x164>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e2d0:	6982      	ldr	r2, [r0, #24]
 800e2d2:	4b31      	ldr	r3, [pc, #196]	; (800e398 <USB_DevInit+0x224>)
 800e2d4:	4313      	orrs	r3, r2
 800e2d6:	6183      	str	r3, [r0, #24]
}
 800e2d8:	4608      	mov	r0, r1
 800e2da:	b003      	add	sp, #12
 800e2dc:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e2e0:	b004      	add	sp, #16
 800e2e2:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e2ea:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e2ee:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e2f2:	4617      	mov	r7, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e2f4:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800e2f8:	e007      	b.n	800e30a <USB_DevInit+0x196>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e2fa:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e2fc:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e2fe:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e300:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e304:	3320      	adds	r3, #32
 800e306:	4294      	cmp	r4, r2
 800e308:	d0c5      	beq.n	800e296 <USB_DevInit+0x122>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e30a:	681e      	ldr	r6, [r3, #0]
 800e30c:	2e00      	cmp	r6, #0
 800e30e:	daf4      	bge.n	800e2fa <USB_DevInit+0x186>
      if (i == 0U)
 800e310:	b112      	cbz	r2, 800e318 <USB_DevInit+0x1a4>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e312:	f8c3 8000 	str.w	r8, [r3]
 800e316:	e7f1      	b.n	800e2fc <USB_DevInit+0x188>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e318:	f8c3 9000 	str.w	r9, [r3]
 800e31c:	e7ee      	b.n	800e2fc <USB_DevInit+0x188>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e31e:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e320:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e324:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e328:	6383      	str	r3, [r0, #56]	; 0x38
 800e32a:	e762      	b.n	800e1f2 <USB_DevInit+0x7e>
  count = 0U;
 800e32c:	2300      	movs	r3, #0
    if (count > 200000U)
 800e32e:	4a18      	ldr	r2, [pc, #96]	; (800e390 <USB_DevInit+0x21c>)
  count = 0U;
 800e330:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e332:	2310      	movs	r3, #16
 800e334:	6103      	str	r3, [r0, #16]
 800e336:	e002      	b.n	800e33e <USB_DevInit+0x1ca>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e338:	6903      	ldr	r3, [r0, #16]
 800e33a:	06db      	lsls	r3, r3, #27
 800e33c:	d587      	bpl.n	800e24e <USB_DevInit+0xda>
    count++;
 800e33e:	9b01      	ldr	r3, [sp, #4]
 800e340:	3301      	adds	r3, #1
 800e342:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e344:	9b01      	ldr	r3, [sp, #4]
 800e346:	4293      	cmp	r3, r2
 800e348:	d9f6      	bls.n	800e338 <USB_DevInit+0x1c4>
 800e34a:	e77f      	b.n	800e24c <USB_DevInit+0xd8>
  count = 0U;
 800e34c:	2300      	movs	r3, #0
    if (count > 200000U)
 800e34e:	4a10      	ldr	r2, [pc, #64]	; (800e390 <USB_DevInit+0x21c>)
  count = 0U;
 800e350:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e352:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800e356:	6103      	str	r3, [r0, #16]
 800e358:	e004      	b.n	800e364 <USB_DevInit+0x1f0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e35a:	6901      	ldr	r1, [r0, #16]
 800e35c:	f011 0120 	ands.w	r1, r1, #32
 800e360:	f43f af67 	beq.w	800e232 <USB_DevInit+0xbe>
    count++;
 800e364:	9b00      	ldr	r3, [sp, #0]
 800e366:	3301      	adds	r3, #1
 800e368:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e36a:	9b00      	ldr	r3, [sp, #0]
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d9f4      	bls.n	800e35a <USB_DevInit+0x1e6>
 800e370:	e75e      	b.n	800e230 <USB_DevInit+0xbc>
    if (cfg.speed == USBD_HS_SPEED)
 800e372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e374:	b923      	cbnz	r3, 800e380 <USB_DevInit+0x20c>
  USBx_DEVICE->DCFG |= speed;
 800e376:	f8dc 3000 	ldr.w	r3, [ip]
 800e37a:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800e37e:	e749      	b.n	800e214 <USB_DevInit+0xa0>
  USBx_DEVICE->DCFG |= speed;
 800e380:	f8dc 3000 	ldr.w	r3, [ip]
 800e384:	f043 0301 	orr.w	r3, r3, #1
 800e388:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800e38c:	e742      	b.n	800e214 <USB_DevInit+0xa0>
 800e38e:	bf00      	nop
 800e390:	00030d40 	.word	0x00030d40
 800e394:	803c3800 	.word	0x803c3800
 800e398:	40000004 	.word	0x40000004

0800e39c <USB_DevDisconnect>:
{
 800e39c:	4603      	mov	r3, r0
}
 800e39e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e3a0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e3a4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e3a8:	f022 0203 	bic.w	r2, r2, #3
 800e3ac:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e3b0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800e3b4:	f043 0302 	orr.w	r3, r3, #2
 800e3b8:	604b      	str	r3, [r1, #4]
}
 800e3ba:	4770      	bx	lr

0800e3bc <audiod_tx_done_cb.constprop.0>:
// This function is called once a transmit of an audio packet was successfully completed. Here, we encode samples and place it in IN EP's buffer for next transmission.
// If you prefer your own (more efficient) implementation suiting your purpose set CFG_TUD_AUDIO_ENABLE_ENCODING = 0 and use tud_audio_n_write.

// n_bytes_copied - Informs caller how many bytes were loaded. In case n_bytes_copied = 0, a ZLP is scheduled to inform host no data is available for current frame.
#if CFG_TUD_AUDIO_ENABLE_EP_IN
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
 800e3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
// This helper function finds for a given audio function and AS interface number the index of the attached driver structure, the index of the interface in the audio function
// (e.g. the std. AS interface with interface number 15 is the first AS interface for the given audio function and thus gets index zero), and
// finally a pointer to the std. AS interface, where the pointer always points to the first alternate setting i.e. alternate interface zero.
static bool audiod_get_AS_interface_index(uint8_t itf, audiod_function_t * audio, uint8_t *idxItf, uint8_t const **pp_desc_int)
{
  if (audio->p_desc)
 800e3be:	4c2a      	ldr	r4, [pc, #168]	; (800e468 <audiod_tx_done_cb.constprop.0+0xac>)
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
 800e3c0:	b083      	sub	sp, #12
  if (audio->p_desc)
 800e3c2:	6862      	ldr	r2, [r4, #4]
 800e3c4:	b312      	cbz	r2, 800e40c <audiod_tx_done_cb.constprop.0+0x50>

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e3c6:	7813      	ldrb	r3, [r2, #0]
  {
    // Get pointer at end
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e3c8:	f8b4 c012 	ldrh.w	ip, [r4, #18]
 800e3cc:	4413      	add	r3, r2
 800e3ce:	f1ac 0c08 	sub.w	ip, ip, #8
 800e3d2:	4494      	add	ip, r2

    // Advance past AC descriptors
    uint8_t const *p_desc = tu_desc_next(audio->p_desc);
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e3d4:	88da      	ldrh	r2, [r3, #6]
 800e3d6:	4413      	add	r3, r2

    uint8_t tmp = 0;
    while (p_desc < p_desc_end)
 800e3d8:	459c      	cmp	ip, r3
 800e3da:	d917      	bls.n	800e40c <audiod_tx_done_cb.constprop.0+0x50>
 800e3dc:	4605      	mov	r5, r0
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e3de:	f894 e00c 	ldrb.w	lr, [r4, #12]
    uint8_t tmp = 0;
 800e3e2:	2600      	movs	r6, #0
 800e3e4:	e003      	b.n	800e3ee <audiod_tx_done_cb.constprop.0+0x32>
 800e3e6:	781a      	ldrb	r2, [r3, #0]
 800e3e8:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e3ea:	459c      	cmp	ip, r3
 800e3ec:	d90e      	bls.n	800e40c <audiod_tx_done_cb.constprop.0+0x50>
    {
      // We assume the number of alternate settings is increasing thus we return the index of alternate setting zero!
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e3ee:	785a      	ldrb	r2, [r3, #1]
 800e3f0:	2a04      	cmp	r2, #4
 800e3f2:	d1f8      	bne.n	800e3e6 <audiod_tx_done_cb.constprop.0+0x2a>
 800e3f4:	78d9      	ldrb	r1, [r3, #3]
          *idxItf = tmp;
          *pp_desc_int = p_desc;
          return true;
        }
        // Increase index, bytes read, and pointer
        tmp++;
 800e3f6:	1c72      	adds	r2, r6, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e3f8:	2900      	cmp	r1, #0
 800e3fa:	d1f4      	bne.n	800e3e6 <audiod_tx_done_cb.constprop.0+0x2a>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e3fc:	7898      	ldrb	r0, [r3, #2]
 800e3fe:	4570      	cmp	r0, lr
 800e400:	d007      	beq.n	800e412 <audiod_tx_done_cb.constprop.0+0x56>
        tmp++;
 800e402:	b2d6      	uxtb	r6, r2
 800e404:	781a      	ldrb	r2, [r3, #0]
 800e406:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e408:	459c      	cmp	ip, r3
 800e40a:	d8f0      	bhi.n	800e3ee <audiod_tx_done_cb.constprop.0+0x32>
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e40c:	2000      	movs	r0, #0
}
 800e40e:	b003      	add	sp, #12
 800e410:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (audio->alt_setting[idxItf] == 0) return false;
 800e412:	69e3      	ldr	r3, [r4, #28]
 800e414:	5d9b      	ldrb	r3, [r3, r6]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d0f8      	beq.n	800e40c <audiod_tx_done_cb.constprop.0+0x50>
  if (tud_audio_tx_done_pre_load_cb) TU_VERIFY(tud_audio_tx_done_pre_load_cb(rhport, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800e41a:	4a14      	ldr	r2, [pc, #80]	; (800e46c <audiod_tx_done_cb.constprop.0+0xb0>)
 800e41c:	b12a      	cbz	r2, 800e42a <audiod_tx_done_cb.constprop.0+0x6e>
 800e41e:	7a22      	ldrb	r2, [r4, #8]
 800e420:	4628      	mov	r0, r5
 800e422:	f7f6 f8db 	bl	80045dc <tud_audio_tx_done_pre_load_cb>
 800e426:	2800      	cmp	r0, #0
 800e428:	d0f0      	beq.n	800e40c <audiod_tx_done_cb.constprop.0+0x50>
  n_bytes_tx = tu_min16(tu_fifo_count(&audio->ep_in_ff), audio->ep_in_sz);      // Limit up to max packet size, more can not be done for ISO
 800e42a:	4811      	ldr	r0, [pc, #68]	; (800e470 <audiod_tx_done_cb.constprop.0+0xb4>)
 800e42c:	f000 fea4 	bl	800f178 <tu_fifo_count>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e430:	8963      	ldrh	r3, [r4, #10]
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, n_bytes_tx));
 800e432:	4a0f      	ldr	r2, [pc, #60]	; (800e470 <audiod_tx_done_cb.constprop.0+0xb4>)
 800e434:	4298      	cmp	r0, r3
 800e436:	7a21      	ldrb	r1, [r4, #8]
 800e438:	bf28      	it	cs
 800e43a:	4618      	movcs	r0, r3
 800e43c:	b287      	uxth	r7, r0
 800e43e:	4628      	mov	r0, r5
 800e440:	463b      	mov	r3, r7
 800e442:	f002 f8c1 	bl	80105c8 <usbd_edpt_xfer_fifo>
 800e446:	2800      	cmp	r0, #0
 800e448:	d0e0      	beq.n	800e40c <audiod_tx_done_cb.constprop.0+0x50>
  if (tud_audio_tx_done_post_load_cb) TU_VERIFY(tud_audio_tx_done_post_load_cb(rhport, n_bytes_tx, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800e44a:	4b0a      	ldr	r3, [pc, #40]	; (800e474 <audiod_tx_done_cb.constprop.0+0xb8>)
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d0de      	beq.n	800e40e <audiod_tx_done_cb.constprop.0+0x52>
 800e450:	69e2      	ldr	r2, [r4, #28]
 800e452:	4639      	mov	r1, r7
 800e454:	7a23      	ldrb	r3, [r4, #8]
 800e456:	4628      	mov	r0, r5
 800e458:	5d94      	ldrb	r4, [r2, r6]
 800e45a:	2200      	movs	r2, #0
 800e45c:	9400      	str	r4, [sp, #0]
 800e45e:	f7f6 f8bf 	bl	80045e0 <tud_audio_tx_done_post_load_cb>
}
 800e462:	b003      	add	sp, #12
 800e464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e466:	bf00      	nop
 800e468:	2400c500 	.word	0x2400c500
 800e46c:	080045dd 	.word	0x080045dd
 800e470:	2400c52c 	.word	0x2400c52c
 800e474:	080045e1 	.word	0x080045e1

0800e478 <tud_audio_n_read>:
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 800e478:	b928      	cbnz	r0, 800e486 <tud_audio_n_read+0xe>
 800e47a:	4804      	ldr	r0, [pc, #16]	; (800e48c <tud_audio_n_read+0x14>)
 800e47c:	6843      	ldr	r3, [r0, #4]
 800e47e:	b113      	cbz	r3, 800e486 <tud_audio_n_read+0xe>
  return tu_fifo_read_n(&_audiod_fct[func_id].ep_out_ff, buffer, bufsize);
 800e480:	3020      	adds	r0, #32
 800e482:	f000 bef5 	b.w	800f270 <tu_fifo_read_n>
}
 800e486:	2000      	movs	r0, #0
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop
 800e48c:	2400c500 	.word	0x2400c500

0800e490 <audiod_init>:
{
 800e490:	b530      	push	{r4, r5, lr}
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800e492:	4c11      	ldr	r4, [pc, #68]	; (800e4d8 <audiod_init+0x48>)
{
 800e494:	b083      	sub	sp, #12
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800e496:	2238      	movs	r2, #56	; 0x38
 800e498:	2100      	movs	r1, #0
 800e49a:	4620      	mov	r0, r4
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e49c:	2501      	movs	r5, #1
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800e49e:	f003 fb55 	bl	8011b4c <memset>
        audio->ctrl_buf = ctrl_buf_1;
 800e4a2:	4a0e      	ldr	r2, [pc, #56]	; (800e4dc <audiod_init+0x4c>)
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 800e4a4:	2340      	movs	r3, #64	; 0x40
        audio->alt_setting = alt_setting_1;
 800e4a6:	490e      	ldr	r1, [pc, #56]	; (800e4e0 <audiod_init+0x50>)
        audio->ctrl_buf = ctrl_buf_1;
 800e4a8:	6162      	str	r2, [r4, #20]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e4aa:	f104 002c 	add.w	r0, r4, #44	; 0x2c
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 800e4ae:	7623      	strb	r3, [r4, #24]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e4b0:	f44f 7242 	mov.w	r2, #776	; 0x308
 800e4b4:	462b      	mov	r3, r5
        audio->alt_setting = alt_setting_1;
 800e4b6:	61e1      	str	r1, [r4, #28]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e4b8:	9500      	str	r5, [sp, #0]
 800e4ba:	490a      	ldr	r1, [pc, #40]	; (800e4e4 <audiod_init+0x54>)
 800e4bc:	f000 fe42 	bl	800f144 <tu_fifo_config>
        tu_fifo_config(&audio->ep_out_ff, audio_ep_out_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ, 1, true);
 800e4c0:	462b      	mov	r3, r5
 800e4c2:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 800e4c6:	4908      	ldr	r1, [pc, #32]	; (800e4e8 <audiod_init+0x58>)
 800e4c8:	f104 0020 	add.w	r0, r4, #32
 800e4cc:	9500      	str	r5, [sp, #0]
 800e4ce:	f000 fe39 	bl	800f144 <tu_fifo_config>
}
 800e4d2:	b003      	add	sp, #12
 800e4d4:	bd30      	pop	{r4, r5, pc}
 800e4d6:	bf00      	nop
 800e4d8:	2400c500 	.word	0x2400c500
 800e4dc:	2400ce54 	.word	0x2400ce54
 800e4e0:	2400c538 	.word	0x2400c538
 800e4e4:	2400c53c 	.word	0x2400c53c
 800e4e8:	2400c844 	.word	0x2400c844

0800e4ec <audiod_reset>:
{
 800e4ec:	b510      	push	{r4, lr}
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800e4ee:	4c08      	ldr	r4, [pc, #32]	; (800e510 <audiod_reset+0x24>)
 800e4f0:	2300      	movs	r3, #0
    tu_fifo_clear(&audio->ep_in_ff);
 800e4f2:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800e4f6:	6123      	str	r3, [r4, #16]
 800e4f8:	e9c4 3300 	strd	r3, r3, [r4]
 800e4fc:	e9c4 3302 	strd	r3, r3, [r4, #8]
    tu_fifo_clear(&audio->ep_in_ff);
 800e500:	f001 f9a2 	bl	800f848 <tu_fifo_clear>
    tu_fifo_clear(&audio->ep_out_ff);
 800e504:	f104 0020 	add.w	r0, r4, #32
}
 800e508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tu_fifo_clear(&audio->ep_out_ff);
 800e50c:	f001 b99c 	b.w	800f848 <tu_fifo_clear>
 800e510:	2400c500 	.word	0x2400c500

0800e514 <audiod_open>:
  TU_VERIFY ( TUSB_CLASS_AUDIO  == itf_desc->bInterfaceClass &&
 800e514:	794a      	ldrb	r2, [r1, #5]
 800e516:	2a01      	cmp	r2, #1
 800e518:	d102      	bne.n	800e520 <audiod_open+0xc>
 800e51a:	798a      	ldrb	r2, [r1, #6]
 800e51c:	2a01      	cmp	r2, #1
 800e51e:	d001      	beq.n	800e524 <audiod_open+0x10>
 800e520:	2000      	movs	r0, #0
}
 800e522:	4770      	bx	lr
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V2);
 800e524:	79ca      	ldrb	r2, [r1, #7]
 800e526:	2a20      	cmp	r2, #32
 800e528:	d1fa      	bne.n	800e520 <audiod_open+0xc>
  if (itf_desc->bNumEndpoints == 1) // 0 or 1 EPs are allowed
 800e52a:	790a      	ldrb	r2, [r1, #4]
 800e52c:	2a01      	cmp	r2, #1
 800e52e:	d0f7      	beq.n	800e520 <audiod_open+0xc>
  TU_VERIFY(itf_desc->bAlternateSetting == 0);
 800e530:	78ca      	ldrb	r2, [r1, #3]
 800e532:	2a00      	cmp	r2, #0
 800e534:	d1f4      	bne.n	800e520 <audiod_open+0xc>
    if (!_audiod_fct[i].p_desc)
 800e536:	4603      	mov	r3, r0
{
 800e538:	b410      	push	{r4}
    if (!_audiod_fct[i].p_desc)
 800e53a:	4c0b      	ldr	r4, [pc, #44]	; (800e568 <audiod_open+0x54>)
 800e53c:	6860      	ldr	r0, [r4, #4]
 800e53e:	b948      	cbnz	r0, 800e554 <audiod_open+0x40>
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 800e540:	f44f 729c 	mov.w	r2, #312	; 0x138
  return drv_len;
 800e544:	f44f 7098 	mov.w	r0, #304	; 0x130
      _audiod_fct[i].p_desc = (uint8_t const *)itf_desc;    // Save pointer to AC descriptor which is by specification always the first one
 800e548:	6061      	str	r1, [r4, #4]
      _audiod_fct[i].rhport = rhport;
 800e54a:	7023      	strb	r3, [r4, #0]
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 800e54c:	8262      	strh	r2, [r4, #18]
}
 800e54e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e552:	4770      	bx	lr
  TU_ASSERT( i < CFG_TUD_AUDIO );
 800e554:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800e558:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 800e55c:	f010 0001 	ands.w	r0, r0, #1
 800e560:	d0f5      	beq.n	800e54e <audiod_open+0x3a>
 800e562:	be00      	bkpt	0x0000
 800e564:	4610      	mov	r0, r2
 800e566:	e7f2      	b.n	800e54e <audiod_open+0x3a>
 800e568:	2400c500 	.word	0x2400c500

0800e56c <audiod_control_xfer_cb>:
  if ( stage == CONTROL_STAGE_SETUP )
 800e56c:	2901      	cmp	r1, #1
{
 800e56e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e572:	4605      	mov	r5, r0
 800e574:	b083      	sub	sp, #12
 800e576:	4614      	mov	r4, r2
  if ( stage == CONTROL_STAGE_SETUP )
 800e578:	d006      	beq.n	800e588 <audiod_control_xfer_cb+0x1c>
  else if ( stage == CONTROL_STAGE_DATA )
 800e57a:	2902      	cmp	r1, #2
 800e57c:	d041      	beq.n	800e602 <audiod_control_xfer_cb+0x96>
  return true;
 800e57e:	2201      	movs	r2, #1
}
 800e580:	4610      	mov	r0, r2
 800e582:	b003      	add	sp, #12
 800e584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD)
 800e588:	7810      	ldrb	r0, [r2, #0]
 800e58a:	f010 0860 	ands.w	r8, r0, #96	; 0x60
 800e58e:	d129      	bne.n	800e5e4 <audiod_control_xfer_cb+0x78>
    switch (p_request->bRequest)
 800e590:	7853      	ldrb	r3, [r2, #1]
 800e592:	2b0a      	cmp	r3, #10
 800e594:	f000 8090 	beq.w	800e6b8 <audiod_control_xfer_cb+0x14c>
 800e598:	2b0b      	cmp	r3, #11
 800e59a:	d126      	bne.n	800e5ea <audiod_control_xfer_cb+0x7e>
  if (audio->p_desc)
 800e59c:	4f9e      	ldr	r7, [pc, #632]	; (800e818 <audiod_control_xfer_cb+0x2ac>)
 800e59e:	687a      	ldr	r2, [r7, #4]
 800e5a0:	b352      	cbz	r2, 800e5f8 <audiod_control_xfer_cb+0x8c>
 800e5a2:	7816      	ldrb	r6, [r2, #0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e5a4:	8a7b      	ldrh	r3, [r7, #18]
 800e5a6:	4416      	add	r6, r2
 800e5a8:	3b08      	subs	r3, #8
 800e5aa:	441a      	add	r2, r3
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e5ac:	88f3      	ldrh	r3, [r6, #6]
 800e5ae:	441e      	add	r6, r3
    while (p_desc < p_desc_end)
 800e5b0:	42b2      	cmp	r2, r6
 800e5b2:	d921      	bls.n	800e5f8 <audiod_control_xfer_cb+0x8c>
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800e5b4:	f8b4 a004 	ldrh.w	sl, [r4, #4]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800e5b8:	fa5f fa8a 	uxtb.w	sl, sl
 800e5bc:	e003      	b.n	800e5c6 <audiod_control_xfer_cb+0x5a>
 800e5be:	7833      	ldrb	r3, [r6, #0]
 800e5c0:	441e      	add	r6, r3
    while (p_desc < p_desc_end)
 800e5c2:	42b2      	cmp	r2, r6
 800e5c4:	d918      	bls.n	800e5f8 <audiod_control_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e5c6:	7873      	ldrb	r3, [r6, #1]
 800e5c8:	2b04      	cmp	r3, #4
 800e5ca:	d1f8      	bne.n	800e5be <audiod_control_xfer_cb+0x52>
 800e5cc:	78f3      	ldrb	r3, [r6, #3]
        tmp++;
 800e5ce:	f108 0101 	add.w	r1, r8, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d1f3      	bne.n	800e5be <audiod_control_xfer_cb+0x52>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e5d6:	78b0      	ldrb	r0, [r6, #2]
 800e5d8:	4550      	cmp	r0, sl
 800e5da:	f000 808f 	beq.w	800e6fc <audiod_control_xfer_cb+0x190>
        tmp++;
 800e5de:	fa5f f881 	uxtb.w	r8, r1
 800e5e2:	e7ec      	b.n	800e5be <audiod_control_xfer_cb+0x52>
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS)
 800e5e4:	f1b8 0f20 	cmp.w	r8, #32
 800e5e8:	d03a      	beq.n	800e660 <audiod_control_xfer_cb+0xf4>
      default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 800e5ea:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800e5ee:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800e5f2:	07d8      	lsls	r0, r3, #31
 800e5f4:	d500      	bpl.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e5f6:	be00      	bkpt	0x0000
 800e5f8:	2200      	movs	r2, #0
}
 800e5fa:	4610      	mov	r0, r2
 800e5fc:	b003      	add	sp, #12
 800e5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if(p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT)
 800e602:	7813      	ldrb	r3, [r2, #0]
 800e604:	f003 02e0 	and.w	r2, r3, #224	; 0xe0
 800e608:	2a20      	cmp	r2, #32
 800e60a:	d1b8      	bne.n	800e57e <audiod_control_xfer_cb+0x12>
    switch (p_request->bmRequestType_bit.recipient)
 800e60c:	f003 031f 	and.w	r3, r3, #31
 800e610:	2b01      	cmp	r3, #1
 800e612:	f000 80d6 	beq.w	800e7c2 <audiod_control_xfer_cb+0x256>
 800e616:	2b02      	cmp	r3, #2
 800e618:	d1e7      	bne.n	800e5ea <audiod_control_xfer_cb+0x7e>
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 800e61a:	88a0      	ldrh	r0, [r4, #4]
        if (tud_audio_set_req_ep_cb)
 800e61c:	4b7f      	ldr	r3, [pc, #508]	; (800e81c <audiod_control_xfer_cb+0x2b0>)
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 800e61e:	b2c0      	uxtb	r0, r0
        if (tud_audio_set_req_ep_cb)
 800e620:	2b00      	cmp	r3, #0
 800e622:	d0e9      	beq.n	800e5f8 <audiod_control_xfer_cb+0x8c>
static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id)
{
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
  {
    if (_audiod_fct[i].p_desc)
 800e624:	4f7c      	ldr	r7, [pc, #496]	; (800e818 <audiod_control_xfer_cb+0x2ac>)
 800e626:	6879      	ldr	r1, [r7, #4]
 800e628:	2900      	cmp	r1, #0
 800e62a:	d0e5      	beq.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e62c:	780b      	ldrb	r3, [r1, #0]
    {
      // Get pointer at end
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800e62e:	8a7a      	ldrh	r2, [r7, #18]
 800e630:	440b      	add	r3, r1
 800e632:	4411      	add	r1, r2

      // Advance past AC descriptors - EP we look for are streaming EPs
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e634:	88da      	ldrh	r2, [r3, #6]
 800e636:	4413      	add	r3, r2

      while (p_desc < p_desc_end)
 800e638:	4299      	cmp	r1, r3
 800e63a:	d804      	bhi.n	800e646 <audiod_control_xfer_cb+0xda>
 800e63c:	e7dc      	b.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e63e:	781a      	ldrb	r2, [r3, #0]
 800e640:	4413      	add	r3, r2
 800e642:	4299      	cmp	r1, r3
 800e644:	d9d8      	bls.n	800e5f8 <audiod_control_xfer_cb+0x8c>
      {
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800e646:	785a      	ldrb	r2, [r3, #1]
 800e648:	2a05      	cmp	r2, #5
 800e64a:	d1f8      	bne.n	800e63e <audiod_control_xfer_cb+0xd2>
 800e64c:	789a      	ldrb	r2, [r3, #2]
 800e64e:	4282      	cmp	r2, r0
 800e650:	d1f5      	bne.n	800e63e <audiod_control_xfer_cb+0xd2>
          return tud_audio_set_req_ep_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800e652:	697a      	ldr	r2, [r7, #20]
 800e654:	4621      	mov	r1, r4
 800e656:	4628      	mov	r0, r5
 800e658:	f3af 8000 	nop.w
 800e65c:	4602      	mov	r2, r0
 800e65e:	e78f      	b.n	800e580 <audiod_control_xfer_cb+0x14>
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800e660:	8893      	ldrh	r3, [r2, #4]
    switch (p_request->bmRequestType_bit.recipient)
 800e662:	f000 021f 	and.w	r2, r0, #31
 800e666:	2a01      	cmp	r2, #1
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800e668:	b2de      	uxtb	r6, r3
    switch (p_request->bmRequestType_bit.recipient)
 800e66a:	f000 80ee 	beq.w	800e84a <audiod_control_xfer_cb+0x2de>
 800e66e:	2a02      	cmp	r2, #2
 800e670:	d1bb      	bne.n	800e5ea <audiod_control_xfer_cb+0x7e>
    if (_audiod_fct[i].p_desc)
 800e672:	4f69      	ldr	r7, [pc, #420]	; (800e818 <audiod_control_xfer_cb+0x2ac>)
 800e674:	6879      	ldr	r1, [r7, #4]
 800e676:	2900      	cmp	r1, #0
 800e678:	d0be      	beq.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e67a:	780b      	ldrb	r3, [r1, #0]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800e67c:	8a7a      	ldrh	r2, [r7, #18]
 800e67e:	440b      	add	r3, r1
 800e680:	4411      	add	r1, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e682:	88da      	ldrh	r2, [r3, #6]
 800e684:	4413      	add	r3, r2
      while (p_desc < p_desc_end)
 800e686:	4299      	cmp	r1, r3
 800e688:	d804      	bhi.n	800e694 <audiod_control_xfer_cb+0x128>
 800e68a:	e7b5      	b.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e68c:	781a      	ldrb	r2, [r3, #0]
 800e68e:	4413      	add	r3, r2
 800e690:	4299      	cmp	r1, r3
 800e692:	d9b1      	bls.n	800e5f8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800e694:	785a      	ldrb	r2, [r3, #1]
 800e696:	2a05      	cmp	r2, #5
 800e698:	d1f8      	bne.n	800e68c <audiod_control_xfer_cb+0x120>
 800e69a:	789a      	ldrb	r2, [r3, #2]
 800e69c:	42b2      	cmp	r2, r6
 800e69e:	d1f5      	bne.n	800e68c <audiod_control_xfer_cb+0x120>
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800e6a0:	0603      	lsls	r3, r0, #24
 800e6a2:	f100 8171 	bmi.w	800e988 <audiod_control_xfer_cb+0x41c>
    TU_VERIFY(tud_control_xfer(rhport, p_request, _audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz));
 800e6a6:	7e3b      	ldrb	r3, [r7, #24]
 800e6a8:	4621      	mov	r1, r4
 800e6aa:	697a      	ldr	r2, [r7, #20]
 800e6ac:	4628      	mov	r0, r5
}
 800e6ae:	b003      	add	sp, #12
 800e6b0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800e6b4:	f002 b82c 	b.w	8010710 <tud_control_xfer>
  if (audio->p_desc)
 800e6b8:	4f57      	ldr	r7, [pc, #348]	; (800e818 <audiod_control_xfer_cb+0x2ac>)
 800e6ba:	6878      	ldr	r0, [r7, #4]
 800e6bc:	2800      	cmp	r0, #0
 800e6be:	d09b      	beq.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e6c0:	7803      	ldrb	r3, [r0, #0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e6c2:	8a7a      	ldrh	r2, [r7, #18]
 800e6c4:	4403      	add	r3, r0
 800e6c6:	3a08      	subs	r2, #8
 800e6c8:	4410      	add	r0, r2
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e6ca:	88da      	ldrh	r2, [r3, #6]
 800e6cc:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e6ce:	4298      	cmp	r0, r3
 800e6d0:	d992      	bls.n	800e5f8 <audiod_control_xfer_cb+0x8c>
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800e6d2:	88a6      	ldrh	r6, [r4, #4]
 800e6d4:	b2f6      	uxtb	r6, r6
 800e6d6:	e003      	b.n	800e6e0 <audiod_control_xfer_cb+0x174>
 800e6d8:	781a      	ldrb	r2, [r3, #0]
 800e6da:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e6dc:	4298      	cmp	r0, r3
 800e6de:	d98b      	bls.n	800e5f8 <audiod_control_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e6e0:	785a      	ldrb	r2, [r3, #1]
 800e6e2:	2a04      	cmp	r2, #4
 800e6e4:	d1f8      	bne.n	800e6d8 <audiod_control_xfer_cb+0x16c>
 800e6e6:	78da      	ldrb	r2, [r3, #3]
        tmp++;
 800e6e8:	f108 0101 	add.w	r1, r8, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e6ec:	2a00      	cmp	r2, #0
 800e6ee:	d1f3      	bne.n	800e6d8 <audiod_control_xfer_cb+0x16c>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e6f0:	789a      	ldrb	r2, [r3, #2]
 800e6f2:	42b2      	cmp	r2, r6
 800e6f4:	d05f      	beq.n	800e7b6 <audiod_control_xfer_cb+0x24a>
        tmp++;
 800e6f6:	fa5f f881 	uxtb.w	r8, r1
 800e6fa:	e7ed      	b.n	800e6d8 <audiod_control_xfer_cb+0x16c>
  if (audio->ep_in_as_intf_num == itf)
 800e6fc:	4699      	mov	r9, r3
 800e6fe:	7b3b      	ldrb	r3, [r7, #12]
  uint8_t const alt = tu_u16_low(p_request->wValue);
 800e700:	f8b4 b002 	ldrh.w	fp, [r4, #2]
  if (audio->ep_in_as_intf_num == itf)
 800e704:	4553      	cmp	r3, sl
 800e706:	f000 8115 	beq.w	800e934 <audiod_control_xfer_cb+0x3c8>
  if (audio->ep_out_as_intf_num == itf)
 800e70a:	7c3b      	ldrb	r3, [r7, #16]
 800e70c:	4553      	cmp	r3, sl
 800e70e:	f000 8126 	beq.w	800e95e <audiod_control_xfer_cb+0x3f2>
  audio->alt_setting[idxItf] = alt;
 800e712:	69fb      	ldr	r3, [r7, #28]
 800e714:	fa5f f28b 	uxtb.w	r2, fp
 800e718:	f803 2008 	strb.w	r2, [r3, r8]
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e71c:	f8b7 8012 	ldrh.w	r8, [r7, #18]
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	f1a8 0808 	sub.w	r8, r8, #8
 800e726:	4498      	add	r8, r3
  while (p_desc < p_desc_end)
 800e728:	45b0      	cmp	r8, r6
 800e72a:	d805      	bhi.n	800e738 <audiod_control_xfer_cb+0x1cc>
 800e72c:	e087      	b.n	800e83e <audiod_control_xfer_cb+0x2d2>
 800e72e:	7833      	ldrb	r3, [r6, #0]
 800e730:	441e      	add	r6, r3
 800e732:	45b0      	cmp	r8, r6
 800e734:	f240 8083 	bls.w	800e83e <audiod_control_xfer_cb+0x2d2>
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == alt)
 800e738:	7873      	ldrb	r3, [r6, #1]
 800e73a:	2b04      	cmp	r3, #4
 800e73c:	d1f7      	bne.n	800e72e <audiod_control_xfer_cb+0x1c2>
 800e73e:	78b3      	ldrb	r3, [r6, #2]
 800e740:	4553      	cmp	r3, sl
 800e742:	d1f4      	bne.n	800e72e <audiod_control_xfer_cb+0x1c2>
 800e744:	78f3      	ldrb	r3, [r6, #3]
 800e746:	4293      	cmp	r3, r2
 800e748:	d1f1      	bne.n	800e72e <audiod_control_xfer_cb+0x1c2>
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const * )p_desc)->bNumEndpoints;
 800e74a:	f896 b004 	ldrb.w	fp, [r6, #4]
      while (foundEPs < nEps && p_desc < p_desc_end)
 800e74e:	f1bb 0f00 	cmp.w	fp, #0
 800e752:	d06b      	beq.n	800e82c <audiod_control_xfer_cb+0x2c0>
 800e754:	45b0      	cmp	r8, r6
 800e756:	f67f af4f 	bls.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e75a:	7833      	ldrb	r3, [r6, #0]
 800e75c:	45cb      	cmp	fp, r9
 800e75e:	441e      	add	r6, r3
 800e760:	d962      	bls.n	800e828 <audiod_control_xfer_cb+0x2bc>
 800e762:	45b0      	cmp	r8, r6
 800e764:	f67f af48 	bls.w	800e5f8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT)
 800e768:	7873      	ldrb	r3, [r6, #1]
 800e76a:	2b05      	cmp	r3, #5
 800e76c:	d1f5      	bne.n	800e75a <audiod_control_xfer_cb+0x1ee>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800e76e:	4631      	mov	r1, r6
 800e770:	4628      	mov	r0, r5
 800e772:	f001 feb1 	bl	80104d8 <usbd_edpt_open>
 800e776:	4602      	mov	r2, r0
          usbd_edpt_clear_stall(rhport, ep_addr);
 800e778:	4628      	mov	r0, r5
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800e77a:	2a00      	cmp	r2, #0
 800e77c:	f000 8121 	beq.w	800e9c2 <audiod_control_xfer_cb+0x456>
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 800e780:	78b1      	ldrb	r1, [r6, #2]
          usbd_edpt_clear_stall(rhport, ep_addr);
 800e782:	9101      	str	r1, [sp, #4]
 800e784:	f001 ff58 	bl	8010638 <usbd_edpt_clear_stall>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800e788:	9901      	ldr	r1, [sp, #4]
 800e78a:	09cb      	lsrs	r3, r1, #7
 800e78c:	f040 8106 	bne.w	800e99c <audiod_control_xfer_cb+0x430>
            audio->ep_out = ep_addr;
 800e790:	7379      	strb	r1, [r7, #13]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800e792:	4628      	mov	r0, r5
            audio->ep_out_as_intf_num = itf;
 800e794:	f887 a010 	strb.w	sl, [r7, #16]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800e798:	88b3      	ldrh	r3, [r6, #4]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800e79a:	4a21      	ldr	r2, [pc, #132]	; (800e820 <audiod_control_xfer_cb+0x2b4>)
 800e79c:	f3c3 030a 	ubfx	r3, r3, #0, #11
            audio->ep_out_sz = tu_edpt_packet_size(desc_ep);
 800e7a0:	81fb      	strh	r3, [r7, #14]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800e7a2:	f001 ff11 	bl	80105c8 <usbd_edpt_xfer_fifo>
 800e7a6:	2800      	cmp	r0, #0
 800e7a8:	f43f af26 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
          foundEPs += 1;
 800e7ac:	f109 0901 	add.w	r9, r9, #1
 800e7b0:	fa5f f989 	uxtb.w	r9, r9
 800e7b4:	e7d1      	b.n	800e75a <audiod_control_xfer_cb+0x1ee>
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800e7b6:	69fa      	ldr	r2, [r7, #28]
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	4621      	mov	r1, r4
 800e7bc:	4628      	mov	r0, r5
 800e7be:	4442      	add	r2, r8
 800e7c0:	e775      	b.n	800e6ae <audiod_control_xfer_cb+0x142>
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800e7c2:	88a3      	ldrh	r3, [r4, #4]
 800e7c4:	b2de      	uxtb	r6, r3
        if (entityID != 0)
 800e7c6:	0a1b      	lsrs	r3, r3, #8
 800e7c8:	f000 8091 	beq.w	800e8ee <audiod_control_xfer_cb+0x382>
          if (tud_audio_set_req_entity_cb)
 800e7cc:	4a15      	ldr	r2, [pc, #84]	; (800e824 <audiod_control_xfer_cb+0x2b8>)
 800e7ce:	2a00      	cmp	r2, #0
 800e7d0:	f43f af12 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e7d4:	4f10      	ldr	r7, [pc, #64]	; (800e818 <audiod_control_xfer_cb+0x2ac>)
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800e7d6:	b2da      	uxtb	r2, r3
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e7d8:	6879      	ldr	r1, [r7, #4]
 800e7da:	2900      	cmp	r1, #0
 800e7dc:	f43f af0c 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e7e0:	788b      	ldrb	r3, [r1, #2]
 800e7e2:	42b3      	cmp	r3, r6
 800e7e4:	f47f af08 	bne.w	800e5f8 <audiod_control_xfer_cb+0x8c>
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e7e8:	780b      	ldrb	r3, [r1, #0]
 800e7ea:	18c8      	adds	r0, r1, r3
 800e7ec:	5ccb      	ldrb	r3, [r1, r3]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800e7ee:	88c1      	ldrh	r1, [r0, #6]
 800e7f0:	4403      	add	r3, r0
 800e7f2:	4408      	add	r0, r1
      while (p_desc < p_desc_end)
 800e7f4:	4298      	cmp	r0, r3
 800e7f6:	d805      	bhi.n	800e804 <audiod_control_xfer_cb+0x298>
 800e7f8:	e6fe      	b.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e7fa:	7819      	ldrb	r1, [r3, #0]
 800e7fc:	440b      	add	r3, r1
 800e7fe:	4298      	cmp	r0, r3
 800e800:	f67f aefa 	bls.w	800e5f8 <audiod_control_xfer_cb+0x8c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800e804:	78d9      	ldrb	r1, [r3, #3]
 800e806:	4291      	cmp	r1, r2
 800e808:	d1f7      	bne.n	800e7fa <audiod_control_xfer_cb+0x28e>
            return tud_audio_set_req_entity_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800e80a:	697a      	ldr	r2, [r7, #20]
 800e80c:	4621      	mov	r1, r4
 800e80e:	4628      	mov	r0, r5
 800e810:	f7f5 fe88 	bl	8004524 <tud_audio_set_req_entity_cb>
 800e814:	4602      	mov	r2, r0
 800e816:	e6b3      	b.n	800e580 <audiod_control_xfer_cb+0x14>
 800e818:	2400c500 	.word	0x2400c500
 800e81c:	00000000 	.word	0x00000000
 800e820:	2400c520 	.word	0x2400c520
 800e824:	08004525 	.word	0x08004525
      TU_VERIFY(foundEPs == nEps);
 800e828:	f47f aee6 	bne.w	800e5f8 <audiod_control_xfer_cb+0x8c>
      if (tud_audio_set_itf_cb) TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 800e82c:	4b69      	ldr	r3, [pc, #420]	; (800e9d4 <audiod_control_xfer_cb+0x468>)
 800e82e:	b133      	cbz	r3, 800e83e <audiod_control_xfer_cb+0x2d2>
 800e830:	4621      	mov	r1, r4
 800e832:	4628      	mov	r0, r5
 800e834:	f7f5 feae 	bl	8004594 <tud_audio_set_itf_cb>
 800e838:	2800      	cmp	r0, #0
 800e83a:	f43f aedd 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
  tud_control_status(rhport, p_request);
 800e83e:	4621      	mov	r1, r4
 800e840:	4628      	mov	r0, r5
 800e842:	f001 ff4b 	bl	80106dc <tud_control_status>
  return true;
 800e846:	2201      	movs	r2, #1
 800e848:	e69a      	b.n	800e580 <audiod_control_xfer_cb+0x14>
        if (entityID != 0)
 800e84a:	0a1b      	lsrs	r3, r3, #8
 800e84c:	d027      	beq.n	800e89e <audiod_control_xfer_cb+0x332>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e84e:	4f62      	ldr	r7, [pc, #392]	; (800e9d8 <audiod_control_xfer_cb+0x46c>)
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800e850:	b2da      	uxtb	r2, r3
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e852:	6879      	ldr	r1, [r7, #4]
 800e854:	2900      	cmp	r1, #0
 800e856:	f43f aecf 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e85a:	788b      	ldrb	r3, [r1, #2]
 800e85c:	42b3      	cmp	r3, r6
 800e85e:	f47f aecb 	bne.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e862:	780b      	ldrb	r3, [r1, #0]
 800e864:	18ce      	adds	r6, r1, r3
 800e866:	5ccb      	ldrb	r3, [r1, r3]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800e868:	88f1      	ldrh	r1, [r6, #6]
 800e86a:	4433      	add	r3, r6
 800e86c:	440e      	add	r6, r1
      while (p_desc < p_desc_end)
 800e86e:	429e      	cmp	r6, r3
 800e870:	d805      	bhi.n	800e87e <audiod_control_xfer_cb+0x312>
 800e872:	e6c1      	b.n	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e874:	7819      	ldrb	r1, [r3, #0]
 800e876:	440b      	add	r3, r1
 800e878:	429e      	cmp	r6, r3
 800e87a:	f67f aebd 	bls.w	800e5f8 <audiod_control_xfer_cb+0x8c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800e87e:	78d9      	ldrb	r1, [r3, #3]
 800e880:	4291      	cmp	r1, r2
 800e882:	d1f7      	bne.n	800e874 <audiod_control_xfer_cb+0x308>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800e884:	0601      	lsls	r1, r0, #24
 800e886:	f57f af0e 	bpl.w	800e6a6 <audiod_control_xfer_cb+0x13a>
            if (tud_audio_get_req_entity_cb)
 800e88a:	4b54      	ldr	r3, [pc, #336]	; (800e9dc <audiod_control_xfer_cb+0x470>)
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	f43f aeb3 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
              return tud_audio_get_req_entity_cb(rhport, p_request);
 800e892:	4621      	mov	r1, r4
 800e894:	4628      	mov	r0, r5
 800e896:	f7f5 fdb3 	bl	8004400 <tud_audio_get_req_entity_cb>
 800e89a:	4602      	mov	r2, r0
 800e89c:	e670      	b.n	800e580 <audiod_control_xfer_cb+0x14>
    if (_audiod_fct[i].p_desc)
 800e89e:	4f4e      	ldr	r7, [pc, #312]	; (800e9d8 <audiod_control_xfer_cb+0x46c>)
 800e8a0:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800e8a4:	f1bc 0f00 	cmp.w	ip, #0
 800e8a8:	f43f aea6 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e8ac:	8a79      	ldrh	r1, [r7, #18]
 800e8ae:	3908      	subs	r1, #8
 800e8b0:	4461      	add	r1, ip
      while (p_desc < p_desc_end)
 800e8b2:	458c      	cmp	ip, r1
 800e8b4:	f4bf aea0 	bcs.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e8b8:	4663      	mov	r3, ip
 800e8ba:	e004      	b.n	800e8c6 <audiod_control_xfer_cb+0x35a>
 800e8bc:	781a      	ldrb	r2, [r3, #0]
 800e8be:	4413      	add	r3, r2
 800e8c0:	4299      	cmp	r1, r3
 800e8c2:	f67f ae99 	bls.w	800e5f8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e8c6:	785a      	ldrb	r2, [r3, #1]
 800e8c8:	2a04      	cmp	r2, #4
 800e8ca:	d1f7      	bne.n	800e8bc <audiod_control_xfer_cb+0x350>
 800e8cc:	f89c 2002 	ldrb.w	r2, [ip, #2]
 800e8d0:	42b2      	cmp	r2, r6
 800e8d2:	d1f3      	bne.n	800e8bc <audiod_control_xfer_cb+0x350>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800e8d4:	0602      	lsls	r2, r0, #24
 800e8d6:	f57f aee6 	bpl.w	800e6a6 <audiod_control_xfer_cb+0x13a>
            if (tud_audio_get_req_itf_cb)
 800e8da:	4b41      	ldr	r3, [pc, #260]	; (800e9e0 <audiod_control_xfer_cb+0x474>)
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	f43f ae8b 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
              return tud_audio_get_req_itf_cb(rhport, p_request);
 800e8e2:	4621      	mov	r1, r4
 800e8e4:	4628      	mov	r0, r5
 800e8e6:	f3af 8000 	nop.w
 800e8ea:	4602      	mov	r2, r0
 800e8ec:	e648      	b.n	800e580 <audiod_control_xfer_cb+0x14>
          if (tud_audio_set_req_itf_cb)
 800e8ee:	4b3d      	ldr	r3, [pc, #244]	; (800e9e4 <audiod_control_xfer_cb+0x478>)
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	f43f ae81 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
    if (_audiod_fct[i].p_desc)
 800e8f6:	4f38      	ldr	r7, [pc, #224]	; (800e9d8 <audiod_control_xfer_cb+0x46c>)
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	2800      	cmp	r0, #0
 800e8fc:	f43f ae7c 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e900:	8a79      	ldrh	r1, [r7, #18]
 800e902:	3908      	subs	r1, #8
 800e904:	4401      	add	r1, r0
      while (p_desc < p_desc_end)
 800e906:	4288      	cmp	r0, r1
 800e908:	f4bf ae76 	bcs.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e90c:	4603      	mov	r3, r0
 800e90e:	e004      	b.n	800e91a <audiod_control_xfer_cb+0x3ae>
 800e910:	781a      	ldrb	r2, [r3, #0]
 800e912:	4413      	add	r3, r2
 800e914:	4299      	cmp	r1, r3
 800e916:	f67f ae6f 	bls.w	800e5f8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e91a:	785a      	ldrb	r2, [r3, #1]
 800e91c:	2a04      	cmp	r2, #4
 800e91e:	d1f7      	bne.n	800e910 <audiod_control_xfer_cb+0x3a4>
 800e920:	7882      	ldrb	r2, [r0, #2]
 800e922:	42b2      	cmp	r2, r6
 800e924:	d1f4      	bne.n	800e910 <audiod_control_xfer_cb+0x3a4>
            return tud_audio_set_req_itf_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800e926:	697a      	ldr	r2, [r7, #20]
 800e928:	4621      	mov	r1, r4
 800e92a:	4628      	mov	r0, r5
 800e92c:	f3af 8000 	nop.w
 800e930:	4602      	mov	r2, r0
 800e932:	e625      	b.n	800e580 <audiod_control_xfer_cb+0x14>
    usbd_edpt_close(rhport, audio->ep_in);
 800e934:	7a39      	ldrb	r1, [r7, #8]
 800e936:	4628      	mov	r0, r5
    audio->ep_in_as_intf_num = 0;
 800e938:	f887 900c 	strb.w	r9, [r7, #12]
    usbd_edpt_close(rhport, audio->ep_in);
 800e93c:	f001 fe9c 	bl	8010678 <usbd_edpt_close>
    tu_fifo_clear(&audio->ep_in_ff);
 800e940:	4829      	ldr	r0, [pc, #164]	; (800e9e8 <audiod_control_xfer_cb+0x47c>)
 800e942:	f000 ff81 	bl	800f848 <tu_fifo_clear>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800e946:	4b29      	ldr	r3, [pc, #164]	; (800e9ec <audiod_control_xfer_cb+0x480>)
 800e948:	b133      	cbz	r3, 800e958 <audiod_control_xfer_cb+0x3ec>
 800e94a:	4621      	mov	r1, r4
 800e94c:	4628      	mov	r0, r5
 800e94e:	f7f5 fe1f 	bl	8004590 <tud_audio_set_itf_close_EP_cb>
 800e952:	2800      	cmp	r0, #0
 800e954:	f43f ae50 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
    audio->ep_in = 0;                           // Necessary?
 800e958:	2300      	movs	r3, #0
 800e95a:	723b      	strb	r3, [r7, #8]
 800e95c:	e6d5      	b.n	800e70a <audiod_control_xfer_cb+0x19e>
    audio->ep_out_as_intf_num = 0;
 800e95e:	2300      	movs	r3, #0
    usbd_edpt_close(rhport, audio->ep_out);
 800e960:	7b79      	ldrb	r1, [r7, #13]
 800e962:	4628      	mov	r0, r5
    audio->ep_out_as_intf_num = 0;
 800e964:	743b      	strb	r3, [r7, #16]
    usbd_edpt_close(rhport, audio->ep_out);
 800e966:	f001 fe87 	bl	8010678 <usbd_edpt_close>
    tu_fifo_clear(&audio->ep_out_ff);
 800e96a:	4821      	ldr	r0, [pc, #132]	; (800e9f0 <audiod_control_xfer_cb+0x484>)
 800e96c:	f000 ff6c 	bl	800f848 <tu_fifo_clear>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800e970:	4b1e      	ldr	r3, [pc, #120]	; (800e9ec <audiod_control_xfer_cb+0x480>)
 800e972:	b133      	cbz	r3, 800e982 <audiod_control_xfer_cb+0x416>
 800e974:	4621      	mov	r1, r4
 800e976:	4628      	mov	r0, r5
 800e978:	f7f5 fe0a 	bl	8004590 <tud_audio_set_itf_close_EP_cb>
 800e97c:	2800      	cmp	r0, #0
 800e97e:	f43f ae3b 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
    audio->ep_out = 0;                          // Necessary?
 800e982:	2300      	movs	r3, #0
 800e984:	737b      	strb	r3, [r7, #13]
 800e986:	e6c4      	b.n	800e712 <audiod_control_xfer_cb+0x1a6>
          if (tud_audio_get_req_ep_cb)
 800e988:	4b1a      	ldr	r3, [pc, #104]	; (800e9f4 <audiod_control_xfer_cb+0x488>)
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	f43f ae34 	beq.w	800e5f8 <audiod_control_xfer_cb+0x8c>
            return tud_audio_get_req_ep_cb(rhport, p_request);
 800e990:	4621      	mov	r1, r4
 800e992:	4628      	mov	r0, r5
 800e994:	f3af 8000 	nop.w
 800e998:	4602      	mov	r2, r0
 800e99a:	e5f1      	b.n	800e580 <audiod_control_xfer_cb+0x14>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800e99c:	78f3      	ldrb	r3, [r6, #3]
 800e99e:	f013 0f30 	tst.w	r3, #48	; 0x30
 800e9a2:	f47f af03 	bne.w	800e7ac <audiod_control_xfer_cb+0x240>
            audio->ep_in = ep_addr;
 800e9a6:	7239      	strb	r1, [r7, #8]
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800e9a8:	4628      	mov	r0, r5
            audio->ep_in_as_intf_num = itf;
 800e9aa:	f887 a00c 	strb.w	sl, [r7, #12]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800e9ae:	88b3      	ldrh	r3, [r6, #4]
 800e9b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 800e9b4:	817b      	strh	r3, [r7, #10]
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800e9b6:	f7ff fd01 	bl	800e3bc <audiod_tx_done_cb.constprop.0>
 800e9ba:	2800      	cmp	r0, #0
 800e9bc:	f47f aef6 	bne.w	800e7ac <audiod_control_xfer_cb+0x240>
 800e9c0:	e61a      	b.n	800e5f8 <audiod_control_xfer_cb+0x8c>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800e9c2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800e9c6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800e9ca:	07dc      	lsls	r4, r3, #31
 800e9cc:	f57f ae14 	bpl.w	800e5f8 <audiod_control_xfer_cb+0x8c>
 800e9d0:	be00      	bkpt	0x0000
 800e9d2:	e5d5      	b.n	800e580 <audiod_control_xfer_cb+0x14>
 800e9d4:	08004595 	.word	0x08004595
 800e9d8:	2400c500 	.word	0x2400c500
 800e9dc:	08004401 	.word	0x08004401
	...
 800e9e8:	2400c52c 	.word	0x2400c52c
 800e9ec:	08004591 	.word	0x08004591
 800e9f0:	2400c520 	.word	0x2400c520
 800e9f4:	00000000 	.word	0x00000000

0800e9f8 <audiod_xfer_cb>:
{
 800e9f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800e9fc:	4c42      	ldr	r4, [pc, #264]	; (800eb08 <audiod_xfer_cb+0x110>)
{
 800e9fe:	b083      	sub	sp, #12
 800ea00:	4606      	mov	r6, r0
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800ea02:	7a22      	ldrb	r2, [r4, #8]
 800ea04:	428a      	cmp	r2, r1
 800ea06:	d063      	beq.n	800ead0 <audiod_xfer_cb+0xd8>
    if (audio->ep_out == ep_addr)
 800ea08:	7b62      	ldrb	r2, [r4, #13]
 800ea0a:	428a      	cmp	r2, r1
 800ea0c:	d13a      	bne.n	800ea84 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800ea0e:	f8df e104 	ldr.w	lr, [pc, #260]	; 800eb14 <audiod_xfer_cb+0x11c>
      TU_VERIFY(audiod_rx_done_cb(rhport, audio, (uint16_t) xferred_bytes));
 800ea12:	b29d      	uxth	r5, r3
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800ea14:	f04f 0301 	mov.w	r3, #1
 800ea18:	f1be 0f00 	cmp.w	lr, #0
 800ea1c:	d06a      	beq.n	800eaf4 <audiod_xfer_cb+0xfc>
 800ea1e:	b2db      	uxtb	r3, r3
 800ea20:	b93b      	cbnz	r3, 800ea32 <audiod_xfer_cb+0x3a>
 800ea22:	4a3a      	ldr	r2, [pc, #232]	; (800eb0c <audiod_xfer_cb+0x114>)
 800ea24:	f04f 0301 	mov.w	r3, #1
 800ea28:	2a00      	cmp	r2, #0
 800ea2a:	d059      	beq.n	800eae0 <audiod_xfer_cb+0xe8>
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d058      	beq.n	800eae4 <audiod_xfer_cb+0xec>
  if (audio->p_desc)
 800ea32:	6860      	ldr	r0, [r4, #4]
 800ea34:	b330      	cbz	r0, 800ea84 <audiod_xfer_cb+0x8c>
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ea36:	f890 c000 	ldrb.w	ip, [r0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800ea3a:	8a63      	ldrh	r3, [r4, #18]
 800ea3c:	4484      	add	ip, r0
 800ea3e:	3b08      	subs	r3, #8
 800ea40:	4418      	add	r0, r3
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800ea42:	f8bc 3006 	ldrh.w	r3, [ip, #6]
 800ea46:	449c      	add	ip, r3
    while (p_desc < p_desc_end)
 800ea48:	4560      	cmp	r0, ip
 800ea4a:	d91b      	bls.n	800ea84 <audiod_xfer_cb+0x8c>
    TU_VERIFY(audiod_get_AS_interface_index(audio->ep_out_as_intf_num, audio, &idxItf, &dummy2));
 800ea4c:	f894 9010 	ldrb.w	r9, [r4, #16]
    uint8_t tmp = 0;
 800ea50:	2700      	movs	r7, #0
 800ea52:	e004      	b.n	800ea5e <audiod_xfer_cb+0x66>
 800ea54:	f89c 2000 	ldrb.w	r2, [ip]
 800ea58:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800ea5a:	4560      	cmp	r0, ip
 800ea5c:	d912      	bls.n	800ea84 <audiod_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800ea5e:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800ea62:	2a04      	cmp	r2, #4
 800ea64:	d1f6      	bne.n	800ea54 <audiod_xfer_cb+0x5c>
 800ea66:	f89c 2003 	ldrb.w	r2, [ip, #3]
        tmp++;
 800ea6a:	1c7b      	adds	r3, r7, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800ea6c:	2a00      	cmp	r2, #0
 800ea6e:	d1f1      	bne.n	800ea54 <audiod_xfer_cb+0x5c>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800ea70:	f89c 8002 	ldrb.w	r8, [ip, #2]
 800ea74:	45c8      	cmp	r8, r9
 800ea76:	d009      	beq.n	800ea8c <audiod_xfer_cb+0x94>
 800ea78:	f89c 2000 	ldrb.w	r2, [ip]
        tmp++;
 800ea7c:	b2df      	uxtb	r7, r3
 800ea7e:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800ea80:	4560      	cmp	r0, ip
 800ea82:	d8ec      	bhi.n	800ea5e <audiod_xfer_cb+0x66>
  return false;
 800ea84:	2000      	movs	r0, #0
}
 800ea86:	b003      	add	sp, #12
 800ea88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (tud_audio_rx_done_pre_read_cb)
 800ea8c:	f1be 0f00 	cmp.w	lr, #0
 800ea90:	d032      	beq.n	800eaf8 <audiod_xfer_cb+0x100>
    TU_VERIFY(tud_audio_rx_done_pre_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 800ea92:	460b      	mov	r3, r1
 800ea94:	69e1      	ldr	r1, [r4, #28]
 800ea96:	4630      	mov	r0, r6
 800ea98:	5dc9      	ldrb	r1, [r1, r7]
 800ea9a:	9100      	str	r1, [sp, #0]
 800ea9c:	4629      	mov	r1, r5
 800ea9e:	f7f5 fd8d 	bl	80045bc <tud_audio_rx_done_pre_read_cb>
 800eaa2:	2800      	cmp	r0, #0
 800eaa4:	d0ee      	beq.n	800ea84 <audiod_xfer_cb+0x8c>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800eaa6:	89e3      	ldrh	r3, [r4, #14]
 800eaa8:	4630      	mov	r0, r6
 800eaaa:	4a19      	ldr	r2, [pc, #100]	; (800eb10 <audiod_xfer_cb+0x118>)
 800eaac:	7b61      	ldrb	r1, [r4, #13]
 800eaae:	f001 fd8b 	bl	80105c8 <usbd_edpt_xfer_fifo>
 800eab2:	2800      	cmp	r0, #0
 800eab4:	d0e6      	beq.n	800ea84 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_post_read_cb)
 800eab6:	4b15      	ldr	r3, [pc, #84]	; (800eb0c <audiod_xfer_cb+0x114>)
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d0e4      	beq.n	800ea86 <audiod_xfer_cb+0x8e>
    TU_VERIFY(tud_audio_rx_done_post_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 800eabc:	69e2      	ldr	r2, [r4, #28]
 800eabe:	4629      	mov	r1, r5
 800eac0:	7b63      	ldrb	r3, [r4, #13]
 800eac2:	4630      	mov	r0, r6
 800eac4:	5dd4      	ldrb	r4, [r2, r7]
 800eac6:	2200      	movs	r2, #0
 800eac8:	9400      	str	r4, [sp, #0]
 800eaca:	f3af 8000 	nop.w
 800eace:	e7da      	b.n	800ea86 <audiod_xfer_cb+0x8e>
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800ead0:	69e2      	ldr	r2, [r4, #28]
 800ead2:	2a00      	cmp	r2, #0
 800ead4:	d098      	beq.n	800ea08 <audiod_xfer_cb+0x10>
}
 800ead6:	b003      	add	sp, #12
 800ead8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
      TU_VERIFY(audiod_tx_done_cb(rhport, audio));
 800eadc:	f7ff bc6e 	b.w	800e3bc <audiod_tx_done_cb.constprop.0>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800eae0:	4613      	mov	r3, r2
 800eae2:	e7a3      	b.n	800ea2c <audiod_xfer_cb+0x34>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800eae4:	89e3      	ldrh	r3, [r4, #14]
 800eae6:	4630      	mov	r0, r6
 800eae8:	4a09      	ldr	r2, [pc, #36]	; (800eb10 <audiod_xfer_cb+0x118>)
 800eaea:	f001 fd6d 	bl	80105c8 <usbd_edpt_xfer_fifo>
 800eaee:	2800      	cmp	r0, #0
 800eaf0:	d1c9      	bne.n	800ea86 <audiod_xfer_cb+0x8e>
 800eaf2:	e7c7      	b.n	800ea84 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800eaf4:	4673      	mov	r3, lr
 800eaf6:	e792      	b.n	800ea1e <audiod_xfer_cb+0x26>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800eaf8:	89e3      	ldrh	r3, [r4, #14]
 800eafa:	4630      	mov	r0, r6
 800eafc:	4a04      	ldr	r2, [pc, #16]	; (800eb10 <audiod_xfer_cb+0x118>)
 800eafe:	f001 fd63 	bl	80105c8 <usbd_edpt_xfer_fifo>
 800eb02:	2800      	cmp	r0, #0
 800eb04:	d1da      	bne.n	800eabc <audiod_xfer_cb+0xc4>
 800eb06:	e7bd      	b.n	800ea84 <audiod_xfer_cb+0x8c>
 800eb08:	2400c500 	.word	0x2400c500
 800eb0c:	00000000 	.word	0x00000000
 800eb10:	2400c520 	.word	0x2400c520
 800eb14:	080045bd 	.word	0x080045bd

0800eb18 <audiod_sof_isr>:
}
 800eb18:	4770      	bx	lr
 800eb1a:	bf00      	nop

0800eb1c <tud_audio_buffer_and_schedule_control_xfer>:
{
 800eb1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb20:	460c      	mov	r4, r1
 800eb22:	4611      	mov	r1, r2
 800eb24:	b082      	sub	sp, #8
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 800eb26:	f994 2000 	ldrsb.w	r2, [r4]
 800eb2a:	2a00      	cmp	r2, #0
 800eb2c:	da44      	bge.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
  switch (p_request->bmRequestType_bit.recipient)
 800eb2e:	7822      	ldrb	r2, [r4, #0]
 800eb30:	4606      	mov	r6, r0
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800eb32:	88a0      	ldrh	r0, [r4, #4]
  switch (p_request->bmRequestType_bit.recipient)
 800eb34:	f002 021f 	and.w	r2, r2, #31
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800eb38:	fa5f f880 	uxtb.w	r8, r0
  switch (p_request->bmRequestType_bit.recipient)
 800eb3c:	2a01      	cmp	r2, #1
 800eb3e:	d032      	beq.n	800eba6 <tud_audio_buffer_and_schedule_control_xfer+0x8a>
 800eb40:	2a02      	cmp	r2, #2
 800eb42:	d13d      	bne.n	800ebc0 <tud_audio_buffer_and_schedule_control_xfer+0xa4>
    if (_audiod_fct[i].p_desc)
 800eb44:	4d38      	ldr	r5, [pc, #224]	; (800ec28 <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
 800eb46:	686f      	ldr	r7, [r5, #4]
 800eb48:	2f00      	cmp	r7, #0
 800eb4a:	d035      	beq.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800eb4c:	f897 c000 	ldrb.w	ip, [r7]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800eb50:	8a6a      	ldrh	r2, [r5, #18]
 800eb52:	44bc      	add	ip, r7
 800eb54:	4417      	add	r7, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800eb56:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800eb5a:	4494      	add	ip, r2
      while (p_desc < p_desc_end)
 800eb5c:	4567      	cmp	r7, ip
 800eb5e:	d805      	bhi.n	800eb6c <tud_audio_buffer_and_schedule_control_xfer+0x50>
 800eb60:	e02a      	b.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800eb62:	f89c 0000 	ldrb.w	r0, [ip]
 800eb66:	4484      	add	ip, r0
 800eb68:	4567      	cmp	r7, ip
 800eb6a:	d925      	bls.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800eb6c:	f89c e001 	ldrb.w	lr, [ip, #1]
 800eb70:	f1be 0f05 	cmp.w	lr, #5
 800eb74:	d1f5      	bne.n	800eb62 <tud_audio_buffer_and_schedule_control_xfer+0x46>
 800eb76:	f89c 2002 	ldrb.w	r2, [ip, #2]
 800eb7a:	4542      	cmp	r2, r8
 800eb7c:	d1f1      	bne.n	800eb62 <tud_audio_buffer_and_schedule_control_xfer+0x46>
  if (len > _audiod_fct[func_id].ctrl_buf_sz) len = _audiod_fct[func_id].ctrl_buf_sz;
 800eb7e:	7e2a      	ldrb	r2, [r5, #24]
  TU_VERIFY(0 == tu_memcpy_s(_audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz, data, (size_t)len));
 800eb80:	6968      	ldr	r0, [r5, #20]
 800eb82:	4293      	cmp	r3, r2
 800eb84:	bf28      	it	cs
 800eb86:	4613      	movcs	r3, r2
  if (count > destsz) {
 800eb88:	429a      	cmp	r2, r3
 800eb8a:	d315      	bcc.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
  memcpy(dest, src, count);
 800eb8c:	461a      	mov	r2, r3
 800eb8e:	9301      	str	r3, [sp, #4]
 800eb90:	f002 ffce 	bl	8011b30 <memcpy>
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800eb94:	9b01      	ldr	r3, [sp, #4]
 800eb96:	696a      	ldr	r2, [r5, #20]
 800eb98:	4621      	mov	r1, r4
 800eb9a:	4630      	mov	r0, r6
}
 800eb9c:	b002      	add	sp, #8
 800eb9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800eba2:	f001 bdb5 	b.w	8010710 <tud_control_xfer>
      if (entityID != 0)
 800eba6:	0a00      	lsrs	r0, r0, #8
 800eba8:	d012      	beq.n	800ebd0 <tud_audio_buffer_and_schedule_control_xfer+0xb4>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ebaa:	4d1f      	ldr	r5, [pc, #124]	; (800ec28 <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800ebac:	b2c0      	uxtb	r0, r0
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ebae:	686f      	ldr	r7, [r5, #4]
 800ebb0:	b117      	cbz	r7, 800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ebb2:	78ba      	ldrb	r2, [r7, #2]
 800ebb4:	4542      	cmp	r2, r8
 800ebb6:	d023      	beq.n	800ec00 <tud_audio_buffer_and_schedule_control_xfer+0xe4>
}
 800ebb8:	2000      	movs	r0, #0
 800ebba:	b002      	add	sp, #8
 800ebbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 800ebc0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ebc4:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ebc8:	07db      	lsls	r3, r3, #31
 800ebca:	d5f5      	bpl.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ebcc:	be00      	bkpt	0x0000
 800ebce:	e7f3      	b.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
    if (_audiod_fct[i].p_desc)
 800ebd0:	4d15      	ldr	r5, [pc, #84]	; (800ec28 <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
 800ebd2:	686f      	ldr	r7, [r5, #4]
 800ebd4:	2f00      	cmp	r7, #0
 800ebd6:	d0ef      	beq.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800ebd8:	8a68      	ldrh	r0, [r5, #18]
 800ebda:	3808      	subs	r0, #8
 800ebdc:	4438      	add	r0, r7
      while (p_desc < p_desc_end)
 800ebde:	4287      	cmp	r7, r0
 800ebe0:	d2ea      	bcs.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ebe2:	46bc      	mov	ip, r7
 800ebe4:	e004      	b.n	800ebf0 <tud_audio_buffer_and_schedule_control_xfer+0xd4>
 800ebe6:	f89c 2000 	ldrb.w	r2, [ip]
 800ebea:	4494      	add	ip, r2
 800ebec:	4560      	cmp	r0, ip
 800ebee:	d9e3      	bls.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ebf0:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800ebf4:	2a04      	cmp	r2, #4
 800ebf6:	d1f6      	bne.n	800ebe6 <tud_audio_buffer_and_schedule_control_xfer+0xca>
 800ebf8:	78ba      	ldrb	r2, [r7, #2]
 800ebfa:	4542      	cmp	r2, r8
 800ebfc:	d1f3      	bne.n	800ebe6 <tud_audio_buffer_and_schedule_control_xfer+0xca>
 800ebfe:	e7be      	b.n	800eb7e <tud_audio_buffer_and_schedule_control_xfer+0x62>
 800ec00:	783a      	ldrb	r2, [r7, #0]
 800ec02:	eb07 0c02 	add.w	ip, r7, r2
 800ec06:	5cba      	ldrb	r2, [r7, r2]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800ec08:	f8bc 7006 	ldrh.w	r7, [ip, #6]
 800ec0c:	4462      	add	r2, ip
 800ec0e:	44bc      	add	ip, r7
      while (p_desc < p_desc_end)
 800ec10:	4594      	cmp	ip, r2
 800ec12:	d804      	bhi.n	800ec1e <tud_audio_buffer_and_schedule_control_xfer+0x102>
 800ec14:	e7d0      	b.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ec16:	7817      	ldrb	r7, [r2, #0]
 800ec18:	443a      	add	r2, r7
 800ec1a:	4594      	cmp	ip, r2
 800ec1c:	d9cc      	bls.n	800ebb8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800ec1e:	78d7      	ldrb	r7, [r2, #3]
 800ec20:	4287      	cmp	r7, r0
 800ec22:	d1f8      	bne.n	800ec16 <tud_audio_buffer_and_schedule_control_xfer+0xfa>
 800ec24:	e7ab      	b.n	800eb7e <tud_audio_buffer_and_schedule_control_xfer+0x62>
 800ec26:	bf00      	nop
 800ec28:	2400c500 	.word	0x2400c500

0800ec2c <tud_cdc_n_connected>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_cdc_n_connected(uint8_t itf)
{
 800ec2c:	b510      	push	{r4, lr}
 800ec2e:	4604      	mov	r4, r0

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void)
{
  return tud_mounted() && !tud_suspended();
 800ec30:	f000 fe82 	bl	800f938 <tud_mounted>
 800ec34:	b908      	cbnz	r0, 800ec3a <tud_cdc_n_connected+0xe>
 800ec36:	2000      	movs	r0, #0
  // DTR (bit 0) active  is considered as connected
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
}
 800ec38:	bd10      	pop	{r4, pc}
 800ec3a:	f000 fe85 	bl	800f948 <tud_suspended>
 800ec3e:	2800      	cmp	r0, #0
 800ec40:	d1f9      	bne.n	800ec36 <tud_cdc_n_connected+0xa>
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800ec42:	f44f 7394 	mov.w	r3, #296	; 0x128
 800ec46:	4803      	ldr	r0, [pc, #12]	; (800ec54 <tud_cdc_n_connected+0x28>)
 800ec48:	fb03 0004 	mla	r0, r3, r4, r0
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ec4c:	7900      	ldrb	r0, [r0, #4]
 800ec4e:	f000 0001 	and.w	r0, r0, #1
}
 800ec52:	bd10      	pop	{r4, pc}
 800ec54:	2400ce94 	.word	0x2400ce94

0800ec58 <tud_cdc_n_available>:
//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf)
{
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 800ec58:	f44f 7294 	mov.w	r2, #296	; 0x128
{
 800ec5c:	b508      	push	{r3, lr}
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 800ec5e:	4b03      	ldr	r3, [pc, #12]	; (800ec6c <tud_cdc_n_available+0x14>)
 800ec60:	fb02 3000 	mla	r0, r2, r0, r3
 800ec64:	3010      	adds	r0, #16
 800ec66:	f000 fa87 	bl	800f178 <tu_fifo_count>
}
 800ec6a:	bd08      	pop	{r3, pc}
 800ec6c:	2400ce94 	.word	0x2400ce94

0800ec70 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize)
{
 800ec70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec74:	f44f 7594 	mov.w	r5, #296	; 0x128
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
  uint32_t num_read = tu_fifo_read_n(&p_cdc->rx_ff, buffer, (uint16_t) bufsize);
 800ec78:	4f1a      	ldr	r7, [pc, #104]	; (800ece4 <tud_cdc_n_read+0x74>)
 800ec7a:	b292      	uxth	r2, r2
 800ec7c:	fb00 f505 	mul.w	r5, r0, r5
 800ec80:	f105 0410 	add.w	r4, r5, #16
 800ec84:	443c      	add	r4, r7
 800ec86:	4620      	mov	r0, r4
 800ec88:	f000 faf2 	bl	800f270 <tu_fifo_read_n>
 800ec8c:	4606      	mov	r6, r0
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800ec8e:	4620      	mov	r0, r4
 800ec90:	f000 fa92 	bl	800f1b8 <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800ec94:	283f      	cmp	r0, #63	; 0x3f
 800ec96:	d802      	bhi.n	800ec9e <tud_cdc_n_read+0x2e>
  _prep_out_transaction(p_cdc);
  return num_read;
}
 800ec98:	4630      	mov	r0, r6
 800ec9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800ec9e:	eb07 0805 	add.w	r8, r7, r5
 800eca2:	2000      	movs	r0, #0
 800eca4:	f898 1003 	ldrb.w	r1, [r8, #3]
 800eca8:	f001 fc3a 	bl	8010520 <usbd_edpt_claim>
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d0f3      	beq.n	800ec98 <tud_cdc_n_read+0x28>
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800ecb0:	4620      	mov	r0, r4
 800ecb2:	f000 fa81 	bl	800f1b8 <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800ecb6:	283f      	cmp	r0, #63	; 0x3f
 800ecb8:	d90b      	bls.n	800ecd2 <tud_cdc_n_read+0x62>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800ecba:	f105 02a8 	add.w	r2, r5, #168	; 0xa8
 800ecbe:	2340      	movs	r3, #64	; 0x40
 800ecc0:	f898 1003 	ldrb.w	r1, [r8, #3]
 800ecc4:	2000      	movs	r0, #0
 800ecc6:	443a      	add	r2, r7
 800ecc8:	f001 fc46 	bl	8010558 <usbd_edpt_xfer>
}
 800eccc:	4630      	mov	r0, r6
 800ecce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800ecd2:	f898 1003 	ldrb.w	r1, [r8, #3]
 800ecd6:	2000      	movs	r0, #0
 800ecd8:	f001 fc30 	bl	801053c <usbd_edpt_release>
}
 800ecdc:	4630      	mov	r0, r6
 800ecde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece2:	bf00      	nop
 800ece4:	2400ce94 	.word	0x2400ce94

0800ece8 <tud_cdc_n_write_flush>:

  return ret;
}

uint32_t tud_cdc_n_write_flush (uint8_t itf)
{
 800ece8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecec:	4604      	mov	r4, r0
 800ecee:	f000 fe23 	bl	800f938 <tud_mounted>
 800ecf2:	b910      	cbnz	r0, 800ecfa <tud_cdc_n_write_flush+0x12>
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];

  // Skip if usb is not ready yet
  TU_VERIFY( tud_ready(), 0 );
 800ecf4:	2000      	movs	r0, #0
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    usbd_edpt_release(rhport, p_cdc->ep_in);
    return 0;
  }
}
 800ecf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecfa:	f000 fe25 	bl	800f948 <tud_suspended>
 800ecfe:	4606      	mov	r6, r0
 800ed00:	2800      	cmp	r0, #0
 800ed02:	d1f7      	bne.n	800ecf4 <tud_cdc_n_write_flush+0xc>
  if ( !tu_fifo_count(&p_cdc->tx_ff) ) return 0;
 800ed04:	f44f 7094 	mov.w	r0, #296	; 0x128
 800ed08:	f8df 8060 	ldr.w	r8, [pc, #96]	; 800ed6c <tud_cdc_n_write_flush+0x84>
 800ed0c:	fb00 f404 	mul.w	r4, r0, r4
 800ed10:	f104 051c 	add.w	r5, r4, #28
 800ed14:	4445      	add	r5, r8
 800ed16:	4628      	mov	r0, r5
 800ed18:	f000 fa2e 	bl	800f178 <tu_fifo_count>
 800ed1c:	2800      	cmp	r0, #0
 800ed1e:	d0e9      	beq.n	800ecf4 <tud_cdc_n_write_flush+0xc>
  TU_VERIFY( usbd_edpt_claim(rhport, p_cdc->ep_in), 0 );
 800ed20:	eb08 0704 	add.w	r7, r8, r4
 800ed24:	4630      	mov	r0, r6
 800ed26:	78b9      	ldrb	r1, [r7, #2]
 800ed28:	f001 fbfa 	bl	8010520 <usbd_edpt_claim>
 800ed2c:	2800      	cmp	r0, #0
 800ed2e:	d0e1      	beq.n	800ecf4 <tud_cdc_n_write_flush+0xc>
  uint16_t const count = tu_fifo_read_n(&p_cdc->tx_ff, p_cdc->epin_buf, sizeof(p_cdc->epin_buf));
 800ed30:	34e8      	adds	r4, #232	; 0xe8
 800ed32:	4628      	mov	r0, r5
 800ed34:	2240      	movs	r2, #64	; 0x40
 800ed36:	4444      	add	r4, r8
 800ed38:	4621      	mov	r1, r4
 800ed3a:	f000 fa99 	bl	800f270 <tu_fifo_read_n>
  if ( count )
 800ed3e:	4605      	mov	r5, r0
 800ed40:	b170      	cbz	r0, 800ed60 <tud_cdc_n_write_flush+0x78>
    TU_ASSERT( usbd_edpt_xfer(rhport, p_cdc->ep_in, p_cdc->epin_buf, count), 0 );
 800ed42:	4603      	mov	r3, r0
 800ed44:	4622      	mov	r2, r4
 800ed46:	78b9      	ldrb	r1, [r7, #2]
 800ed48:	4630      	mov	r0, r6
 800ed4a:	f001 fc05 	bl	8010558 <usbd_edpt_xfer>
 800ed4e:	b950      	cbnz	r0, 800ed66 <tud_cdc_n_write_flush+0x7e>
 800ed50:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ed54:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ed58:	07db      	lsls	r3, r3, #31
 800ed5a:	d5cb      	bpl.n	800ecf4 <tud_cdc_n_write_flush+0xc>
 800ed5c:	be00      	bkpt	0x0000
 800ed5e:	e7ca      	b.n	800ecf6 <tud_cdc_n_write_flush+0xe>
    usbd_edpt_release(rhport, p_cdc->ep_in);
 800ed60:	78b9      	ldrb	r1, [r7, #2]
 800ed62:	f001 fbeb 	bl	801053c <usbd_edpt_release>
    return 0;
 800ed66:	4628      	mov	r0, r5
 800ed68:	e7c5      	b.n	800ecf6 <tud_cdc_n_write_flush+0xe>
 800ed6a:	bf00      	nop
 800ed6c:	2400ce94 	.word	0x2400ce94

0800ed70 <tud_cdc_n_write>:
{
 800ed70:	b538      	push	{r3, r4, r5, lr}
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ed72:	f44f 7394 	mov.w	r3, #296	; 0x128
 800ed76:	4c0b      	ldr	r4, [pc, #44]	; (800eda4 <tud_cdc_n_write+0x34>)
 800ed78:	b292      	uxth	r2, r2
{
 800ed7a:	4605      	mov	r5, r0
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ed7c:	fb03 4400 	mla	r4, r3, r0, r4
 800ed80:	341c      	adds	r4, #28
 800ed82:	4620      	mov	r0, r4
 800ed84:	f000 fbc6 	bl	800f514 <tu_fifo_write_n>
 800ed88:	4603      	mov	r3, r0
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800ed8a:	4620      	mov	r0, r4
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ed8c:	461c      	mov	r4, r3
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800ed8e:	f000 f9f3 	bl	800f178 <tu_fifo_count>
 800ed92:	283f      	cmp	r0, #63	; 0x3f
 800ed94:	d801      	bhi.n	800ed9a <tud_cdc_n_write+0x2a>
}
 800ed96:	4620      	mov	r0, r4
 800ed98:	bd38      	pop	{r3, r4, r5, pc}
    tud_cdc_n_write_flush(itf);
 800ed9a:	4628      	mov	r0, r5
 800ed9c:	f7ff ffa4 	bl	800ece8 <tud_cdc_n_write_flush>
}
 800eda0:	4620      	mov	r0, r4
 800eda2:	bd38      	pop	{r3, r4, r5, pc}
 800eda4:	2400ce94 	.word	0x2400ce94

0800eda8 <cdcd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void)
{
 800eda8:	b510      	push	{r4, lr}
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800edaa:	4c12      	ldr	r4, [pc, #72]	; (800edf4 <cdcd_init+0x4c>)
{
 800edac:	b082      	sub	sp, #8
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800edae:	f44f 7294 	mov.w	r2, #296	; 0x128
 800edb2:	2100      	movs	r1, #0
 800edb4:	4620      	mov	r0, r4
 800edb6:	f002 fec9 	bl	8011b4c <memset>
    p_cdc->line_coding.stop_bits = 0;
    p_cdc->line_coding.parity    = 0;
    p_cdc->line_coding.data_bits = 8;

    // Config RX fifo
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800edba:	2300      	movs	r3, #0
    p_cdc->wanted_char = (char) -1;
 800edbc:	21ff      	movs	r1, #255	; 0xff
    p_cdc->line_coding.bit_rate  = 115200;
 800edbe:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    p_cdc->line_coding.data_bits = 8;
 800edc2:	2008      	movs	r0, #8
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800edc4:	9300      	str	r3, [sp, #0]
    p_cdc->wanted_char = (char) -1;
 800edc6:	7161      	strb	r1, [r4, #5]
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800edc8:	2301      	movs	r3, #1
 800edca:	f104 0128 	add.w	r1, r4, #40	; 0x28
    p_cdc->line_coding.bit_rate  = 115200;
 800edce:	60a2      	str	r2, [r4, #8]
    p_cdc->line_coding.data_bits = 8;
 800edd0:	73a0      	strb	r0, [r4, #14]
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800edd2:	2240      	movs	r2, #64	; 0x40
 800edd4:	f104 0010 	add.w	r0, r4, #16
 800edd8:	f000 f9b4 	bl	800f144 <tu_fifo_config>

    // Config TX fifo as overwritable at initialization and will be changed to non-overwritable
    // if terminal supports DTR bit. Without DTR we do not know if data is actually polled by terminal.
    // In this way, the most current data is prioritized.
    tu_fifo_config(&p_cdc->tx_ff, p_cdc->tx_ff_buf, TU_ARRAY_SIZE(p_cdc->tx_ff_buf), 1, true);
 800eddc:	2301      	movs	r3, #1
 800edde:	2240      	movs	r2, #64	; 0x40
 800ede0:	f104 0168 	add.w	r1, r4, #104	; 0x68
 800ede4:	f104 001c 	add.w	r0, r4, #28
 800ede8:	9300      	str	r3, [sp, #0]
 800edea:	f000 f9ab 	bl	800f144 <tu_fifo_config>

    tu_fifo_config_mutex(&p_cdc->rx_ff, NULL, osal_mutex_create(&p_cdc->rx_ff_mutex));
    tu_fifo_config_mutex(&p_cdc->tx_ff, osal_mutex_create(&p_cdc->tx_ff_mutex), NULL);
  }
}
 800edee:	b002      	add	sp, #8
 800edf0:	bd10      	pop	{r4, pc}
 800edf2:	bf00      	nop
 800edf4:	2400ce94 	.word	0x2400ce94

0800edf8 <cdcd_reset>:

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];

    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800edf8:	4b09      	ldr	r3, [pc, #36]	; (800ee20 <cdcd_reset+0x28>)
 800edfa:	2200      	movs	r2, #0
{
 800edfc:	b510      	push	{r4, lr}
    tu_fifo_clear(&p_cdc->rx_ff);
    tu_fifo_clear(&p_cdc->tx_ff);
 800edfe:	f103 041c 	add.w	r4, r3, #28
    tu_fifo_clear(&p_cdc->rx_ff);
 800ee02:	f103 0010 	add.w	r0, r3, #16
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800ee06:	601a      	str	r2, [r3, #0]
 800ee08:	711a      	strb	r2, [r3, #4]
    tu_fifo_clear(&p_cdc->rx_ff);
 800ee0a:	f000 fd1d 	bl	800f848 <tu_fifo_clear>
    tu_fifo_clear(&p_cdc->tx_ff);
 800ee0e:	4620      	mov	r0, r4
 800ee10:	f000 fd1a 	bl	800f848 <tu_fifo_clear>
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800ee14:	4620      	mov	r0, r4
 800ee16:	2101      	movs	r1, #1
  }
}
 800ee18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800ee1c:	f000 bd1a 	b.w	800f854 <tu_fifo_set_overwritable>
 800ee20:	2400ce94 	.word	0x2400ce94

0800ee24 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800ee24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  // Only support ACM subclass
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800ee28:	794b      	ldrb	r3, [r1, #5]
{
 800ee2a:	b082      	sub	sp, #8
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800ee2c:	2b02      	cmp	r3, #2
 800ee2e:	d102      	bne.n	800ee36 <cdcd_open+0x12>
 800ee30:	798b      	ldrb	r3, [r1, #6]
 800ee32:	2b02      	cmp	r3, #2
 800ee34:	d004      	beq.n	800ee40 <cdcd_open+0x1c>
    {
      p_cdc = &_cdcd_itf[cdc_id];
      break;
    }
  }
  TU_ASSERT(p_cdc, 0);
 800ee36:	2500      	movs	r5, #0

  // Prepare for incoming data
  _prep_out_transaction(p_cdc);

  return drv_len;
}
 800ee38:	4628      	mov	r0, r5
 800ee3a:	b002      	add	sp, #8
 800ee3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ( _cdcd_itf[cdc_id].ep_in == 0 )
 800ee40:	4e32      	ldr	r6, [pc, #200]	; (800ef0c <cdcd_open+0xe8>)
 800ee42:	78b3      	ldrb	r3, [r6, #2]
 800ee44:	b13b      	cbz	r3, 800ee56 <cdcd_open+0x32>
  TU_ASSERT(p_cdc, 0);
 800ee46:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ee4a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ee4e:	07db      	lsls	r3, r3, #31
 800ee50:	d5f1      	bpl.n	800ee36 <cdcd_open+0x12>
 800ee52:	be00      	bkpt	0x0000
 800ee54:	e7ef      	b.n	800ee36 <cdcd_open+0x12>
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800ee56:	788b      	ldrb	r3, [r1, #2]
 800ee58:	4607      	mov	r7, r0
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800ee5a:	2509      	movs	r5, #9
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800ee5c:	7033      	strb	r3, [r6, #0]
 800ee5e:	780c      	ldrb	r4, [r1, #0]
 800ee60:	440c      	add	r4, r1
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800ee62:	7861      	ldrb	r1, [r4, #1]
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800ee64:	2924      	cmp	r1, #36	; 0x24
 800ee66:	d10b      	bne.n	800ee80 <cdcd_open+0x5c>
 800ee68:	2a08      	cmp	r2, #8
 800ee6a:	d802      	bhi.n	800ee72 <cdcd_open+0x4e>
 800ee6c:	e00f      	b.n	800ee8e <cdcd_open+0x6a>
 800ee6e:	42aa      	cmp	r2, r5
 800ee70:	d30d      	bcc.n	800ee8e <cdcd_open+0x6a>
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800ee72:	7823      	ldrb	r3, [r4, #0]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ee74:	441c      	add	r4, r3
    drv_len += tu_desc_len(p_desc);
 800ee76:	442b      	add	r3, r5
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800ee78:	7861      	ldrb	r1, [r4, #1]
 800ee7a:	b29d      	uxth	r5, r3
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800ee7c:	2924      	cmp	r1, #36	; 0x24
 800ee7e:	d0f6      	beq.n	800ee6e <cdcd_open+0x4a>
  if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 800ee80:	2905      	cmp	r1, #5
 800ee82:	d01b      	beq.n	800eebc <cdcd_open+0x98>
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800ee84:	2904      	cmp	r1, #4
 800ee86:	d102      	bne.n	800ee8e <cdcd_open+0x6a>
 800ee88:	7963      	ldrb	r3, [r4, #5]
 800ee8a:	2b0a      	cmp	r3, #10
 800ee8c:	d029      	beq.n	800eee2 <cdcd_open+0xbe>
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800ee8e:	4820      	ldr	r0, [pc, #128]	; (800ef10 <cdcd_open+0xec>)
 800ee90:	f000 f992 	bl	800f1b8 <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800ee94:	283f      	cmp	r0, #63	; 0x3f
 800ee96:	d9cf      	bls.n	800ee38 <cdcd_open+0x14>
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800ee98:	78f1      	ldrb	r1, [r6, #3]
 800ee9a:	2000      	movs	r0, #0
 800ee9c:	f001 fb40 	bl	8010520 <usbd_edpt_claim>
 800eea0:	2800      	cmp	r0, #0
 800eea2:	d0c9      	beq.n	800ee38 <cdcd_open+0x14>
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800eea4:	481a      	ldr	r0, [pc, #104]	; (800ef10 <cdcd_open+0xec>)
 800eea6:	f000 f987 	bl	800f1b8 <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800eeaa:	283f      	cmp	r0, #63	; 0x3f
 800eeac:	d914      	bls.n	800eed8 <cdcd_open+0xb4>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800eeae:	2340      	movs	r3, #64	; 0x40
 800eeb0:	4a18      	ldr	r2, [pc, #96]	; (800ef14 <cdcd_open+0xf0>)
 800eeb2:	78f1      	ldrb	r1, [r6, #3]
 800eeb4:	2000      	movs	r0, #0
 800eeb6:	f001 fb4f 	bl	8010558 <usbd_edpt_xfer>
 800eeba:	e7bd      	b.n	800ee38 <cdcd_open+0x14>
    TU_ASSERT( usbd_edpt_open(rhport, desc_ep), 0 );
 800eebc:	4621      	mov	r1, r4
 800eebe:	4638      	mov	r0, r7
 800eec0:	f001 fb0a 	bl	80104d8 <usbd_edpt_open>
 800eec4:	2800      	cmp	r0, #0
 800eec6:	d0be      	beq.n	800ee46 <cdcd_open+0x22>
    p_cdc->ep_notif = desc_ep->bEndpointAddress;
 800eec8:	78a3      	ldrb	r3, [r4, #2]
 800eeca:	7073      	strb	r3, [r6, #1]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800eecc:	7822      	ldrb	r2, [r4, #0]
    drv_len += tu_desc_len(p_desc);
 800eece:	18ab      	adds	r3, r5, r2
  return desc8 + desc8[DESC_OFFSET_LEN];
 800eed0:	4414      	add	r4, r2
 800eed2:	b29d      	uxth	r5, r3
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800eed4:	7861      	ldrb	r1, [r4, #1]
 800eed6:	e7d5      	b.n	800ee84 <cdcd_open+0x60>
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800eed8:	78f1      	ldrb	r1, [r6, #3]
 800eeda:	2000      	movs	r0, #0
 800eedc:	f001 fb2e 	bl	801053c <usbd_edpt_release>
    return false;
 800eee0:	e7aa      	b.n	800ee38 <cdcd_open+0x14>
    TU_ASSERT( usbd_open_edpt_pair(rhport, p_desc, 2, TUSB_XFER_BULK, &p_cdc->ep_out, &p_cdc->ep_in), 0 );
 800eee2:	4b0d      	ldr	r3, [pc, #52]	; (800ef18 <cdcd_open+0xf4>)
 800eee4:	4638      	mov	r0, r7
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800eee6:	f894 8000 	ldrb.w	r8, [r4]
 800eeea:	9301      	str	r3, [sp, #4]
 800eeec:	3301      	adds	r3, #1
 800eeee:	eb04 0108 	add.w	r1, r4, r8
 800eef2:	9300      	str	r3, [sp, #0]
 800eef4:	2302      	movs	r3, #2
 800eef6:	461a      	mov	r2, r3
 800eef8:	f001 fa98 	bl	801042c <usbd_open_edpt_pair>
 800eefc:	2800      	cmp	r0, #0
 800eefe:	d0a2      	beq.n	800ee46 <cdcd_open+0x22>
    drv_len += 2*sizeof(tusb_desc_endpoint_t);
 800ef00:	f105 030e 	add.w	r3, r5, #14
 800ef04:	fa18 f383 	uxtah	r3, r8, r3
 800ef08:	b29d      	uxth	r5, r3
 800ef0a:	e7c0      	b.n	800ee8e <cdcd_open+0x6a>
 800ef0c:	2400ce94 	.word	0x2400ce94
 800ef10:	2400cea4 	.word	0x2400cea4
 800ef14:	2400cf3c 	.word	0x2400cf3c
 800ef18:	2400ce96 	.word	0x2400ce96

0800ef1c <cdcd_control_xfer_cb>:
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800ef1c:	7813      	ldrb	r3, [r2, #0]
 800ef1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ef22:	2b20      	cmp	r3, #32
{
 800ef24:	b570      	push	{r4, r5, r6, lr}
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800ef26:	d10f      	bne.n	800ef48 <cdcd_control_xfer_cb+0x2c>
  // Identify which interface to use
  for ( ; ; itf++, p_cdc++)
  {
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;

    if ( p_cdc->itf_num == request->wIndex ) break;
 800ef28:	4694      	mov	ip, r2
 800ef2a:	4c33      	ldr	r4, [pc, #204]	; (800eff8 <cdcd_control_xfer_cb+0xdc>)
 800ef2c:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 800ef30:	7822      	ldrb	r2, [r4, #0]
 800ef32:	429a      	cmp	r2, r3
 800ef34:	d108      	bne.n	800ef48 <cdcd_control_xfer_cb+0x2c>
  }

  switch ( request->bRequest )
 800ef36:	f89c 3001 	ldrb.w	r3, [ip, #1]
 800ef3a:	3b20      	subs	r3, #32
 800ef3c:	2b03      	cmp	r3, #3
 800ef3e:	d803      	bhi.n	800ef48 <cdcd_control_xfer_cb+0x2c>
 800ef40:	e8df f003 	tbb	[pc, r3]
 800ef44:	05312816 	.word	0x05312816
 800ef48:	2400      	movs	r4, #0

    default: return false; // stall unsupported request
  }

  return true;
}
 800ef4a:	4620      	mov	r0, r4
 800ef4c:	bd70      	pop	{r4, r5, r6, pc}
      if (stage == CONTROL_STAGE_SETUP)
 800ef4e:	2901      	cmp	r1, #1
 800ef50:	d042      	beq.n	800efd8 <cdcd_control_xfer_cb+0xbc>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800ef52:	4b2a      	ldr	r3, [pc, #168]	; (800effc <cdcd_control_xfer_cb+0xe0>)
 800ef54:	f04f 0401 	mov.w	r4, #1
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d042      	beq.n	800efe2 <cdcd_control_xfer_cb+0xc6>
 800ef5c:	2903      	cmp	r1, #3
 800ef5e:	bf14      	ite	ne
 800ef60:	2400      	movne	r4, #0
 800ef62:	f004 0401 	andeq.w	r4, r4, #1
 800ef66:	2c00      	cmp	r4, #0
 800ef68:	d13f      	bne.n	800efea <cdcd_control_xfer_cb+0xce>
  return true;
 800ef6a:	2401      	movs	r4, #1
}
 800ef6c:	4620      	mov	r0, r4
 800ef6e:	bd70      	pop	{r4, r5, r6, pc}
      if (stage == CONTROL_STAGE_SETUP)
 800ef70:	2901      	cmp	r1, #1
 800ef72:	d011      	beq.n	800ef98 <cdcd_control_xfer_cb+0x7c>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800ef74:	4b22      	ldr	r3, [pc, #136]	; (800f000 <cdcd_control_xfer_cb+0xe4>)
 800ef76:	f04f 0401 	mov.w	r4, #1
 800ef7a:	b3a3      	cbz	r3, 800efe6 <cdcd_control_xfer_cb+0xca>
 800ef7c:	2903      	cmp	r1, #3
 800ef7e:	bf14      	ite	ne
 800ef80:	2400      	movne	r4, #0
 800ef82:	f004 0401 	andeq.w	r4, r4, #1
 800ef86:	2c00      	cmp	r4, #0
 800ef88:	d0ef      	beq.n	800ef6a <cdcd_control_xfer_cb+0x4e>
 800ef8a:	491e      	ldr	r1, [pc, #120]	; (800f004 <cdcd_control_xfer_cb+0xe8>)
 800ef8c:	2000      	movs	r0, #0
 800ef8e:	f3af 8000 	nop.w
 800ef92:	e7da      	b.n	800ef4a <cdcd_control_xfer_cb+0x2e>
      if (stage == CONTROL_STAGE_SETUP)
 800ef94:	2901      	cmp	r1, #1
 800ef96:	d1e8      	bne.n	800ef6a <cdcd_control_xfer_cb+0x4e>
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800ef98:	2307      	movs	r3, #7
 800ef9a:	4a1a      	ldr	r2, [pc, #104]	; (800f004 <cdcd_control_xfer_cb+0xe8>)
 800ef9c:	4661      	mov	r1, ip
  return true;
 800ef9e:	2401      	movs	r4, #1
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800efa0:	f001 fbb6 	bl	8010710 <tud_control_xfer>
 800efa4:	e7d1      	b.n	800ef4a <cdcd_control_xfer_cb+0x2e>
      if (stage == CONTROL_STAGE_SETUP)
 800efa6:	2901      	cmp	r1, #1
 800efa8:	d016      	beq.n	800efd8 <cdcd_control_xfer_cb+0xbc>
      else if (stage == CONTROL_STAGE_ACK)
 800efaa:	2903      	cmp	r1, #3
 800efac:	d1dd      	bne.n	800ef6a <cdcd_control_xfer_cb+0x4e>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800efae:	f8bc 5002 	ldrh.w	r5, [ip, #2]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800efb2:	4815      	ldr	r0, [pc, #84]	; (800f008 <cdcd_control_xfer_cb+0xec>)
 800efb4:	f005 0601 	and.w	r6, r5, #1
        p_cdc->line_state = (uint8_t) request->wValue;
 800efb8:	7125      	strb	r5, [r4, #4]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800efba:	f086 0101 	eor.w	r1, r6, #1
 800efbe:	f000 fc49 	bl	800f854 <tu_fifo_set_overwritable>
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800efc2:	4b12      	ldr	r3, [pc, #72]	; (800f00c <cdcd_control_xfer_cb+0xf0>)
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d0d0      	beq.n	800ef6a <cdcd_control_xfer_cb+0x4e>
 800efc8:	f3c5 0240 	ubfx	r2, r5, #1, #1
 800efcc:	4631      	mov	r1, r6
 800efce:	2000      	movs	r0, #0
  return true;
 800efd0:	2401      	movs	r4, #1
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800efd2:	f7f5 fb07 	bl	80045e4 <tud_cdc_line_state_cb>
 800efd6:	e7b8      	b.n	800ef4a <cdcd_control_xfer_cb+0x2e>
        tud_control_status(rhport, request);
 800efd8:	4661      	mov	r1, ip
  return true;
 800efda:	2401      	movs	r4, #1
        tud_control_status(rhport, request);
 800efdc:	f001 fb7e 	bl	80106dc <tud_control_status>
 800efe0:	e7b3      	b.n	800ef4a <cdcd_control_xfer_cb+0x2e>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800efe2:	461c      	mov	r4, r3
 800efe4:	e7ba      	b.n	800ef5c <cdcd_control_xfer_cb+0x40>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800efe6:	461c      	mov	r4, r3
 800efe8:	e7c8      	b.n	800ef7c <cdcd_control_xfer_cb+0x60>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800efea:	f8bc 1002 	ldrh.w	r1, [ip, #2]
 800efee:	2000      	movs	r0, #0
 800eff0:	f3af 8000 	nop.w
 800eff4:	e7a9      	b.n	800ef4a <cdcd_control_xfer_cb+0x2e>
 800eff6:	bf00      	nop
 800eff8:	2400ce94 	.word	0x2400ce94
	...
 800f004:	2400ce9c 	.word	0x2400ce9c
 800f008:	2400ceb0 	.word	0x2400ceb0
 800f00c:	080045e5 	.word	0x080045e5

0800f010 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 800f010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
  {
    p_cdc = &_cdcd_itf[itf];
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f014:	4e44      	ldr	r6, [pc, #272]	; (800f128 <cdcd_xfer_cb+0x118>)
{
 800f016:	460c      	mov	r4, r1
 800f018:	4607      	mov	r7, r0
 800f01a:	461d      	mov	r5, r3
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f01c:	78f2      	ldrb	r2, [r6, #3]
 800f01e:	428a      	cmp	r2, r1
 800f020:	d15e      	bne.n	800f0e0 <cdcd_xfer_cb+0xd0>
  TU_ASSERT(itf < CFG_TUD_CDC);

  // Received new data
  if ( ep_addr == p_cdc->ep_out )
  {
    tu_fifo_write_n(&p_cdc->rx_ff, p_cdc->epout_buf, (uint16_t) xferred_bytes);
 800f022:	b29a      	uxth	r2, r3
 800f024:	f106 01a8 	add.w	r1, r6, #168	; 0xa8
 800f028:	f106 0010 	add.w	r0, r6, #16
 800f02c:	f000 fa72 	bl	800f514 <tu_fifo_write_n>

    // Check for wanted char and invoke callback if needed
    if ( tud_cdc_rx_wanted_cb && (((signed char) p_cdc->wanted_char) != -1) )
 800f030:	4b3e      	ldr	r3, [pc, #248]	; (800f12c <cdcd_xfer_cb+0x11c>)
 800f032:	b1d3      	cbz	r3, 800f06a <cdcd_xfer_cb+0x5a>
 800f034:	7973      	ldrb	r3, [r6, #5]
 800f036:	2bff      	cmp	r3, #255	; 0xff
 800f038:	d017      	beq.n	800f06a <cdcd_xfer_cb+0x5a>
    {
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f03a:	b1b5      	cbz	r5, 800f06a <cdcd_xfer_cb+0x5a>
 800f03c:	f106 08a7 	add.w	r8, r6, #167	; 0xa7
 800f040:	eb08 0a05 	add.w	sl, r8, r5
      {
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f044:	f1a8 0997 	sub.w	r9, r8, #151	; 0x97
 800f048:	e002      	b.n	800f050 <cdcd_xfer_cb+0x40>
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f04a:	45d0      	cmp	r8, sl
 800f04c:	d00d      	beq.n	800f06a <cdcd_xfer_cb+0x5a>
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f04e:	7973      	ldrb	r3, [r6, #5]
 800f050:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 800f054:	429a      	cmp	r2, r3
 800f056:	d1f8      	bne.n	800f04a <cdcd_xfer_cb+0x3a>
 800f058:	4648      	mov	r0, r9
 800f05a:	f000 f8a3 	bl	800f1a4 <tu_fifo_empty>
 800f05e:	2800      	cmp	r0, #0
 800f060:	d1f3      	bne.n	800f04a <cdcd_xfer_cb+0x3a>
        {
          tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800f062:	7971      	ldrb	r1, [r6, #5]
 800f064:	f3af 8000 	nop.w
 800f068:	e7ef      	b.n	800f04a <cdcd_xfer_cb+0x3a>
        }
      }
    }

    // invoke receive callback (if there is still data)
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f06a:	4b31      	ldr	r3, [pc, #196]	; (800f130 <cdcd_xfer_cb+0x120>)
 800f06c:	b123      	cbz	r3, 800f078 <cdcd_xfer_cb+0x68>
 800f06e:	4831      	ldr	r0, [pc, #196]	; (800f134 <cdcd_xfer_cb+0x124>)
 800f070:	f000 f898 	bl	800f1a4 <tu_fifo_empty>
 800f074:	2800      	cmp	r0, #0
 800f076:	d04f      	beq.n	800f118 <cdcd_xfer_cb+0x108>
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f078:	482e      	ldr	r0, [pc, #184]	; (800f134 <cdcd_xfer_cb+0x124>)
 800f07a:	f000 f89d 	bl	800f1b8 <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800f07e:	283f      	cmp	r0, #63	; 0x3f
 800f080:	d905      	bls.n	800f08e <cdcd_xfer_cb+0x7e>
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800f082:	78f1      	ldrb	r1, [r6, #3]
 800f084:	2000      	movs	r0, #0
 800f086:	f001 fa4b 	bl	8010520 <usbd_edpt_claim>
 800f08a:	2800      	cmp	r0, #0
 800f08c:	d137      	bne.n	800f0fe <cdcd_xfer_cb+0xee>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding.
  //       Though maybe the baudrate is not really important !!!
  if ( ep_addr == p_cdc->ep_in )
 800f08e:	78b3      	ldrb	r3, [r6, #2]
 800f090:	42a3      	cmp	r3, r4
 800f092:	d003      	beq.n	800f09c <cdcd_xfer_cb+0x8c>
    }
  }

  // nothing to do with notif endpoint for now

  return true;
 800f094:	2401      	movs	r4, #1
}
 800f096:	4620      	mov	r0, r4
 800f098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ( tud_cdc_tx_complete_cb ) tud_cdc_tx_complete_cb(itf);
 800f09c:	4b26      	ldr	r3, [pc, #152]	; (800f138 <cdcd_xfer_cb+0x128>)
 800f09e:	b113      	cbz	r3, 800f0a6 <cdcd_xfer_cb+0x96>
 800f0a0:	2000      	movs	r0, #0
 800f0a2:	f3af 8000 	nop.w
    if ( 0 == tud_cdc_n_write_flush(itf) )
 800f0a6:	2000      	movs	r0, #0
 800f0a8:	f7ff fe1e 	bl	800ece8 <tud_cdc_n_write_flush>
 800f0ac:	2800      	cmp	r0, #0
 800f0ae:	d1f1      	bne.n	800f094 <cdcd_xfer_cb+0x84>
      if ( !tu_fifo_count(&p_cdc->tx_ff) && xferred_bytes && (0 == (xferred_bytes & (BULK_PACKET_SIZE-1))) )
 800f0b0:	4822      	ldr	r0, [pc, #136]	; (800f13c <cdcd_xfer_cb+0x12c>)
 800f0b2:	f000 f861 	bl	800f178 <tu_fifo_count>
 800f0b6:	2d00      	cmp	r5, #0
 800f0b8:	d0ec      	beq.n	800f094 <cdcd_xfer_cb+0x84>
 800f0ba:	2800      	cmp	r0, #0
 800f0bc:	d1ea      	bne.n	800f094 <cdcd_xfer_cb+0x84>
 800f0be:	f015 053f 	ands.w	r5, r5, #63	; 0x3f
 800f0c2:	d1e7      	bne.n	800f094 <cdcd_xfer_cb+0x84>
        if ( usbd_edpt_claim(rhport, p_cdc->ep_in) )
 800f0c4:	78b1      	ldrb	r1, [r6, #2]
 800f0c6:	4638      	mov	r0, r7
 800f0c8:	f001 fa2a 	bl	8010520 <usbd_edpt_claim>
 800f0cc:	4604      	mov	r4, r0
 800f0ce:	2800      	cmp	r0, #0
 800f0d0:	d0e0      	beq.n	800f094 <cdcd_xfer_cb+0x84>
          usbd_edpt_xfer(rhport, p_cdc->ep_in, NULL, 0);
 800f0d2:	462b      	mov	r3, r5
 800f0d4:	462a      	mov	r2, r5
 800f0d6:	78b1      	ldrb	r1, [r6, #2]
 800f0d8:	4638      	mov	r0, r7
 800f0da:	f001 fa3d 	bl	8010558 <usbd_edpt_xfer>
 800f0de:	e7da      	b.n	800f096 <cdcd_xfer_cb+0x86>
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f0e0:	78b3      	ldrb	r3, [r6, #2]
 800f0e2:	428b      	cmp	r3, r1
 800f0e4:	d0da      	beq.n	800f09c <cdcd_xfer_cb+0x8c>
  TU_ASSERT(itf < CFG_TUD_CDC);
 800f0e6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f0ea:	f8d3 4df0 	ldr.w	r4, [r3, #3568]	; 0xdf0
 800f0ee:	f014 0401 	ands.w	r4, r4, #1
 800f0f2:	d0d0      	beq.n	800f096 <cdcd_xfer_cb+0x86>
 800f0f4:	be00      	bkpt	0x0000
 800f0f6:	2400      	movs	r4, #0
}
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f0fe:	480d      	ldr	r0, [pc, #52]	; (800f134 <cdcd_xfer_cb+0x124>)
 800f100:	f000 f85a 	bl	800f1b8 <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800f104:	283f      	cmp	r0, #63	; 0x3f
 800f106:	d90a      	bls.n	800f11e <cdcd_xfer_cb+0x10e>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800f108:	2340      	movs	r3, #64	; 0x40
 800f10a:	4a0d      	ldr	r2, [pc, #52]	; (800f140 <cdcd_xfer_cb+0x130>)
 800f10c:	78f1      	ldrb	r1, [r6, #3]
 800f10e:	2000      	movs	r0, #0
 800f110:	f001 fa22 	bl	8010558 <usbd_edpt_xfer>
  if ( ep_addr == p_cdc->ep_in )
 800f114:	78b3      	ldrb	r3, [r6, #2]
 800f116:	e7bb      	b.n	800f090 <cdcd_xfer_cb+0x80>
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f118:	f7f5 fa66 	bl	80045e8 <tud_cdc_rx_cb>
 800f11c:	e7ac      	b.n	800f078 <cdcd_xfer_cb+0x68>
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800f11e:	78f1      	ldrb	r1, [r6, #3]
 800f120:	2000      	movs	r0, #0
 800f122:	f001 fa0b 	bl	801053c <usbd_edpt_release>
 800f126:	e7b2      	b.n	800f08e <cdcd_xfer_cb+0x7e>
 800f128:	2400ce94 	.word	0x2400ce94
 800f12c:	00000000 	.word	0x00000000
 800f130:	080045e9 	.word	0x080045e9
 800f134:	2400cea4 	.word	0x2400cea4
 800f138:	00000000 	.word	0x00000000
 800f13c:	2400ceb0 	.word	0x2400ceb0
 800f140:	2400cf3c 	.word	0x2400cf3c

0800f144 <tu_fifo_config>:
bool tu_fifo_config(tu_fifo_t *f, void* buffer, uint16_t depth, uint16_t item_size, bool overwritable)
{
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) return false;
 800f144:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
{
 800f148:	4684      	mov	ip, r0
 800f14a:	f89d 0000 	ldrb.w	r0, [sp]
  if (depth > 0x8000) return false;
 800f14e:	d810      	bhi.n	800f172 <tu_fifo_config+0x2e>
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t*) buffer;
  f->depth        = depth;
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f150:	f3c3 030e 	ubfx	r3, r3, #0, #15
  f->buffer       = (uint8_t*) buffer;
 800f154:	f8cc 1000 	str.w	r1, [ip]
  f->overwritable = overwritable;
  f->rd_idx       = 0;
 800f158:	2100      	movs	r1, #0
  f->depth        = depth;
 800f15a:	f8ac 2004 	strh.w	r2, [ip, #4]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f15e:	ea43 33c0 	orr.w	r3, r3, r0, lsl #15
  f->wr_idx       = 0;

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 800f162:	2001      	movs	r0, #1
  f->rd_idx       = 0;
 800f164:	f8ac 100a 	strh.w	r1, [ip, #10]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f168:	f8ac 3006 	strh.w	r3, [ip, #6]
  f->wr_idx       = 0;
 800f16c:	f8ac 1008 	strh.w	r1, [ip, #8]
  return true;
 800f170:	4770      	bx	lr
  if (depth > 0x8000) return false;
 800f172:	2000      	movs	r0, #0
}
 800f174:	4770      	bx	lr
 800f176:	bf00      	nop

0800f178 <tu_fifo_count>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800f178:	8903      	ldrh	r3, [r0, #8]
 800f17a:	8942      	ldrh	r2, [r0, #10]
 800f17c:	b29b      	uxth	r3, r3
 800f17e:	8880      	ldrh	r0, [r0, #4]
 800f180:	b292      	uxth	r2, r2
  if (wr_idx >= rd_idx)
 800f182:	4293      	cmp	r3, r2
 800f184:	d305      	bcc.n	800f192 <tu_fifo_count+0x1a>
    return (uint16_t) (wr_idx - rd_idx);
 800f186:	1a9b      	subs	r3, r3, r2
 800f188:	b29b      	uxth	r3, r3
}
 800f18a:	4298      	cmp	r0, r3
 800f18c:	bf28      	it	cs
 800f18e:	4618      	movcs	r0, r3
 800f190:	4770      	bx	lr
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f192:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 800f196:	4413      	add	r3, r2
 800f198:	b29b      	uxth	r3, r3
}
 800f19a:	4298      	cmp	r0, r3
 800f19c:	bf28      	it	cs
 800f19e:	4618      	movcs	r0, r3
 800f1a0:	4770      	bx	lr
 800f1a2:	bf00      	nop

0800f1a4 <tu_fifo_empty>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_empty(tu_fifo_t* f)
{
  return f->wr_idx == f->rd_idx;
 800f1a4:	8902      	ldrh	r2, [r0, #8]
 800f1a6:	8943      	ldrh	r3, [r0, #10]
 800f1a8:	b290      	uxth	r0, r2
 800f1aa:	b29b      	uxth	r3, r3
}
 800f1ac:	1ac0      	subs	r0, r0, r3
 800f1ae:	fab0 f080 	clz	r0, r0
 800f1b2:	0940      	lsrs	r0, r0, #5
 800f1b4:	4770      	bx	lr
 800f1b6:	bf00      	nop

0800f1b8 <tu_fifo_remaining>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_remaining(tu_fifo_t* f)
{
  return _ff_remaining(f->depth, f->wr_idx, f->rd_idx);
 800f1b8:	8903      	ldrh	r3, [r0, #8]
 800f1ba:	8942      	ldrh	r2, [r0, #10]
 800f1bc:	b29b      	uxth	r3, r3
 800f1be:	8880      	ldrh	r0, [r0, #4]
 800f1c0:	b292      	uxth	r2, r2
  if (wr_idx >= rd_idx)
 800f1c2:	4293      	cmp	r3, r2
 800f1c4:	d306      	bcc.n	800f1d4 <tu_fifo_remaining+0x1c>
    return (uint16_t) (wr_idx - rd_idx);
 800f1c6:	1a9b      	subs	r3, r3, r2
 800f1c8:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f1ca:	4298      	cmp	r0, r3
 800f1cc:	d908      	bls.n	800f1e0 <tu_fifo_remaining+0x28>
 800f1ce:	1ac0      	subs	r0, r0, r3
 800f1d0:	b280      	uxth	r0, r0
 800f1d2:	4770      	bx	lr
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f1d4:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 800f1d8:	4413      	add	r3, r2
 800f1da:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f1dc:	4298      	cmp	r0, r3
 800f1de:	d8f6      	bhi.n	800f1ce <tu_fifo_remaining+0x16>
 800f1e0:	2000      	movs	r0, #0
}
 800f1e2:	4770      	bx	lr

0800f1e4 <tu_fifo_read>:
{
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f1e4:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f1e8:	8882      	ldrh	r2, [r0, #4]
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f1ea:	fa1f fc8c 	uxth.w	ip, ip
{
 800f1ee:	b538      	push	{r3, r4, r5, lr}
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f1f0:	8943      	ldrh	r3, [r0, #10]
{
 800f1f2:	4604      	mov	r4, r0
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f1f4:	b29b      	uxth	r3, r3
  if (wr_idx >= rd_idx)
 800f1f6:	459c      	cmp	ip, r3
 800f1f8:	d32b      	bcc.n	800f252 <tu_fifo_read+0x6e>
    return (uint16_t) (wr_idx - rd_idx);
 800f1fa:	ebac 0503 	sub.w	r5, ip, r3
 800f1fe:	b2a8      	uxth	r0, r5
  if ( cnt == 0 ) return false;
 800f200:	b368      	cbz	r0, 800f25e <tu_fifo_read+0x7a>
  if ( cnt > f->depth )
 800f202:	4282      	cmp	r2, r0
 800f204:	d20b      	bcs.n	800f21e <tu_fifo_read+0x3a>
  if ( wr_idx >= f->depth )
 800f206:	4594      	cmp	ip, r2
    rd_idx = wr_idx - f->depth;
 800f208:	bf2c      	ite	cs
 800f20a:	ebac 0302 	subcs.w	r3, ip, r2
    rd_idx = wr_idx + f->depth;
 800f20e:	eb0c 0302 	addcc.w	r3, ip, r2
 800f212:	b29b      	uxth	r3, r3
  while ( idx >= depth ) idx -= depth;
 800f214:	429a      	cmp	r2, r3
  f->rd_idx = rd_idx;
 800f216:	8163      	strh	r3, [r4, #10]
  while ( idx >= depth ) idx -= depth;
 800f218:	d803      	bhi.n	800f222 <tu_fifo_read+0x3e>
 800f21a:	1a9b      	subs	r3, r3, r2
 800f21c:	b29b      	uxth	r3, r3
 800f21e:	429a      	cmp	r2, r3
 800f220:	d9fb      	bls.n	800f21a <tu_fifo_read+0x36>
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 800f222:	88e2      	ldrh	r2, [r4, #6]
 800f224:	4608      	mov	r0, r1
 800f226:	6825      	ldr	r5, [r4, #0]
 800f228:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f22c:	fb02 5103 	mla	r1, r2, r3, r5
 800f230:	f002 fc7e 	bl	8011b30 <memcpy>

  // Advance pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f234:	8961      	ldrh	r1, [r4, #10]
 800f236:	88a2      	ldrh	r2, [r4, #4]
  return true;
 800f238:	2001      	movs	r0, #1
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f23a:	b289      	uxth	r1, r1
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f23c:	1c4b      	adds	r3, r1, #1
 800f23e:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f240:	4299      	cmp	r1, r3
 800f242:	d90e      	bls.n	800f262 <tu_fifo_read+0x7e>
 800f244:	2300      	movs	r3, #0
 800f246:	fa02 f100 	lsl.w	r1, r2, r0
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f24a:	1a5b      	subs	r3, r3, r1
 800f24c:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f24e:	8163      	strh	r3, [r4, #10]

  _ff_unlock(f->mutex_rd);
  return ret;
}
 800f250:	bd38      	pop	{r3, r4, r5, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f252:	ebc3 0542 	rsb	r5, r3, r2, lsl #1
 800f256:	4465      	add	r5, ip
 800f258:	b2a8      	uxth	r0, r5
  if ( cnt == 0 ) return false;
 800f25a:	2800      	cmp	r0, #0
 800f25c:	d1d1      	bne.n	800f202 <tu_fifo_read+0x1e>
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f25e:	8963      	ldrh	r3, [r4, #10]
 800f260:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f262:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800f266:	ea4f 0142 	mov.w	r1, r2, lsl #1
 800f26a:	daee      	bge.n	800f24a <tu_fifo_read+0x66>
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f26c:	8163      	strh	r3, [r4, #10]
}
 800f26e:	bd38      	pop	{r3, r4, r5, pc}

0800f270 <tu_fifo_read_n>:

    @returns number of items read from the FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800f270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f274:	8903      	ldrh	r3, [r0, #8]
{
 800f276:	4606      	mov	r6, r0
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f278:	8944      	ldrh	r4, [r0, #10]
{
 800f27a:	4688      	mov	r8, r1
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f27c:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f27e:	8885      	ldrh	r5, [r0, #4]
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f280:	b2a4      	uxth	r4, r4
  if (wr_idx >= rd_idx)
 800f282:	42a3      	cmp	r3, r4
 800f284:	d353      	bcc.n	800f32e <tu_fifo_read_n+0xbe>
    return (uint16_t) (wr_idx - rd_idx);
 800f286:	1b1f      	subs	r7, r3, r4
 800f288:	b2bf      	uxth	r7, r7
  if ( cnt == 0 ) return 0;
 800f28a:	2f00      	cmp	r7, #0
 800f28c:	d044      	beq.n	800f318 <tu_fifo_read_n+0xa8>
  if ( cnt > f->depth )
 800f28e:	42bd      	cmp	r5, r7
 800f290:	d33a      	bcc.n	800f308 <tu_fifo_read_n+0x98>
  if ( cnt < n ) n = cnt;
 800f292:	42ba      	cmp	r2, r7
 800f294:	bf28      	it	cs
 800f296:	463a      	movcs	r2, r7
  while ( idx >= depth ) idx -= depth;
 800f298:	42a5      	cmp	r5, r4
 800f29a:	b297      	uxth	r7, r2
 800f29c:	d803      	bhi.n	800f2a6 <tu_fifo_read_n+0x36>
 800f29e:	1b64      	subs	r4, r4, r5
 800f2a0:	b2a4      	uxth	r4, r4
 800f2a2:	42a5      	cmp	r5, r4
 800f2a4:	d9fb      	bls.n	800f29e <tu_fifo_read_n+0x2e>
  uint16_t const lin_count = f->depth - rd_ptr;
 800f2a6:	1b2b      	subs	r3, r5, r4
  uint16_t lin_bytes = lin_count * f->item_size;
 800f2a8:	88f2      	ldrh	r2, [r6, #6]
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f2aa:	6831      	ldr	r1, [r6, #0]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f2ac:	b29b      	uxth	r3, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f2ae:	f3c2 000e 	ubfx	r0, r2, #0, #15
      if ( n <= lin_count )
 800f2b2:	429f      	cmp	r7, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f2b4:	4682      	mov	sl, r0
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f2b6:	fb00 1104 	mla	r1, r0, r4, r1
      if ( n <= lin_count )
 800f2ba:	d91f      	bls.n	800f2fc <tu_fifo_read_n+0x8c>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f2bc:	fb13 f300 	smulbb	r3, r3, r0
        memcpy(app_buf, ff_buf, lin_bytes);
 800f2c0:	4640      	mov	r0, r8
 800f2c2:	fa1f f983 	uxth.w	r9, r3
 800f2c6:	464a      	mov	r2, r9
 800f2c8:	f002 fc32 	bl	8011b30 <memcpy>
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f2cc:	1b7a      	subs	r2, r7, r5
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800f2ce:	eb08 0009 	add.w	r0, r8, r9
 800f2d2:	6831      	ldr	r1, [r6, #0]
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f2d4:	4422      	add	r2, r4
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f2d6:	fb12 f20a 	smulbb	r2, r2, sl
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800f2da:	b292      	uxth	r2, r2
 800f2dc:	f002 fc28 	bl	8011b30 <memcpy>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f2e0:	8972      	ldrh	r2, [r6, #10]
 800f2e2:	88b5      	ldrh	r5, [r6, #4]
 800f2e4:	b292      	uxth	r2, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f2e6:	19d3      	adds	r3, r2, r7
 800f2e8:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d916      	bls.n	800f31c <tu_fifo_read_n+0xac>
 800f2ee:	006a      	lsls	r2, r5, #1
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f2f0:	1a9b      	subs	r3, r3, r2
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
}
 800f2f2:	4638      	mov	r0, r7
 800f2f4:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f2f6:	8173      	strh	r3, [r6, #10]
}
 800f2f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        memcpy(app_buf, ff_buf, n*f->item_size);
 800f2fc:	fb00 f207 	mul.w	r2, r0, r7
 800f300:	4640      	mov	r0, r8
 800f302:	f002 fc15 	bl	8011b30 <memcpy>
 800f306:	e7eb      	b.n	800f2e0 <tu_fifo_read_n+0x70>
  if ( wr_idx >= f->depth )
 800f308:	42ab      	cmp	r3, r5
  f->rd_idx = rd_idx;
 800f30a:	462f      	mov	r7, r5
    rd_idx = wr_idx - f->depth;
 800f30c:	bf2c      	ite	cs
 800f30e:	1b5b      	subcs	r3, r3, r5
    rd_idx = wr_idx + f->depth;
 800f310:	195b      	addcc	r3, r3, r5
 800f312:	b29c      	uxth	r4, r3
  f->rd_idx = rd_idx;
 800f314:	8174      	strh	r4, [r6, #10]
    cnt = f->depth;
 800f316:	e7bc      	b.n	800f292 <tu_fifo_read_n+0x22>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f318:	8973      	ldrh	r3, [r6, #10]
 800f31a:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f31c:	ebb3 0f45 	cmp.w	r3, r5, lsl #1
 800f320:	ea4f 0245 	mov.w	r2, r5, lsl #1
 800f324:	dae4      	bge.n	800f2f0 <tu_fifo_read_n+0x80>
}
 800f326:	4638      	mov	r0, r7
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f328:	8173      	strh	r3, [r6, #10]
}
 800f32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f32e:	ebc4 0745 	rsb	r7, r4, r5, lsl #1
 800f332:	441f      	add	r7, r3
 800f334:	b2bf      	uxth	r7, r7
 800f336:	e7a8      	b.n	800f28a <tu_fifo_read_n+0x1a>

0800f338 <tu_fifo_read_n_const_addr_full_words>:

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800f338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f33c:	460f      	mov	r7, r1
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f33e:	8901      	ldrh	r1, [r0, #8]
 800f340:	8943      	ldrh	r3, [r0, #10]
{
 800f342:	b083      	sub	sp, #12
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f344:	b289      	uxth	r1, r1
{
 800f346:	4606      	mov	r6, r0
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f348:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f34a:	8884      	ldrh	r4, [r0, #4]
  if (wr_idx >= rd_idx)
 800f34c:	4299      	cmp	r1, r3
 800f34e:	f0c0 80a0 	bcc.w	800f492 <tu_fifo_read_n_const_addr_full_words+0x15a>
    return (uint16_t) (wr_idx - rd_idx);
 800f352:	1acd      	subs	r5, r1, r3
 800f354:	ea4f 0944 	mov.w	r9, r4, lsl #1
 800f358:	b2ad      	uxth	r5, r5
  if ( cnt == 0 ) return 0;
 800f35a:	2d00      	cmp	r5, #0
 800f35c:	f000 8090 	beq.w	800f480 <tu_fifo_read_n_const_addr_full_words+0x148>
  if ( cnt > f->depth )
 800f360:	42ac      	cmp	r4, r5
 800f362:	f0c0 8085 	bcc.w	800f470 <tu_fifo_read_n_const_addr_full_words+0x138>
  if ( cnt < n ) n = cnt;
 800f366:	4295      	cmp	r5, r2
 800f368:	bf28      	it	cs
 800f36a:	4615      	movcs	r5, r2
  while ( idx >= depth ) idx -= depth;
 800f36c:	429c      	cmp	r4, r3
 800f36e:	d803      	bhi.n	800f378 <tu_fifo_read_n_const_addr_full_words+0x40>
 800f370:	1b1b      	subs	r3, r3, r4
 800f372:	b29b      	uxth	r3, r3
 800f374:	429c      	cmp	r4, r3
 800f376:	d9fb      	bls.n	800f370 <tu_fifo_read_n_const_addr_full_words+0x38>
  uint16_t const lin_count = f->depth - rd_ptr;
 800f378:	1ae2      	subs	r2, r4, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f37a:	f8b6 e006 	ldrh.w	lr, [r6, #6]
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f37e:	f8d6 8000 	ldr.w	r8, [r6]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f382:	b292      	uxth	r2, r2
  uint16_t lin_bytes = lin_count * f->item_size;
 800f384:	f3ce 0c0e 	ubfx	ip, lr, #0, #15
      if ( n <= lin_count )
 800f388:	4295      	cmp	r5, r2
  uint16_t lin_bytes = lin_count * f->item_size;
 800f38a:	46e6      	mov	lr, ip
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f38c:	fb0c 8c03 	mla	ip, ip, r3, r8
      if ( n <= lin_count )
 800f390:	d81e      	bhi.n	800f3d0 <tu_fifo_read_n_const_addr_full_words+0x98>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800f392:	fb15 f40e 	smulbb	r4, r5, lr
  uint16_t full_words = len >> 2;
 800f396:	f3c4 018d 	ubfx	r1, r4, #2, #14
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800f39a:	b2a2      	uxth	r2, r4
  while(full_words--)
 800f39c:	2900      	cmp	r1, #0
 800f39e:	d07f      	beq.n	800f4a0 <tu_fifo_read_n_const_addr_full_words+0x168>
 800f3a0:	eb0c 0181 	add.w	r1, ip, r1, lsl #2


#else

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800f3a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f3a8:	4561      	cmp	r1, ip
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f3aa:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800f3ac:	d1fa      	bne.n	800f3a4 <tu_fifo_read_n_const_addr_full_words+0x6c>
  if ( bytes_rem )
 800f3ae:	f012 0203 	ands.w	r2, r2, #3
 800f3b2:	d155      	bne.n	800f460 <tu_fifo_read_n_const_addr_full_words+0x128>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f3b4:	8972      	ldrh	r2, [r6, #10]
 800f3b6:	b292      	uxth	r2, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f3b8:	1953      	adds	r3, r2, r5
 800f3ba:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f3bc:	429a      	cmp	r2, r3
 800f3be:	d961      	bls.n	800f484 <tu_fifo_read_n_const_addr_full_words+0x14c>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f3c0:	eba3 0309 	sub.w	r3, r3, r9
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
}
 800f3c4:	4628      	mov	r0, r5
 800f3c6:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f3c8:	8173      	strh	r3, [r6, #10]
}
 800f3ca:	b003      	add	sp, #12
 800f3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint16_t lin_bytes = lin_count * f->item_size;
 800f3d0:	fb12 f20e 	smulbb	r2, r2, lr
 800f3d4:	b292      	uxth	r2, r2
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800f3d6:	f022 0003 	bic.w	r0, r2, #3
 800f3da:	fa1f fa80 	uxth.w	sl, r0
  while(full_words--)
 800f3de:	ea4f 0b90 	mov.w	fp, r0, lsr #2
 800f3e2:	b138      	cbz	r0, 800f3f4 <tu_fifo_read_n_const_addr_full_words+0xbc>
 800f3e4:	eb0c 0b8b 	add.w	fp, ip, fp, lsl #2
 800f3e8:	4660      	mov	r0, ip
 800f3ea:	f850 1b04 	ldr.w	r1, [r0], #4
 800f3ee:	4583      	cmp	fp, r0
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f3f0:	6039      	str	r1, [r7, #0]
  while(full_words--)
 800f3f2:	d1fa      	bne.n	800f3ea <tu_fifo_read_n_const_addr_full_words+0xb2>
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f3f4:	1b2c      	subs	r4, r5, r4
        if (rem > 0)
 800f3f6:	f012 0b03 	ands.w	fp, r2, #3
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f3fa:	441c      	add	r4, r3
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f3fc:	fb14 f40e 	smulbb	r4, r4, lr
 800f400:	b2a4      	uxth	r4, r4
        if (rem > 0)
 800f402:	d01f      	beq.n	800f444 <tu_fifo_read_n_const_addr_full_words+0x10c>
          while(rem--) *dst_u8++ = *ff_buf++;
 800f404:	eb0c 010a 	add.w	r1, ip, sl
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f408:	f1cb 0a04 	rsb	sl, fp, #4
          uint32_t tmp32=0;
 800f40c:	2300      	movs	r3, #0
          while(rem--) *dst_u8++ = *ff_buf++;
 800f40e:	465a      	mov	r2, fp
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f410:	fa1f fa8a 	uxth.w	sl, sl
 800f414:	a801      	add	r0, sp, #4
          uint32_t tmp32=0;
 800f416:	9301      	str	r3, [sp, #4]
 800f418:	45a2      	cmp	sl, r4
 800f41a:	bf28      	it	cs
 800f41c:	46a2      	movcs	sl, r4
          while(rem--) *dst_u8++ = *ff_buf++;
 800f41e:	f002 fb87 	bl	8011b30 <memcpy>
 800f422:	ab01      	add	r3, sp, #4
          wrap_bytes -= remrem;
 800f424:	eba4 040a 	sub.w	r4, r4, sl
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f428:	fa5f f28a 	uxtb.w	r2, sl
          while(rem--) *dst_u8++ = *ff_buf++;
 800f42c:	eb03 000b 	add.w	r0, r3, fp
          wrap_bytes -= remrem;
 800f430:	b2a4      	uxth	r4, r4
          while(remrem--) *dst_u8++ = *ff_buf++;
 800f432:	f1ba 0f00 	cmp.w	sl, #0
 800f436:	d003      	beq.n	800f440 <tu_fifo_read_n_const_addr_full_words+0x108>
 800f438:	4641      	mov	r1, r8
 800f43a:	4490      	add	r8, r2
 800f43c:	f002 fb78 	bl	8011b30 <memcpy>
          *reg_tx = tmp32;
 800f440:	9b01      	ldr	r3, [sp, #4]
 800f442:	603b      	str	r3, [r7, #0]
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 800f444:	2c00      	cmp	r4, #0
 800f446:	d0b5      	beq.n	800f3b4 <tu_fifo_read_n_const_addr_full_words+0x7c>
  while(full_words--)
 800f448:	08a1      	lsrs	r1, r4, #2
 800f44a:	d02b      	beq.n	800f4a4 <tu_fifo_read_n_const_addr_full_words+0x16c>
 800f44c:	eb08 0181 	add.w	r1, r8, r1, lsl #2
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800f450:	f858 3b04 	ldr.w	r3, [r8], #4
 800f454:	4588      	cmp	r8, r1
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f456:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800f458:	d1fa      	bne.n	800f450 <tu_fifo_read_n_const_addr_full_words+0x118>
  if ( bytes_rem )
 800f45a:	f014 0203 	ands.w	r2, r4, #3
 800f45e:	d0a9      	beq.n	800f3b4 <tu_fifo_read_n_const_addr_full_words+0x7c>
    uint32_t tmp32 = 0;
 800f460:	2300      	movs	r3, #0
    memcpy(&tmp32, ff_buf, bytes_rem);
 800f462:	a801      	add	r0, sp, #4
    uint32_t tmp32 = 0;
 800f464:	9301      	str	r3, [sp, #4]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800f466:	f002 fb63 	bl	8011b30 <memcpy>
    *reg_tx = tmp32;
 800f46a:	9b01      	ldr	r3, [sp, #4]
 800f46c:	603b      	str	r3, [r7, #0]
 800f46e:	e7a1      	b.n	800f3b4 <tu_fifo_read_n_const_addr_full_words+0x7c>
  if ( wr_idx >= f->depth )
 800f470:	42a1      	cmp	r1, r4
  f->rd_idx = rd_idx;
 800f472:	4625      	mov	r5, r4
    rd_idx = wr_idx - f->depth;
 800f474:	bf2c      	ite	cs
 800f476:	1b0b      	subcs	r3, r1, r4
    rd_idx = wr_idx + f->depth;
 800f478:	190b      	addcc	r3, r1, r4
 800f47a:	b29b      	uxth	r3, r3
  f->rd_idx = rd_idx;
 800f47c:	8173      	strh	r3, [r6, #10]
    cnt = f->depth;
 800f47e:	e772      	b.n	800f366 <tu_fifo_read_n_const_addr_full_words+0x2e>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f480:	8973      	ldrh	r3, [r6, #10]
 800f482:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f484:	454b      	cmp	r3, r9
 800f486:	da9b      	bge.n	800f3c0 <tu_fifo_read_n_const_addr_full_words+0x88>
}
 800f488:	4628      	mov	r0, r5
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f48a:	8173      	strh	r3, [r6, #10]
}
 800f48c:	b003      	add	sp, #12
 800f48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f492:	ebc3 0544 	rsb	r5, r3, r4, lsl #1
 800f496:	ea4f 0944 	mov.w	r9, r4, lsl #1
 800f49a:	440d      	add	r5, r1
 800f49c:	b2ad      	uxth	r5, r5
 800f49e:	e75c      	b.n	800f35a <tu_fifo_read_n_const_addr_full_words+0x22>
  while(full_words--)
 800f4a0:	4661      	mov	r1, ip
 800f4a2:	e784      	b.n	800f3ae <tu_fifo_read_n_const_addr_full_words+0x76>
 800f4a4:	4641      	mov	r1, r8
 800f4a6:	e7d8      	b.n	800f45a <tu_fifo_read_n_const_addr_full_words+0x122>

0800f4a8 <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 800f4a8:	b538      	push	{r3, r4, r5, lr}
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const wr_idx = f->wr_idx;
 800f4aa:	8905      	ldrh	r5, [r0, #8]
{
 800f4ac:	4604      	mov	r4, r0
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800f4ae:	8903      	ldrh	r3, [r0, #8]
 800f4b0:	8940      	ldrh	r0, [r0, #10]
  uint16_t const wr_idx = f->wr_idx;
 800f4b2:	b2ad      	uxth	r5, r5
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800f4b4:	b29b      	uxth	r3, r3
 800f4b6:	88a2      	ldrh	r2, [r4, #4]
 800f4b8:	b280      	uxth	r0, r0
  if (wr_idx >= rd_idx)
 800f4ba:	4283      	cmp	r3, r0
 800f4bc:	d320      	bcc.n	800f500 <tu_fifo_write+0x58>
    return (uint16_t) (wr_idx - rd_idx);
 800f4be:	1a1b      	subs	r3, r3, r0
 800f4c0:	b29b      	uxth	r3, r3

  if ( tu_fifo_full(f) && !f->overwritable )
 800f4c2:	429a      	cmp	r2, r3
 800f4c4:	d802      	bhi.n	800f4cc <tu_fifo_write+0x24>
 800f4c6:	79e0      	ldrb	r0, [r4, #7]
 800f4c8:	09c0      	lsrs	r0, r0, #7
 800f4ca:	d018      	beq.n	800f4fe <tu_fifo_write+0x56>
  while ( idx >= depth ) idx -= depth;
 800f4cc:	4295      	cmp	r5, r2
 800f4ce:	462b      	mov	r3, r5
 800f4d0:	d303      	bcc.n	800f4da <tu_fifo_write+0x32>
 800f4d2:	1a9b      	subs	r3, r3, r2
 800f4d4:	b29b      	uxth	r3, r3
 800f4d6:	4293      	cmp	r3, r2
 800f4d8:	d2fb      	bcs.n	800f4d2 <tu_fifo_write+0x2a>
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 800f4da:	88e2      	ldrh	r2, [r4, #6]
 800f4dc:	6820      	ldr	r0, [r4, #0]
 800f4de:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f4e2:	fb02 0003 	mla	r0, r2, r3, r0
 800f4e6:	f002 fb23 	bl	8011b30 <memcpy>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f4ea:	1c6b      	adds	r3, r5, #1

    // Write data
    _ff_push(f, data, wr_ptr);

    // Advance pointer
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800f4ec:	88a2      	ldrh	r2, [r4, #4]
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f4ee:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f4f0:	0051      	lsls	r1, r2, #1
 800f4f2:	429d      	cmp	r5, r3
 800f4f4:	d909      	bls.n	800f50a <tu_fifo_write+0x62>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f4f6:	1a5b      	subs	r3, r3, r1
 800f4f8:	b29b      	uxth	r3, r3

    ret = true;
 800f4fa:	2001      	movs	r0, #1
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800f4fc:	8123      	strh	r3, [r4, #8]
  }

  _ff_unlock(f->mutex_wr);

  return ret;
}
 800f4fe:	bd38      	pop	{r3, r4, r5, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f500:	ebc0 0042 	rsb	r0, r0, r2, lsl #1
 800f504:	4403      	add	r3, r0
 800f506:	b29b      	uxth	r3, r3
 800f508:	e7db      	b.n	800f4c2 <tu_fifo_write+0x1a>
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f50a:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800f50e:	dbf4      	blt.n	800f4fa <tu_fifo_write+0x52>
 800f510:	e7f1      	b.n	800f4f6 <tu_fifo_write+0x4e>
 800f512:	bf00      	nop

0800f514 <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 800f514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f518:	b083      	sub	sp, #12
  if ( n == 0 ) return 0;
 800f51a:	2a00      	cmp	r2, #0
 800f51c:	d044      	beq.n	800f5a8 <tu_fifo_write_n+0x94>
  uint16_t wr_idx = f->wr_idx;
 800f51e:	8907      	ldrh	r7, [r0, #8]
 800f520:	4606      	mov	r6, r0
  uint16_t rd_idx = f->rd_idx;
 800f522:	8943      	ldrh	r3, [r0, #10]
  if ( !f->overwritable )
 800f524:	79c0      	ldrb	r0, [r0, #7]
  uint16_t wr_idx = f->wr_idx;
 800f526:	b2bf      	uxth	r7, r7
  uint16_t rd_idx = f->rd_idx;
 800f528:	b29b      	uxth	r3, r3
  if ( !f->overwritable )
 800f52a:	09c0      	lsrs	r0, r0, #7
 800f52c:	d142      	bne.n	800f5b4 <tu_fifo_write_n+0xa0>
  if (wr_idx >= rd_idx)
 800f52e:	429f      	cmp	r7, r3
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800f530:	88b5      	ldrh	r5, [r6, #4]
  if (wr_idx >= rd_idx)
 800f532:	d255      	bcs.n	800f5e0 <tu_fifo_write_n+0xcc>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f534:	ebc3 0345 	rsb	r3, r3, r5, lsl #1
 800f538:	443b      	add	r3, r7
 800f53a:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f53c:	429d      	cmp	r5, r3
 800f53e:	d933      	bls.n	800f5a8 <tu_fifo_write_n+0x94>
 800f540:	eba5 0803 	sub.w	r8, r5, r3
 800f544:	f8b6 a006 	ldrh.w	sl, [r6, #6]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f548:	fa1f f888 	uxth.w	r8, r8
 800f54c:	4590      	cmp	r8, r2
 800f54e:	bf28      	it	cs
 800f550:	4690      	movcs	r8, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f552:	eb08 0907 	add.w	r9, r8, r7
 800f556:	fa1f f989 	uxth.w	r9, r9
  while ( idx >= depth ) idx -= depth;
 800f55a:	42bd      	cmp	r5, r7
 800f55c:	463c      	mov	r4, r7
 800f55e:	d803      	bhi.n	800f568 <tu_fifo_write_n+0x54>
 800f560:	1b64      	subs	r4, r4, r5
 800f562:	b2a4      	uxth	r4, r4
 800f564:	42ac      	cmp	r4, r5
 800f566:	d2fb      	bcs.n	800f560 <tu_fifo_write_n+0x4c>
  uint16_t const lin_count = f->depth - wr_ptr;
 800f568:	1b2b      	subs	r3, r5, r4
  uint16_t lin_bytes = lin_count * f->item_size;
 800f56a:	f3ca 020e 	ubfx	r2, sl, #0, #15
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f56e:	6830      	ldr	r0, [r6, #0]
  uint16_t const lin_count = f->depth - wr_ptr;
 800f570:	b29b      	uxth	r3, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f572:	4692      	mov	sl, r2
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f574:	fb02 0004 	mla	r0, r2, r4, r0
      if(n <= lin_count)
 800f578:	4543      	cmp	r3, r8
 800f57a:	d342      	bcc.n	800f602 <tu_fifo_write_n+0xee>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800f57c:	fb02 f208 	mul.w	r2, r2, r8
 800f580:	f002 fad6 	bl	8011b30 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f584:	88b2      	ldrh	r2, [r6, #4]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f586:	454f      	cmp	r7, r9
 800f588:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800f58c:	d802      	bhi.n	800f594 <tu_fifo_write_n+0x80>
 800f58e:	ebb9 0f42 	cmp.w	r9, r2, lsl #1
 800f592:	db03      	blt.n	800f59c <tu_fifo_write_n+0x88>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f594:	eba9 0903 	sub.w	r9, r9, r3
 800f598:	fa1f f989 	uxth.w	r9, r9
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
}
 800f59c:	4640      	mov	r0, r8
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f59e:	f8a6 9008 	strh.w	r9, [r6, #8]
}
 800f5a2:	b003      	add	sp, #12
 800f5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ( n == 0 ) return 0;
 800f5a8:	f04f 0800 	mov.w	r8, #0
}
 800f5ac:	4640      	mov	r0, r8
 800f5ae:	b003      	add	sp, #12
 800f5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( n >= f->depth )
 800f5b4:	f8b6 8004 	ldrh.w	r8, [r6, #4]
 800f5b8:	4542      	cmp	r2, r8
 800f5ba:	d214      	bcs.n	800f5e6 <tu_fifo_write_n+0xd2>
  if (wr_idx >= rd_idx)
 800f5bc:	429f      	cmp	r7, r3
 800f5be:	d34e      	bcc.n	800f65e <tu_fifo_write_n+0x14a>
    return (uint16_t) (wr_idx - rd_idx);
 800f5c0:	1af8      	subs	r0, r7, r3
 800f5c2:	ea4f 0448 	mov.w	r4, r8, lsl #1
 800f5c6:	b280      	uxth	r0, r0
      if (overflowable_count + n >= 2*f->depth)
 800f5c8:	4410      	add	r0, r2
 800f5ca:	42a0      	cmp	r0, r4
 800f5cc:	da2d      	bge.n	800f62a <tu_fifo_write_n+0x116>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f5ce:	eb02 0907 	add.w	r9, r2, r7
 800f5d2:	4645      	mov	r5, r8
 800f5d4:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f5d8:	4690      	mov	r8, r2
 800f5da:	fa1f f989 	uxth.w	r9, r9
 800f5de:	e7bc      	b.n	800f55a <tu_fifo_write_n+0x46>
    return (uint16_t) (wr_idx - rd_idx);
 800f5e0:	1afb      	subs	r3, r7, r3
 800f5e2:	b29b      	uxth	r3, r3
 800f5e4:	e7aa      	b.n	800f53c <tu_fifo_write_n+0x28>
        buf8 += (n - f->depth) * f->item_size;
 800f5e6:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f5ea:	eba2 0208 	sub.w	r2, r2, r8
 800f5ee:	f3ca 000e 	ubfx	r0, sl, #0, #15
 800f5f2:	fb00 1102 	mla	r1, r0, r2, r1
  if (n)
 800f5f6:	f1b8 0f00 	cmp.w	r8, #0
 800f5fa:	d0d7      	beq.n	800f5ac <tu_fifo_write_n+0x98>
  uint16_t rd_idx = f->rd_idx;
 800f5fc:	461f      	mov	r7, r3
 800f5fe:	4645      	mov	r5, r8
 800f600:	e7a7      	b.n	800f552 <tu_fifo_write_n+0x3e>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f602:	fb13 f302 	smulbb	r3, r3, r2
        memcpy(ff_buf, app_buf, lin_bytes);
 800f606:	9101      	str	r1, [sp, #4]
 800f608:	fa1f fb83 	uxth.w	fp, r3
 800f60c:	465a      	mov	r2, fp
 800f60e:	f002 fa8f 	bl	8011b30 <memcpy>
  uint16_t const wrap_count = n - lin_count;
 800f612:	eba8 0205 	sub.w	r2, r8, r5
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f616:	9901      	ldr	r1, [sp, #4]
  uint16_t const wrap_count = n - lin_count;
 800f618:	4422      	add	r2, r4
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f61a:	6830      	ldr	r0, [r6, #0]
 800f61c:	4459      	add	r1, fp
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f61e:	fb12 f20a 	smulbb	r2, r2, sl
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f622:	b292      	uxth	r2, r2
 800f624:	f002 fa84 	bl	8011b30 <memcpy>
 800f628:	e7ac      	b.n	800f584 <tu_fifo_write_n+0x70>
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800f62a:	eb03 0908 	add.w	r9, r3, r8
 800f62e:	fa1f f989 	uxth.w	r9, r9
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f632:	eba9 0702 	sub.w	r7, r9, r2
 800f636:	b2bf      	uxth	r7, r7
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f638:	42bb      	cmp	r3, r7
 800f63a:	d806      	bhi.n	800f64a <tu_fifo_write_n+0x136>
 800f63c:	42bc      	cmp	r4, r7
 800f63e:	dd04      	ble.n	800f64a <tu_fifo_write_n+0x136>
 800f640:	4645      	mov	r5, r8
 800f642:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f646:	4690      	mov	r8, r2
 800f648:	e787      	b.n	800f55a <tu_fifo_write_n+0x46>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f64a:	1b3f      	subs	r7, r7, r4
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f64c:	4645      	mov	r5, r8
 800f64e:	4690      	mov	r8, r2
 800f650:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f654:	b2bf      	uxth	r7, r7
 800f656:	443a      	add	r2, r7
 800f658:	fa1f f982 	uxth.w	r9, r2
 800f65c:	e77d      	b.n	800f55a <tu_fifo_write_n+0x46>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f65e:	ebc3 0048 	rsb	r0, r3, r8, lsl #1
 800f662:	ea4f 0448 	mov.w	r4, r8, lsl #1
 800f666:	4438      	add	r0, r7
 800f668:	b280      	uxth	r0, r0
 800f66a:	e7ad      	b.n	800f5c8 <tu_fifo_write_n+0xb4>

0800f66c <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 800f66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f670:	b085      	sub	sp, #20
  if ( n == 0 ) return 0;
 800f672:	2a00      	cmp	r2, #0
 800f674:	d056      	beq.n	800f724 <tu_fifo_write_n_const_addr_full_words+0xb8>
 800f676:	460e      	mov	r6, r1
  if ( !f->overwritable )
 800f678:	79c1      	ldrb	r1, [r0, #7]
  uint16_t wr_idx = f->wr_idx;
 800f67a:	8907      	ldrh	r7, [r0, #8]
 800f67c:	4605      	mov	r5, r0
  uint16_t rd_idx = f->rd_idx;
 800f67e:	8943      	ldrh	r3, [r0, #10]
  if ( !f->overwritable )
 800f680:	09c9      	lsrs	r1, r1, #7
  uint16_t wr_idx = f->wr_idx;
 800f682:	b2bf      	uxth	r7, r7
  uint16_t rd_idx = f->rd_idx;
 800f684:	b29b      	uxth	r3, r3
  if ( !f->overwritable )
 800f686:	d153      	bne.n	800f730 <tu_fifo_write_n_const_addr_full_words+0xc4>
  if (wr_idx >= rd_idx)
 800f688:	429f      	cmp	r7, r3
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800f68a:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  if (wr_idx >= rd_idx)
 800f68e:	d263      	bcs.n	800f758 <tu_fifo_write_n_const_addr_full_words+0xec>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f690:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
 800f694:	443b      	add	r3, r7
 800f696:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f698:	459c      	cmp	ip, r3
 800f69a:	d943      	bls.n	800f724 <tu_fifo_write_n_const_addr_full_words+0xb8>
 800f69c:	ebac 0803 	sub.w	r8, ip, r3
 800f6a0:	fa1f f888 	uxth.w	r8, r8
 800f6a4:	4590      	cmp	r8, r2
 800f6a6:	bf28      	it	cs
 800f6a8:	4690      	movcs	r8, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f6aa:	eb08 0907 	add.w	r9, r8, r7
 800f6ae:	fa1f f989 	uxth.w	r9, r9
  while ( idx >= depth ) idx -= depth;
 800f6b2:	45bc      	cmp	ip, r7
 800f6b4:	463b      	mov	r3, r7
 800f6b6:	d804      	bhi.n	800f6c2 <tu_fifo_write_n_const_addr_full_words+0x56>
 800f6b8:	eba3 030c 	sub.w	r3, r3, ip
 800f6bc:	b29b      	uxth	r3, r3
 800f6be:	4563      	cmp	r3, ip
 800f6c0:	d2fa      	bcs.n	800f6b8 <tu_fifo_write_n_const_addr_full_words+0x4c>
  uint16_t const lin_count = f->depth - wr_ptr;
 800f6c2:	ebac 0003 	sub.w	r0, ip, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f6c6:	88e9      	ldrh	r1, [r5, #6]
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f6c8:	f8d5 a000 	ldr.w	sl, [r5]
  uint16_t const lin_count = f->depth - wr_ptr;
 800f6cc:	b280      	uxth	r0, r0
  uint16_t lin_bytes = lin_count * f->item_size;
 800f6ce:	f3c1 0e0e 	ubfx	lr, r1, #0, #15
      if(n <= lin_count)
 800f6d2:	4540      	cmp	r0, r8
  uint16_t lin_bytes = lin_count * f->item_size;
 800f6d4:	4671      	mov	r1, lr
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f6d6:	fb0e ae03 	mla	lr, lr, r3, sl
      if(n <= lin_count)
 800f6da:	d346      	bcc.n	800f76a <tu_fifo_write_n_const_addr_full_words+0xfe>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800f6dc:	fb11 f208 	smulbb	r2, r1, r8
  uint16_t full_words = len >> 2;
 800f6e0:	f3c2 008d 	ubfx	r0, r2, #2, #14
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800f6e4:	b292      	uxth	r2, r2
  while(full_words--)
 800f6e6:	2800      	cmp	r0, #0
 800f6e8:	f000 80ac 	beq.w	800f844 <tu_fifo_write_n_const_addr_full_words+0x1d8>
 800f6ec:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f6f0:	6833      	ldr	r3, [r6, #0]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }

TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800f6f2:	f84e 3b04 	str.w	r3, [lr], #4
  while(full_words--)
 800f6f6:	4570      	cmp	r0, lr
 800f6f8:	d1fa      	bne.n	800f6f0 <tu_fifo_write_n_const_addr_full_words+0x84>
  if ( bytes_rem )
 800f6fa:	f012 0203 	ands.w	r2, r2, #3
 800f6fe:	f040 8099 	bne.w	800f834 <tu_fifo_write_n_const_addr_full_words+0x1c8>
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f702:	45b9      	cmp	r9, r7
 800f704:	ea4f 034c 	mov.w	r3, ip, lsl #1
 800f708:	d302      	bcc.n	800f710 <tu_fifo_write_n_const_addr_full_words+0xa4>
 800f70a:	ebb9 0f4c 	cmp.w	r9, ip, lsl #1
 800f70e:	db03      	blt.n	800f718 <tu_fifo_write_n_const_addr_full_words+0xac>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f710:	eba9 0903 	sub.w	r9, r9, r3
 800f714:	fa1f f989 	uxth.w	r9, r9
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
}
 800f718:	4640      	mov	r0, r8
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f71a:	f8a5 9008 	strh.w	r9, [r5, #8]
}
 800f71e:	b005      	add	sp, #20
 800f720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ( n == 0 ) return 0;
 800f724:	f04f 0800 	mov.w	r8, #0
}
 800f728:	4640      	mov	r0, r8
 800f72a:	b005      	add	sp, #20
 800f72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( n >= f->depth )
 800f730:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 800f734:	4542      	cmp	r2, r8
 800f736:	d212      	bcs.n	800f75e <tu_fifo_write_n_const_addr_full_words+0xf2>
  if (wr_idx >= rd_idx)
 800f738:	429f      	cmp	r7, r3
 800f73a:	d368      	bcc.n	800f80e <tu_fifo_write_n_const_addr_full_words+0x1a2>
    return (uint16_t) (wr_idx - rd_idx);
 800f73c:	1af9      	subs	r1, r7, r3
 800f73e:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800f742:	b289      	uxth	r1, r1
      if (overflowable_count + n >= 2*f->depth)
 800f744:	4411      	add	r1, r2
 800f746:	4281      	cmp	r1, r0
 800f748:	da4b      	bge.n	800f7e2 <tu_fifo_write_n_const_addr_full_words+0x176>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f74a:	eb02 0907 	add.w	r9, r2, r7
 800f74e:	46c4      	mov	ip, r8
 800f750:	4690      	mov	r8, r2
 800f752:	fa1f f989 	uxth.w	r9, r9
 800f756:	e7ac      	b.n	800f6b2 <tu_fifo_write_n_const_addr_full_words+0x46>
    return (uint16_t) (wr_idx - rd_idx);
 800f758:	1afb      	subs	r3, r7, r3
 800f75a:	b29b      	uxth	r3, r3
 800f75c:	e79c      	b.n	800f698 <tu_fifo_write_n_const_addr_full_words+0x2c>
  if (n)
 800f75e:	f1b8 0f00 	cmp.w	r8, #0
 800f762:	d0e1      	beq.n	800f728 <tu_fifo_write_n_const_addr_full_words+0xbc>
 800f764:	46c4      	mov	ip, r8
  uint16_t rd_idx = f->rd_idx;
 800f766:	461f      	mov	r7, r3
 800f768:	e79f      	b.n	800f6aa <tu_fifo_write_n_const_addr_full_words+0x3e>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f76a:	fb10 f001 	smulbb	r0, r0, r1
 800f76e:	b280      	uxth	r0, r0
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800f770:	f020 0203 	bic.w	r2, r0, #3
 800f774:	b294      	uxth	r4, r2
  while(full_words--)
 800f776:	ea4f 0b92 	mov.w	fp, r2, lsr #2
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800f77a:	9401      	str	r4, [sp, #4]
  while(full_words--)
 800f77c:	b13a      	cbz	r2, 800f78e <tu_fifo_write_n_const_addr_full_words+0x122>
 800f77e:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 800f782:	4672      	mov	r2, lr
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f784:	6834      	ldr	r4, [r6, #0]
 800f786:	f842 4b04 	str.w	r4, [r2], #4
  while(full_words--)
 800f78a:	4593      	cmp	fp, r2
 800f78c:	d1fa      	bne.n	800f784 <tu_fifo_write_n_const_addr_full_words+0x118>
  uint16_t const wrap_count = n - lin_count;
 800f78e:	eba8 040c 	sub.w	r4, r8, ip
        if (rem > 0)
 800f792:	f010 0b03 	ands.w	fp, r0, #3
  uint16_t const wrap_count = n - lin_count;
 800f796:	441c      	add	r4, r3
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f798:	fb14 f401 	smulbb	r4, r4, r1
 800f79c:	b2a4      	uxth	r4, r4
        if (rem > 0)
 800f79e:	d01c      	beq.n	800f7da <tu_fifo_write_n_const_addr_full_words+0x16e>
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f7a0:	f1cb 0304 	rsb	r3, fp, #4
          while(rem--) *ff_buf++ = *src_u8++;
 800f7a4:	9801      	ldr	r0, [sp, #4]
          uint32_t tmp32 = *rx_fifo;
 800f7a6:	6832      	ldr	r2, [r6, #0]
          while(rem--) *ff_buf++ = *src_u8++;
 800f7a8:	a903      	add	r1, sp, #12
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f7aa:	b29b      	uxth	r3, r3
 800f7ac:	4470      	add	r0, lr
          uint32_t tmp32 = *rx_fifo;
 800f7ae:	9203      	str	r2, [sp, #12]
          while(rem--) *ff_buf++ = *src_u8++;
 800f7b0:	465a      	mov	r2, fp
 800f7b2:	42a3      	cmp	r3, r4
 800f7b4:	bf28      	it	cs
 800f7b6:	4623      	movcs	r3, r4
          wrap_bytes -= remrem;
 800f7b8:	1ae4      	subs	r4, r4, r3
 800f7ba:	9301      	str	r3, [sp, #4]
          while(rem--) *ff_buf++ = *src_u8++;
 800f7bc:	f002 f9b8 	bl	8011b30 <memcpy>
 800f7c0:	ab03      	add	r3, sp, #12
          wrap_bytes -= remrem;
 800f7c2:	b2a4      	uxth	r4, r4
          ff_buf = f->buffer;
 800f7c4:	f8d5 a000 	ldr.w	sl, [r5]
          while(rem--) *ff_buf++ = *src_u8++;
 800f7c8:	eb03 010b 	add.w	r1, r3, fp
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f7cc:	9b01      	ldr	r3, [sp, #4]
 800f7ce:	b2da      	uxtb	r2, r3
          while(remrem--) *ff_buf++ = *src_u8++;
 800f7d0:	b11b      	cbz	r3, 800f7da <tu_fifo_write_n_const_addr_full_words+0x16e>
 800f7d2:	4650      	mov	r0, sl
 800f7d4:	4492      	add	sl, r2
 800f7d6:	f002 f9ab 	bl	8011b30 <memcpy>
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 800f7da:	b9fc      	cbnz	r4, 800f81c <tu_fifo_write_n_const_addr_full_words+0x1b0>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f7dc:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 800f7e0:	e78f      	b.n	800f702 <tu_fifo_write_n_const_addr_full_words+0x96>
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800f7e2:	eb03 0908 	add.w	r9, r3, r8
 800f7e6:	fa1f f989 	uxth.w	r9, r9
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f7ea:	eba9 0702 	sub.w	r7, r9, r2
 800f7ee:	b2bf      	uxth	r7, r7
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f7f0:	42bb      	cmp	r3, r7
 800f7f2:	d804      	bhi.n	800f7fe <tu_fifo_write_n_const_addr_full_words+0x192>
 800f7f4:	42b8      	cmp	r0, r7
 800f7f6:	dd02      	ble.n	800f7fe <tu_fifo_write_n_const_addr_full_words+0x192>
 800f7f8:	46c4      	mov	ip, r8
 800f7fa:	4690      	mov	r8, r2
 800f7fc:	e759      	b.n	800f6b2 <tu_fifo_write_n_const_addr_full_words+0x46>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f7fe:	1a3f      	subs	r7, r7, r0
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f800:	46c4      	mov	ip, r8
 800f802:	4690      	mov	r8, r2
 800f804:	b2bf      	uxth	r7, r7
 800f806:	443a      	add	r2, r7
 800f808:	fa1f f982 	uxth.w	r9, r2
 800f80c:	e751      	b.n	800f6b2 <tu_fifo_write_n_const_addr_full_words+0x46>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f80e:	ebc3 0148 	rsb	r1, r3, r8, lsl #1
 800f812:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800f816:	4439      	add	r1, r7
 800f818:	b289      	uxth	r1, r1
 800f81a:	e793      	b.n	800f744 <tu_fifo_write_n_const_addr_full_words+0xd8>
  while(full_words--)
 800f81c:	08a0      	lsrs	r0, r4, #2
 800f81e:	d00f      	beq.n	800f840 <tu_fifo_write_n_const_addr_full_words+0x1d4>
 800f820:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f824:	6833      	ldr	r3, [r6, #0]
TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800f826:	f84a 3b04 	str.w	r3, [sl], #4
  while(full_words--)
 800f82a:	4582      	cmp	sl, r0
 800f82c:	d1fa      	bne.n	800f824 <tu_fifo_write_n_const_addr_full_words+0x1b8>
  if ( bytes_rem )
 800f82e:	f014 0203 	ands.w	r2, r4, #3
 800f832:	d0d3      	beq.n	800f7dc <tu_fifo_write_n_const_addr_full_words+0x170>
    uint32_t tmp32 = *reg_rx;
 800f834:	6833      	ldr	r3, [r6, #0]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800f836:	a903      	add	r1, sp, #12
    uint32_t tmp32 = *reg_rx;
 800f838:	9303      	str	r3, [sp, #12]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800f83a:	f002 f979 	bl	8011b30 <memcpy>
 800f83e:	e7cd      	b.n	800f7dc <tu_fifo_write_n_const_addr_full_words+0x170>
  while(full_words--)
 800f840:	4650      	mov	r0, sl
 800f842:	e7f4      	b.n	800f82e <tu_fifo_write_n_const_addr_full_words+0x1c2>
 800f844:	4670      	mov	r0, lr
 800f846:	e758      	b.n	800f6fa <tu_fifo_write_n_const_addr_full_words+0x8e>

0800f848 <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 800f848:	4603      	mov	r3, r0
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800f84a:	2200      	movs	r2, #0
  f->wr_idx = 0;

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
}
 800f84c:	2001      	movs	r0, #1
  f->rd_idx = 0;
 800f84e:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800f850:	811a      	strh	r2, [r3, #8]
}
 800f852:	4770      	bx	lr

0800f854 <tu_fifo_set_overwritable>:
    @param[in]  overwritable
                Overwritable mode the fifo is set to
 */
/******************************************************************************/
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable)
{
 800f854:	4603      	mov	r3, r0

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
}
 800f856:	2001      	movs	r0, #1
  f->overwritable = overwritable;
 800f858:	79da      	ldrb	r2, [r3, #7]
 800f85a:	f361 12c7 	bfi	r2, r1, #7, #1
 800f85e:	71da      	strb	r2, [r3, #7]
}
 800f860:	4770      	bx	lr
 800f862:	bf00      	nop

0800f864 <configuration_reset>:

  return true;
}

static void configuration_reset(uint8_t rhport)
{
 800f864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f868:	4b29      	ldr	r3, [pc, #164]	; (800f910 <configuration_reset+0xac>)
 800f86a:	4607      	mov	r7, r0
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800f86c:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800f920 <configuration_reset+0xbc>
 800f870:	f898 2000 	ldrb.w	r2, [r8]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d03a      	beq.n	800f8ee <configuration_reset+0x8a>
 800f878:	2400      	movs	r4, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f87a:	4d26      	ldr	r5, [pc, #152]	; (800f914 <configuration_reset+0xb0>)
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f87c:	4e26      	ldr	r6, [pc, #152]	; (800f918 <configuration_reset+0xb4>)
    drvid -= _app_driver_count;
 800f87e:	1aa3      	subs	r3, r4, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f880:	42a2      	cmp	r2, r4
    drvid -= _app_driver_count;
 800f882:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f884:	d83d      	bhi.n	800f902 <configuration_reset+0x9e>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f886:	2b01      	cmp	r3, #1
 800f888:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f88c:	d908      	bls.n	800f8a0 <configuration_reset+0x3c>
  {
    usbd_class_driver_t const * driver = get_driver(i);
    TU_ASSERT(driver, );
 800f88e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f892:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800f896:	07db      	lsls	r3, r3, #31
 800f898:	d500      	bpl.n	800f89c <configuration_reset+0x38>
 800f89a:	be00      	bkpt	0x0000
  }

  tu_varclr(&_usbd_dev);
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
}
 800f89c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f8a0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    driver->reset(rhport);
 800f8a4:	685b      	ldr	r3, [r3, #4]
 800f8a6:	4638      	mov	r0, r7
 800f8a8:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800f8aa:	3401      	adds	r4, #1
 800f8ac:	f898 2000 	ldrb.w	r2, [r8]
 800f8b0:	b2e4      	uxtb	r4, r4
 800f8b2:	1c53      	adds	r3, r2, #1
 800f8b4:	42a3      	cmp	r3, r4
 800f8b6:	dae2      	bge.n	800f87e <configuration_reset+0x1a>
  tu_varclr(&_usbd_dev);
 800f8b8:	4b18      	ldr	r3, [pc, #96]	; (800f91c <configuration_reset+0xb8>)
 800f8ba:	2237      	movs	r2, #55	; 0x37
 800f8bc:	2100      	movs	r1, #0
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f002 f944 	bl	8011b4c <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800f8c4:	f04f 32ff 	mov.w	r2, #4294967295
 800f8c8:	f8c0 2003 	str.w	r2, [r0, #3]
 800f8cc:	f8c0 2007 	str.w	r2, [r0, #7]
 800f8d0:	f8c0 200b 	str.w	r2, [r0, #11]
 800f8d4:	f8c0 200f 	str.w	r2, [r0, #15]
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 800f8d8:	f8c0 2013 	str.w	r2, [r0, #19]
 800f8dc:	f8c0 2017 	str.w	r2, [r0, #23]
 800f8e0:	f8c0 201b 	str.w	r2, [r0, #27]
 800f8e4:	f8c0 201f 	str.w	r2, [r0, #31]
 800f8e8:	f8a0 2023 	strh.w	r2, [r0, #35]	; 0x23
 800f8ec:	e7d6      	b.n	800f89c <configuration_reset+0x38>
    driver->reset(rhport);
 800f8ee:	f7ff fa83 	bl	800edf8 <cdcd_reset>
 800f8f2:	4638      	mov	r0, r7
 800f8f4:	f7fe fdfa 	bl	800e4ec <audiod_reset>
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800f8f8:	f898 3000 	ldrb.w	r3, [r8]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d1c6      	bne.n	800f88e <configuration_reset+0x2a>
 800f900:	e7da      	b.n	800f8b8 <configuration_reset+0x54>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f902:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800f906:	6832      	ldr	r2, [r6, #0]
    TU_ASSERT(driver, );
 800f908:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 800f90c:	d1ca      	bne.n	800f8a4 <configuration_reset+0x40>
 800f90e:	e7be      	b.n	800f88e <configuration_reset+0x2a>
 800f910:	00000000 	.word	0x00000000
 800f914:	0801d09c 	.word	0x0801d09c
 800f918:	2400cfbc 	.word	0x2400cfbc
 800f91c:	2400cfc4 	.word	0x2400cfc4
 800f920:	2400cfc0 	.word	0x2400cfc0

0800f924 <usbd_int_set>:

void usbd_int_set(bool enabled)
{
  if (enabled)
  {
    dcd_int_enable(_usbd_rhport);
 800f924:	4b03      	ldr	r3, [pc, #12]	; (800f934 <usbd_int_set+0x10>)
  if (enabled)
 800f926:	b110      	cbz	r0, 800f92e <usbd_int_set+0xa>
    dcd_int_enable(_usbd_rhport);
 800f928:	7818      	ldrb	r0, [r3, #0]
 800f92a:	f001 b807 	b.w	801093c <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
 800f92e:	7818      	ldrb	r0, [r3, #0]
 800f930:	f001 b80a 	b.w	8010948 <dcd_int_disable>
 800f934:	24000350 	.word	0x24000350

0800f938 <tud_mounted>:
  return _usbd_dev.cfg_num ? true : false;
 800f938:	4b02      	ldr	r3, [pc, #8]	; (800f944 <tud_mounted+0xc>)
 800f93a:	7858      	ldrb	r0, [r3, #1]
}
 800f93c:	3800      	subs	r0, #0
 800f93e:	bf18      	it	ne
 800f940:	2001      	movne	r0, #1
 800f942:	4770      	bx	lr
 800f944:	2400cfc4 	.word	0x2400cfc4

0800f948 <tud_suspended>:
  return _usbd_dev.suspended;
 800f948:	4b02      	ldr	r3, [pc, #8]	; (800f954 <tud_suspended+0xc>)
 800f94a:	7818      	ldrb	r0, [r3, #0]
}
 800f94c:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800f950:	4770      	bx	lr
 800f952:	bf00      	nop
 800f954:	2400cfc4 	.word	0x2400cfc4

0800f958 <tud_init>:
{
 800f958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return _usbd_rhport != RHPORT_INVALID;
 800f95c:	4f2e      	ldr	r7, [pc, #184]	; (800fa18 <tud_init+0xc0>)
  if ( tud_inited() ) return true;
 800f95e:	783b      	ldrb	r3, [r7, #0]
 800f960:	2bff      	cmp	r3, #255	; 0xff
 800f962:	d002      	beq.n	800f96a <tud_init+0x12>
 800f964:	2001      	movs	r0, #1
}
 800f966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  qhdl->interrupt_set(true);
}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef)
{
  tu_fifo_clear(&qdef->ff);
 800f96a:	4e2c      	ldr	r6, [pc, #176]	; (800fa1c <tud_init+0xc4>)
  tu_varclr(&_usbd_dev);
 800f96c:	2237      	movs	r2, #55	; 0x37
 800f96e:	2100      	movs	r1, #0
 800f970:	4604      	mov	r4, r0
 800f972:	482b      	ldr	r0, [pc, #172]	; (800fa20 <tud_init+0xc8>)
 800f974:	f002 f8ea 	bl	8011b4c <memset>
 800f978:	1d30      	adds	r0, r6, #4
 800f97a:	f7ff ff65 	bl	800f848 <tu_fifo_clear>
  if ( usbd_app_driver_get_cb )
 800f97e:	4d29      	ldr	r5, [pc, #164]	; (800fa24 <tud_init+0xcc>)
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800f980:	4b29      	ldr	r3, [pc, #164]	; (800fa28 <tud_init+0xd0>)
 800f982:	601e      	str	r6, [r3, #0]
  if ( usbd_app_driver_get_cb )
 800f984:	b125      	cbz	r5, 800f990 <tud_init+0x38>
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800f986:	4829      	ldr	r0, [pc, #164]	; (800fa2c <tud_init+0xd4>)
 800f988:	f3af 8000 	nop.w
 800f98c:	4b28      	ldr	r3, [pc, #160]	; (800fa30 <tud_init+0xd8>)
 800f98e:	6018      	str	r0, [r3, #0]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800f990:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800fa2c <tud_init+0xd4>
 800f994:	f899 2000 	ldrb.w	r2, [r9]
 800f998:	b36d      	cbz	r5, 800f9f6 <tud_init+0x9e>
 800f99a:	f04f 0800 	mov.w	r8, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f99e:	4d25      	ldr	r5, [pc, #148]	; (800fa34 <tud_init+0xdc>)
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f9a0:	4e23      	ldr	r6, [pc, #140]	; (800fa30 <tud_init+0xd8>)
    drvid -= _app_driver_count;
 800f9a2:	eba8 0302 	sub.w	r3, r8, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f9a6:	4542      	cmp	r2, r8
    drvid -= _app_driver_count;
 800f9a8:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f9aa:	d82d      	bhi.n	800fa08 <tud_init+0xb0>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f9ac:	2b01      	cmp	r3, #1
 800f9ae:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f9b2:	d90a      	bls.n	800f9ca <tud_init+0x72>
    TU_ASSERT(driver);
 800f9b4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f9b8:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 800f9bc:	f010 0001 	ands.w	r0, r0, #1
 800f9c0:	d0d1      	beq.n	800f966 <tud_init+0xe>
 800f9c2:	be00      	bkpt	0x0000
 800f9c4:	2000      	movs	r0, #0
}
 800f9c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f9ca:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    driver->init();
 800f9ce:	681b      	ldr	r3, [r3, #0]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800f9d0:	f108 0801 	add.w	r8, r8, #1
    driver->init();
 800f9d4:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800f9d6:	f899 2000 	ldrb.w	r2, [r9]
 800f9da:	fa5f f888 	uxtb.w	r8, r8
 800f9de:	1c53      	adds	r3, r2, #1
 800f9e0:	4543      	cmp	r3, r8
 800f9e2:	dade      	bge.n	800f9a2 <tud_init+0x4a>
  dcd_init(rhport);
 800f9e4:	4620      	mov	r0, r4
  _usbd_rhport = rhport;
 800f9e6:	703c      	strb	r4, [r7, #0]
  dcd_init(rhport);
 800f9e8:	f001 f802 	bl	80109f0 <dcd_init>
  dcd_int_enable(rhport);
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	f000 ffa5 	bl	801093c <dcd_int_enable>
  return true;
 800f9f2:	2001      	movs	r0, #1
 800f9f4:	e7b7      	b.n	800f966 <tud_init+0xe>
    driver->init();
 800f9f6:	f7ff f9d7 	bl	800eda8 <cdcd_init>
 800f9fa:	f7fe fd49 	bl	800e490 <audiod_init>
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800f9fe:	f899 3000 	ldrb.w	r3, [r9]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d1d6      	bne.n	800f9b4 <tud_init+0x5c>
 800fa06:	e7ed      	b.n	800f9e4 <tud_init+0x8c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fa08:	eb08 0348 	add.w	r3, r8, r8, lsl #1
 800fa0c:	6832      	ldr	r2, [r6, #0]
    TU_ASSERT(driver);
 800fa0e:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 800fa12:	d1dc      	bne.n	800f9ce <tud_init+0x76>
 800fa14:	e7ce      	b.n	800f9b4 <tud_init+0x5c>
 800fa16:	bf00      	nop
 800fa18:	24000350 	.word	0x24000350
 800fa1c:	24000340 	.word	0x24000340
 800fa20:	2400cfc4 	.word	0x2400cfc4
 800fa24:	00000000 	.word	0x00000000
 800fa28:	2400cffc 	.word	0x2400cffc
 800fa2c:	2400cfc0 	.word	0x2400cfc0
 800fa30:	2400cfbc 	.word	0x2400cfbc
 800fa34:	0801d09c 	.word	0x0801d09c

0800fa38 <tud_task_ext>:
{
 800fa38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return _usbd_rhport != RHPORT_INVALID;
 800fa3c:	f8df 9310 	ldr.w	r9, [pc, #784]	; 800fd50 <tud_task_ext+0x318>
{
 800fa40:	b08b      	sub	sp, #44	; 0x2c
  if ( !tud_inited() ) return;
 800fa42:	f899 3000 	ldrb.w	r3, [r9]
 800fa46:	2bff      	cmp	r3, #255	; 0xff
 800fa48:	d052      	beq.n	800faf0 <tud_task_ext+0xb8>
 800fa4a:	4db9      	ldr	r5, [pc, #740]	; (800fd30 <tud_task_ext+0x2f8>)
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fa4c:	f8df a304 	ldr.w	sl, [pc, #772]	; 800fd54 <tud_task_ext+0x31c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fa50:	f8df b304 	ldr.w	fp, [pc, #772]	; 800fd58 <tud_task_ext+0x320>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 800fa54:	682e      	ldr	r6, [r5, #0]
  qhdl->interrupt_set(false);
 800fa56:	2000      	movs	r0, #0
 800fa58:	4634      	mov	r4, r6
 800fa5a:	f854 3b04 	ldr.w	r3, [r4], #4
 800fa5e:	4798      	blx	r3
TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec)
{
  (void) msec; // not used, always behave as msec = 0

  _osal_q_lock(qhdl);
  bool success = tu_fifo_read(&qhdl->ff, data);
 800fa60:	a907      	add	r1, sp, #28
 800fa62:	4620      	mov	r0, r4
 800fa64:	f7ff fbbe 	bl	800f1e4 <tu_fifo_read>
 800fa68:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 800fa6a:	6833      	ldr	r3, [r6, #0]
 800fa6c:	2001      	movs	r0, #1
 800fa6e:	4798      	blx	r3
 800fa70:	2c00      	cmp	r4, #0
 800fa72:	d03d      	beq.n	800faf0 <tud_task_ext+0xb8>
    switch ( event.event_id )
 800fa74:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800fa78:	3b01      	subs	r3, #1
 800fa7a:	2b07      	cmp	r3, #7
 800fa7c:	f200 80c4 	bhi.w	800fc08 <tud_task_ext+0x1d0>
 800fa80:	e8df f003 	tbb	[pc, r3]
 800fa84:	94c2aab7 	.word	0x94c2aab7
 800fa88:	040a3981 	.word	0x040a3981
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 800fa8c:	9b08      	ldr	r3, [sp, #32]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d0e0      	beq.n	800fa54 <tud_task_ext+0x1c>
 800fa92:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa94:	4798      	blx	r3
 800fa96:	e7dd      	b.n	800fa54 <tud_task_ext+0x1c>
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800fa98:	f89d 1020 	ldrb.w	r1, [sp, #32]
        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800fa9c:	4ba5      	ldr	r3, [pc, #660]	; (800fd34 <tud_task_ext+0x2fc>)
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800fa9e:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 800faa2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800faa6:	eb03 13d1 	add.w	r3, r3, r1, lsr #7
 800faaa:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800faae:	f36f 0200 	bfc	r2, #0, #1
 800fab2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800fab6:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800faba:	f36f 0282 	bfc	r2, #2, #1
 800fabe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        if ( 0 == epnum )
 800fac2:	2800      	cmp	r0, #0
 800fac4:	f000 80bd 	beq.w	800fc42 <tud_task_ext+0x20a>
  if ( usbd_app_driver_get_cb )
 800fac8:	4a9b      	ldr	r2, [pc, #620]	; (800fd38 <tud_task_ext+0x300>)
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 800faca:	7cdb      	ldrb	r3, [r3, #19]
  if ( usbd_app_driver_get_cb )
 800facc:	b132      	cbz	r2, 800fadc <tud_task_ext+0xa4>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800face:	4a9b      	ldr	r2, [pc, #620]	; (800fd3c <tud_task_ext+0x304>)
 800fad0:	7812      	ldrb	r2, [r2, #0]
 800fad2:	4293      	cmp	r3, r2
 800fad4:	f0c0 80ad 	bcc.w	800fc32 <tud_task_ext+0x1fa>
    drvid -= _app_driver_count;
 800fad8:	1a9b      	subs	r3, r3, r2
 800fada:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fadc:	2b01      	cmp	r3, #1
 800fade:	f240 809c 	bls.w	800fc1a <tud_task_ext+0x1e2>
          TU_ASSERT(driver, );
 800fae2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fae6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800faea:	07da      	lsls	r2, r3, #31
 800faec:	d500      	bpl.n	800faf0 <tud_task_ext+0xb8>
 800faee:	be00      	bkpt	0x0000
}
 800faf0:	b00b      	add	sp, #44	; 0x2c
 800faf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        _usbd_dev.connected = 1;
 800faf6:	4c8f      	ldr	r4, [pc, #572]	; (800fd34 <tud_task_ext+0x2fc>)
  usbd_control_set_complete_callback(NULL);
 800faf8:	2000      	movs	r0, #0
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fafa:	f89d 801c 	ldrb.w	r8, [sp, #28]
        _usbd_dev.connected = 1;
 800fafe:	7823      	ldrb	r3, [r4, #0]
 800fb00:	f043 0301 	orr.w	r3, r3, #1
 800fb04:	7023      	strb	r3, [r4, #0]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800fb06:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 800fb0a:	f36f 0300 	bfc	r3, #0, #1
 800fb0e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800fb12:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 800fb16:	f36f 0382 	bfc	r3, #2, #1
 800fb1a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = 0;
 800fb1e:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800fb22:	f36f 0300 	bfc	r3, #0, #1
 800fb26:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 800fb2a:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800fb2e:	f36f 0382 	bfc	r3, #2, #1
 800fb32:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
  usbd_control_set_complete_callback(NULL);
 800fb36:	f000 fe53 	bl	80107e0 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800fb3a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800fb3e:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800fb42:	2a60      	cmp	r2, #96	; 0x60
 800fb44:	d00d      	beq.n	800fb62 <tud_task_ext+0x12a>
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 800fb46:	2a40      	cmp	r2, #64	; 0x40
 800fb48:	f000 8087 	beq.w	800fc5a <tud_task_ext+0x222>
  switch ( p_request->bmRequestType_bit.recipient )
 800fb4c:	f003 031f 	and.w	r3, r3, #31
 800fb50:	2b01      	cmp	r3, #1
 800fb52:	f000 8103 	beq.w	800fd5c <tud_task_ext+0x324>
 800fb56:	2b02      	cmp	r3, #2
 800fb58:	f000 80b0 	beq.w	800fcbc <tud_task_ext+0x284>
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	f000 808a 	beq.w	800fc76 <tud_task_ext+0x23e>
    default: TU_BREAKPOINT(); return false;
 800fb62:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fb66:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800fb6a:	07d9      	lsls	r1, r3, #31
 800fb6c:	d500      	bpl.n	800fb70 <tud_task_ext+0x138>
 800fb6e:	be00      	bkpt	0x0000
          dcd_edpt_stall(event.rhport, 0);
 800fb70:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fb74:	2100      	movs	r1, #0
 800fb76:	f001 faa5 	bl	80110c4 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800fb7a:	2180      	movs	r1, #128	; 0x80
 800fb7c:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fb80:	f001 faa0 	bl	80110c4 <dcd_edpt_stall>
 800fb84:	e766      	b.n	800fa54 <tud_task_ext+0x1c>
        if ( _usbd_dev.connected )
 800fb86:	4a6b      	ldr	r2, [pc, #428]	; (800fd34 <tud_task_ext+0x2fc>)
          if (tud_resume_cb) tud_resume_cb();
 800fb88:	f04f 0301 	mov.w	r3, #1
 800fb8c:	496c      	ldr	r1, [pc, #432]	; (800fd40 <tud_task_ext+0x308>)
        if ( _usbd_dev.connected )
 800fb8e:	7812      	ldrb	r2, [r2, #0]
 800fb90:	f002 0201 	and.w	r2, r2, #1
          if (tud_resume_cb) tud_resume_cb();
 800fb94:	2900      	cmp	r1, #0
 800fb96:	d05e      	beq.n	800fc56 <tud_task_ext+0x21e>
 800fb98:	b2db      	uxtb	r3, r3
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	f43f af5a 	beq.w	800fa54 <tud_task_ext+0x1c>
 800fba0:	2a00      	cmp	r2, #0
 800fba2:	f43f af57 	beq.w	800fa54 <tud_task_ext+0x1c>
 800fba6:	f7f4 fc29 	bl	80043fc <tud_resume_cb>
 800fbaa:	e753      	b.n	800fa54 <tud_task_ext+0x1c>
        if ( _usbd_dev.connected )
 800fbac:	4c61      	ldr	r4, [pc, #388]	; (800fd34 <tud_task_ext+0x2fc>)
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800fbae:	f04f 0301 	mov.w	r3, #1
 800fbb2:	4964      	ldr	r1, [pc, #400]	; (800fd44 <tud_task_ext+0x30c>)
        if ( _usbd_dev.connected )
 800fbb4:	7822      	ldrb	r2, [r4, #0]
 800fbb6:	f002 0201 	and.w	r2, r2, #1
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800fbba:	2900      	cmp	r1, #0
 800fbbc:	d049      	beq.n	800fc52 <tud_task_ext+0x21a>
 800fbbe:	b2db      	uxtb	r3, r3
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	f43f af47 	beq.w	800fa54 <tud_task_ext+0x1c>
 800fbc6:	2a00      	cmp	r2, #0
 800fbc8:	f43f af44 	beq.w	800fa54 <tud_task_ext+0x1c>
 800fbcc:	7820      	ldrb	r0, [r4, #0]
 800fbce:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800fbd2:	f7f4 fc11 	bl	80043f8 <tud_suspend_cb>
 800fbd6:	e73d      	b.n	800fa54 <tud_task_ext+0x1c>
  configuration_reset(rhport);
 800fbd8:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fbdc:	f7ff fe42 	bl	800f864 <configuration_reset>
  usbd_control_reset();
 800fbe0:	f000 fdf4 	bl	80107cc <usbd_control_reset>
        if (tud_umount_cb) tud_umount_cb();
 800fbe4:	4b58      	ldr	r3, [pc, #352]	; (800fd48 <tud_task_ext+0x310>)
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	f43f af34 	beq.w	800fa54 <tud_task_ext+0x1c>
 800fbec:	f7f4 fc02 	bl	80043f4 <tud_umount_cb>
 800fbf0:	e730      	b.n	800fa54 <tud_task_ext+0x1c>
  configuration_reset(rhport);
 800fbf2:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fbf6:	f7ff fe35 	bl	800f864 <configuration_reset>
  usbd_control_reset();
 800fbfa:	f000 fde7 	bl	80107cc <usbd_control_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800fbfe:	4b4d      	ldr	r3, [pc, #308]	; (800fd34 <tud_task_ext+0x2fc>)
 800fc00:	f89d 2020 	ldrb.w	r2, [sp, #32]
 800fc04:	709a      	strb	r2, [r3, #2]
      break;
 800fc06:	e725      	b.n	800fa54 <tud_task_ext+0x1c>
        TU_BREAKPOINT();
 800fc08:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fc0c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800fc10:	07db      	lsls	r3, r3, #31
 800fc12:	f57f af1f 	bpl.w	800fa54 <tud_task_ext+0x1c>
 800fc16:	be00      	bkpt	0x0000
  {
 800fc18:	e71c      	b.n	800fa54 <tud_task_ext+0x1c>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fc1a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fc1e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800fc22:	691c      	ldr	r4, [r3, #16]
 800fc24:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800fc28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc2a:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fc2e:	47a0      	blx	r4
 800fc30:	e710      	b.n	800fa54 <tud_task_ext+0x1c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fc32:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fc36:	f8db 2000 	ldr.w	r2, [fp]
          TU_ASSERT(driver, );
 800fc3a:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 800fc3e:	d1f0      	bne.n	800fc22 <tud_task_ext+0x1ea>
 800fc40:	e74f      	b.n	800fae2 <tud_task_ext+0xaa>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete
 800fc42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc44:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800fc48:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fc4c:	f000 fdde 	bl	801080c <usbd_control_xfer_cb>
 800fc50:	e700      	b.n	800fa54 <tud_task_ext+0x1c>
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800fc52:	460b      	mov	r3, r1
 800fc54:	e7b3      	b.n	800fbbe <tud_task_ext+0x186>
          if (tud_resume_cb) tud_resume_cb();
 800fc56:	460b      	mov	r3, r1
 800fc58:	e79e      	b.n	800fb98 <tud_task_ext+0x160>
    TU_VERIFY(tud_vendor_control_xfer_cb);
 800fc5a:	483c      	ldr	r0, [pc, #240]	; (800fd4c <tud_task_ext+0x314>)
 800fc5c:	2800      	cmp	r0, #0
 800fc5e:	d087      	beq.n	800fb70 <tud_task_ext+0x138>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800fc60:	f000 fdbe 	bl	80107e0 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800fc64:	4640      	mov	r0, r8
 800fc66:	aa08      	add	r2, sp, #32
 800fc68:	2101      	movs	r1, #1
 800fc6a:	f3af 8000 	nop.w
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fc6e:	2800      	cmp	r0, #0
 800fc70:	f47f aef0 	bne.w	800fa54 <tud_task_ext+0x1c>
 800fc74:	e77c      	b.n	800fb70 <tud_task_ext+0x138>
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 800fc76:	2a20      	cmp	r2, #32
 800fc78:	f000 80aa 	beq.w	800fdd0 <tud_task_ext+0x398>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800fc7c:	2a00      	cmp	r2, #0
 800fc7e:	f47f af70 	bne.w	800fb62 <tud_task_ext+0x12a>
      switch ( p_request->bRequest )
 800fc82:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800fc86:	2b09      	cmp	r3, #9
 800fc88:	f63f af6b 	bhi.w	800fb62 <tud_task_ext+0x12a>
 800fc8c:	a201      	add	r2, pc, #4	; (adr r2, 800fc94 <tud_task_ext+0x25c>)
 800fc8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc92:	bf00      	nop
 800fc94:	0800fe3d 	.word	0x0800fe3d
 800fc98:	0800ff27 	.word	0x0800ff27
 800fc9c:	0800fb63 	.word	0x0800fb63
 800fca0:	0800ff0b 	.word	0x0800ff0b
 800fca4:	0800fb63 	.word	0x0800fb63
 800fca8:	0800fef1 	.word	0x0800fef1
 800fcac:	0800fe9f 	.word	0x0800fe9f
 800fcb0:	0800fb63 	.word	0x0800fb63
 800fcb4:	0800fe89 	.word	0x0800fe89
 800fcb8:	0800fe5f 	.word	0x0800fe5f
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800fcbc:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 800fcc0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800fcc4:	2b08      	cmp	r3, #8
 800fcc6:	f63f af4c 	bhi.w	800fb62 <tud_task_ext+0x12a>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800fcca:	eb04 0043 	add.w	r0, r4, r3, lsl #1
  if ( usbd_app_driver_get_cb )
 800fcce:	4e1a      	ldr	r6, [pc, #104]	; (800fd38 <tud_task_ext+0x300>)
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800fcd0:	005b      	lsls	r3, r3, #1
 800fcd2:	eb00 10d1 	add.w	r0, r0, r1, lsr #7
 800fcd6:	ea4f 1cd1 	mov.w	ip, r1, lsr #7
 800fcda:	7cc0      	ldrb	r0, [r0, #19]
  if ( usbd_app_driver_get_cb )
 800fcdc:	b136      	cbz	r6, 800fcec <tud_task_ext+0x2b4>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fcde:	4e17      	ldr	r6, [pc, #92]	; (800fd3c <tud_task_ext+0x304>)
 800fce0:	7836      	ldrb	r6, [r6, #0]
 800fce2:	42b0      	cmp	r0, r6
 800fce4:	f0c0 8174 	bcc.w	800ffd0 <tud_task_ext+0x598>
    drvid -= _app_driver_count;
 800fce8:	1b80      	subs	r0, r0, r6
 800fcea:	b2c0      	uxtb	r0, r0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fcec:	2801      	cmp	r0, #1
 800fcee:	f240 8092 	bls.w	800fe16 <tud_task_ext+0x3de>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800fcf2:	2a00      	cmp	r2, #0
 800fcf4:	f47f af3c 	bne.w	800fb70 <tud_task_ext+0x138>
  return NULL;
 800fcf8:	4616      	mov	r6, r2
        switch ( p_request->bRequest )
 800fcfa:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800fcfe:	f002 00fd 	and.w	r0, r2, #253	; 0xfd
 800fd02:	2801      	cmp	r0, #1
 800fd04:	f000 817a 	beq.w	800fffc <tud_task_ext+0x5c4>
 800fd08:	2a00      	cmp	r2, #0
 800fd0a:	f47f af2a 	bne.w	800fb62 <tud_task_ext+0x12a>
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800fd0e:	4423      	add	r3, r4
            tud_control_xfer(rhport, p_request, &status, 2);
 800fd10:	4640      	mov	r0, r8
 800fd12:	f10d 021a 	add.w	r2, sp, #26
 800fd16:	a908      	add	r1, sp, #32
  return _usbd_dev.ep_status[epnum][dir].stalled;
 800fd18:	449c      	add	ip, r3
 800fd1a:	f89c 3025 	ldrb.w	r3, [ip, #37]	; 0x25
 800fd1e:	f3c3 0340 	ubfx	r3, r3, #1, #1
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 800fd22:	f8ad 301a 	strh.w	r3, [sp, #26]
            tud_control_xfer(rhport, p_request, &status, 2);
 800fd26:	2302      	movs	r3, #2
 800fd28:	f000 fcf2 	bl	8010710 <tud_control_xfer>
          break;
 800fd2c:	e692      	b.n	800fa54 <tud_task_ext+0x1c>
 800fd2e:	bf00      	nop
 800fd30:	2400cffc 	.word	0x2400cffc
 800fd34:	2400cfc4 	.word	0x2400cfc4
 800fd38:	00000000 	.word	0x00000000
 800fd3c:	2400cfc0 	.word	0x2400cfc0
 800fd40:	080043fd 	.word	0x080043fd
 800fd44:	080043f9 	.word	0x080043f9
 800fd48:	080043f5 	.word	0x080043f5
 800fd4c:	00000000 	.word	0x00000000
 800fd50:	24000350 	.word	0x24000350
 800fd54:	0801d09c 	.word	0x0801d09c
 800fd58:	2400cfbc 	.word	0x2400cfbc
 800fd5c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800fd60:	2b0f      	cmp	r3, #15
 800fd62:	f63f af05 	bhi.w	800fb70 <tud_task_ext+0x138>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fd66:	4423      	add	r3, r4
  if ( usbd_app_driver_get_cb )
 800fd68:	4abb      	ldr	r2, [pc, #748]	; (8010058 <tud_task_ext+0x620>)
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fd6a:	78db      	ldrb	r3, [r3, #3]
  if ( usbd_app_driver_get_cb )
 800fd6c:	b132      	cbz	r2, 800fd7c <tud_task_ext+0x344>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fd6e:	4abb      	ldr	r2, [pc, #748]	; (801005c <tud_task_ext+0x624>)
 800fd70:	7812      	ldrb	r2, [r2, #0]
 800fd72:	4293      	cmp	r3, r2
 800fd74:	f0c0 8139 	bcc.w	800ffea <tud_task_ext+0x5b2>
    drvid -= _app_driver_count;
 800fd78:	1a9b      	subs	r3, r3, r2
 800fd7a:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fd7c:	2b01      	cmp	r3, #1
 800fd7e:	f63f aef7 	bhi.w	800fb70 <tud_task_ext+0x138>
 800fd82:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fd86:	eb0a 04c3 	add.w	r4, sl, r3, lsl #3
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800fd8a:	68e0      	ldr	r0, [r4, #12]
 800fd8c:	f000 fd28 	bl	80107e0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800fd90:	68e3      	ldr	r3, [r4, #12]
 800fd92:	aa08      	add	r2, sp, #32
 800fd94:	2101      	movs	r1, #1
 800fd96:	4640      	mov	r0, r8
 800fd98:	4798      	blx	r3
      if ( !invoke_class_control(rhport, driver, p_request) )
 800fd9a:	2800      	cmp	r0, #0
 800fd9c:	f47f ae5a 	bne.w	800fa54 <tud_task_ext+0x1c>
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800fda0:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800fda4:	f013 0460 	ands.w	r4, r3, #96	; 0x60
 800fda8:	f47f aee2 	bne.w	800fb70 <tud_task_ext+0x138>
        switch(p_request->bRequest)
 800fdac:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800fdb0:	3b0a      	subs	r3, #10
 800fdb2:	2b01      	cmp	r3, #1
 800fdb4:	f63f aedc 	bhi.w	800fb70 <tud_task_ext+0x138>
            usbd_control_set_complete_callback(NULL);
 800fdb8:	f000 fd12 	bl	80107e0 <usbd_control_set_complete_callback>
            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 800fdbc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800fdc0:	2b0a      	cmp	r3, #10
 800fdc2:	f000 8173 	beq.w	80100ac <tud_task_ext+0x674>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 800fdc6:	a908      	add	r1, sp, #32
 800fdc8:	4640      	mov	r0, r8
 800fdca:	f000 fc87 	bl	80106dc <tud_control_status>
 800fdce:	e641      	b.n	800fa54 <tud_task_ext+0x1c>
 800fdd0:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800fdd4:	2b0f      	cmp	r3, #15
 800fdd6:	f63f aecb 	bhi.w	800fb70 <tud_task_ext+0x138>
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fdda:	4423      	add	r3, r4
  if ( usbd_app_driver_get_cb )
 800fddc:	4a9e      	ldr	r2, [pc, #632]	; (8010058 <tud_task_ext+0x620>)
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fdde:	78db      	ldrb	r3, [r3, #3]
  if ( usbd_app_driver_get_cb )
 800fde0:	b132      	cbz	r2, 800fdf0 <tud_task_ext+0x3b8>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fde2:	4a9e      	ldr	r2, [pc, #632]	; (801005c <tud_task_ext+0x624>)
 800fde4:	7812      	ldrb	r2, [r2, #0]
 800fde6:	4293      	cmp	r3, r2
 800fde8:	f0c0 8140 	bcc.w	801006c <tud_task_ext+0x634>
    drvid -= _app_driver_count;
 800fdec:	1a9b      	subs	r3, r3, r2
 800fdee:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fdf0:	2b01      	cmp	r3, #1
 800fdf2:	f63f aebd 	bhi.w	800fb70 <tud_task_ext+0x138>
 800fdf6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fdfa:	eb0a 04c3 	add.w	r4, sl, r3, lsl #3
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800fdfe:	68e0      	ldr	r0, [r4, #12]
 800fe00:	f000 fcee 	bl	80107e0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800fe04:	68e3      	ldr	r3, [r4, #12]
 800fe06:	4640      	mov	r0, r8
 800fe08:	aa08      	add	r2, sp, #32
 800fe0a:	2101      	movs	r1, #1
 800fe0c:	4798      	blx	r3
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fe0e:	2800      	cmp	r0, #0
 800fe10:	f47f ae20 	bne.w	800fa54 <tud_task_ext+0x1c>
 800fe14:	e6ac      	b.n	800fb70 <tud_task_ext+0x138>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fe16:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800fe1a:	eb0a 06c0 	add.w	r6, sl, r0, lsl #3
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800fe1e:	2a00      	cmp	r2, #0
 800fe20:	f43f af6b 	beq.w	800fcfa <tud_task_ext+0x2c2>
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800fe24:	68f0      	ldr	r0, [r6, #12]
 800fe26:	f000 fcdb 	bl	80107e0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800fe2a:	68f3      	ldr	r3, [r6, #12]
 800fe2c:	4640      	mov	r0, r8
 800fe2e:	aa08      	add	r2, sp, #32
 800fe30:	2101      	movs	r1, #1
 800fe32:	4798      	blx	r3
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fe34:	2800      	cmp	r0, #0
 800fe36:	f47f ae0d 	bne.w	800fa54 <tud_task_ext+0x1c>
 800fe3a:	e699      	b.n	800fb70 <tud_task_ext+0x138>
          tud_control_xfer(rhport, p_request, &status, 2);
 800fe3c:	2302      	movs	r3, #2
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800fe3e:	7821      	ldrb	r1, [r4, #0]
          tud_control_xfer(rhport, p_request, &status, 2);
 800fe40:	4640      	mov	r0, r8
 800fe42:	f10d 021a 	add.w	r2, sp, #26
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800fe46:	fa21 f403 	lsr.w	r4, r1, r3
 800fe4a:	f3c1 1140 	ubfx	r1, r1, #5, #1
 800fe4e:	401c      	ands	r4, r3
 800fe50:	4321      	orrs	r1, r4
 800fe52:	f8ad 101a 	strh.w	r1, [sp, #26]
          tud_control_xfer(rhport, p_request, &status, 2);
 800fe56:	a908      	add	r1, sp, #32
 800fe58:	f000 fc5a 	bl	8010710 <tud_control_xfer>
        break;
 800fe5c:	e5fa      	b.n	800fa54 <tud_task_ext+0x1c>
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800fe5e:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
          if (_usbd_dev.cfg_num != cfg_num)
 800fe62:	7863      	ldrb	r3, [r4, #1]
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800fe64:	9201      	str	r2, [sp, #4]
          if (_usbd_dev.cfg_num != cfg_num)
 800fe66:	429a      	cmp	r2, r3
 800fe68:	d007      	beq.n	800fe7a <tud_task_ext+0x442>
            if ( _usbd_dev.cfg_num )
 800fe6a:	7863      	ldrb	r3, [r4, #1]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	f040 816d 	bne.w	801014c <tud_task_ext+0x714>
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 800fe72:	9b01      	ldr	r3, [sp, #4]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	f040 8123 	bne.w	80100c0 <tud_task_ext+0x688>
          _usbd_dev.cfg_num = cfg_num;
 800fe7a:	9b01      	ldr	r3, [sp, #4]
          tud_control_status(rhport, p_request);
 800fe7c:	4640      	mov	r0, r8
 800fe7e:	a908      	add	r1, sp, #32
          _usbd_dev.cfg_num = cfg_num;
 800fe80:	7063      	strb	r3, [r4, #1]
          tud_control_status(rhport, p_request);
 800fe82:	f000 fc2b 	bl	80106dc <tud_control_status>
        break;
 800fe86:	e5e5      	b.n	800fa54 <tud_task_ext+0x1c>
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800fe88:	7863      	ldrb	r3, [r4, #1]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800fe8a:	4640      	mov	r0, r8
 800fe8c:	f10d 021a 	add.w	r2, sp, #26
 800fe90:	a908      	add	r1, sp, #32
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800fe92:	f88d 301a 	strb.w	r3, [sp, #26]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800fe96:	2301      	movs	r3, #1
 800fe98:	f000 fc3a 	bl	8010710 <tud_control_xfer>
        break;
 800fe9c:	e5da      	b.n	800fa54 <tud_task_ext+0x1c>
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800fe9e:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800fea2:	0a03      	lsrs	r3, r0, #8
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800fea4:	b2c0      	uxtb	r0, r0
  switch(desc_type)
 800fea6:	1e5a      	subs	r2, r3, #1
 800fea8:	2a0e      	cmp	r2, #14
 800feaa:	f63f ae61 	bhi.w	800fb70 <tud_task_ext+0x138>
 800feae:	a101      	add	r1, pc, #4	; (adr r1, 800feb4 <tud_task_ext+0x47c>)
 800feb0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800feb4:	0800ff6f 	.word	0x0800ff6f
 800feb8:	0800ff43 	.word	0x0800ff43
 800febc:	0800ffad 	.word	0x0800ffad
 800fec0:	0800fb71 	.word	0x0800fb71
 800fec4:	0800fb71 	.word	0x0800fb71
 800fec8:	0800ff87 	.word	0x0800ff87
 800fecc:	0800ff43 	.word	0x0800ff43
 800fed0:	0800fb71 	.word	0x0800fb71
 800fed4:	0800fb71 	.word	0x0800fb71
 800fed8:	0800fb71 	.word	0x0800fb71
 800fedc:	0800fb71 	.word	0x0800fb71
 800fee0:	0800fb71 	.word	0x0800fb71
 800fee4:	0800fb71 	.word	0x0800fb71
 800fee8:	0800fb71 	.word	0x0800fb71
 800feec:	0800ffbd 	.word	0x0800ffbd
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800fef0:	a808      	add	r0, sp, #32
 800fef2:	f000 fc7b 	bl	80107ec <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800fef6:	4640      	mov	r0, r8
 800fef8:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
 800fefc:	f000 fd30 	bl	8010960 <dcd_set_address>
          _usbd_dev.addressed = 1;
 800ff00:	7823      	ldrb	r3, [r4, #0]
 800ff02:	f043 0302 	orr.w	r3, r3, #2
 800ff06:	7023      	strb	r3, [r4, #0]
        break;
 800ff08:	e5a4      	b.n	800fa54 <tud_task_ext+0x1c>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800ff0a:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 800ff0e:	2b01      	cmp	r3, #1
 800ff10:	f47f ae2e 	bne.w	800fb70 <tud_task_ext+0x138>
          _usbd_dev.remote_wakeup_en = true;
 800ff14:	7823      	ldrb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 800ff16:	4640      	mov	r0, r8
 800ff18:	a908      	add	r1, sp, #32
          _usbd_dev.remote_wakeup_en = true;
 800ff1a:	f043 0308 	orr.w	r3, r3, #8
 800ff1e:	7023      	strb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 800ff20:	f000 fbdc 	bl	80106dc <tud_control_status>
        break;
 800ff24:	e596      	b.n	800fa54 <tud_task_ext+0x1c>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800ff26:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 800ff2a:	2b01      	cmp	r3, #1
 800ff2c:	f47f ae20 	bne.w	800fb70 <tud_task_ext+0x138>
          _usbd_dev.remote_wakeup_en = false;
 800ff30:	7823      	ldrb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 800ff32:	4640      	mov	r0, r8
 800ff34:	a908      	add	r1, sp, #32
          _usbd_dev.remote_wakeup_en = false;
 800ff36:	f36f 03c3 	bfc	r3, #3, #1
 800ff3a:	7023      	strb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 800ff3c:	f000 fbce 	bl	80106dc <tud_control_status>
        break;
 800ff40:	e588      	b.n	800fa54 <tud_task_ext+0x1c>
      if ( desc_type == TUSB_DESC_CONFIGURATION )
 800ff42:	2b02      	cmp	r3, #2
 800ff44:	f000 8121 	beq.w	801018a <tud_task_ext+0x752>
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 800ff48:	4b45      	ldr	r3, [pc, #276]	; (8010060 <tud_task_ext+0x628>)
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	f43f ae10 	beq.w	800fb70 <tud_task_ext+0x138>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800ff50:	f3af 8000 	nop.w
 800ff54:	4602      	mov	r2, r0
      TU_ASSERT(desc_config);
 800ff56:	2a00      	cmp	r2, #0
 800ff58:	f43f ae03 	beq.w	800fb62 <tud_task_ext+0x12a>
      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800ff5c:	4640      	mov	r0, r8
 800ff5e:	8853      	ldrh	r3, [r2, #2]
 800ff60:	a908      	add	r1, sp, #32
 800ff62:	f000 fbd5 	bl	8010710 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800ff66:	2800      	cmp	r0, #0
 800ff68:	f47f ad74 	bne.w	800fa54 <tud_task_ext+0x1c>
 800ff6c:	e600      	b.n	800fb70 <tud_task_ext+0x138>
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800ff6e:	f7f6 fdeb 	bl	8006b48 <tud_descriptor_device_cb>
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800ff72:	2312      	movs	r3, #18
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800ff74:	4602      	mov	r2, r0
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800ff76:	a908      	add	r1, sp, #32
 800ff78:	4640      	mov	r0, r8
 800ff7a:	f000 fbc9 	bl	8010710 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800ff7e:	2800      	cmp	r0, #0
 800ff80:	f47f ad68 	bne.w	800fa54 <tud_task_ext+0x1c>
 800ff84:	e5f4      	b.n	800fb70 <tud_task_ext+0x138>
      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 800ff86:	4b37      	ldr	r3, [pc, #220]	; (8010064 <tud_task_ext+0x62c>)
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	f43f adf1 	beq.w	800fb70 <tud_task_ext+0x138>
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800ff8e:	f3af 8000 	nop.w
      TU_VERIFY(desc_qualifier);
 800ff92:	4602      	mov	r2, r0
 800ff94:	2800      	cmp	r0, #0
 800ff96:	f43f adeb 	beq.w	800fb70 <tud_task_ext+0x138>
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800ff9a:	4640      	mov	r0, r8
 800ff9c:	7813      	ldrb	r3, [r2, #0]
 800ff9e:	a908      	add	r1, sp, #32
 800ffa0:	f000 fbb6 	bl	8010710 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800ffa4:	2800      	cmp	r0, #0
 800ffa6:	f47f ad55 	bne.w	800fa54 <tud_task_ext+0x1c>
 800ffaa:	e5e1      	b.n	800fb70 <tud_task_ext+0x138>
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800ffac:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800ffb0:	f7f6 fdd2 	bl	8006b58 <tud_descriptor_string_cb>
      TU_VERIFY(desc_str);
 800ffb4:	4602      	mov	r2, r0
 800ffb6:	2800      	cmp	r0, #0
 800ffb8:	d1ef      	bne.n	800ff9a <tud_task_ext+0x562>
 800ffba:	e5d9      	b.n	800fb70 <tud_task_ext+0x138>
      if (!tud_descriptor_bos_cb) return false;
 800ffbc:	4b2a      	ldr	r3, [pc, #168]	; (8010068 <tud_task_ext+0x630>)
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	f43f add6 	beq.w	800fb70 <tud_task_ext+0x138>
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800ffc4:	f3af 8000 	nop.w
      TU_ASSERT(desc_bos);
 800ffc8:	4602      	mov	r2, r0
 800ffca:	2800      	cmp	r0, #0
 800ffcc:	d1c6      	bne.n	800ff5c <tud_task_ext+0x524>
 800ffce:	e5c8      	b.n	800fb62 <tud_task_ext+0x12a>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800ffd0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800ffd4:	f8db 6000 	ldr.w	r6, [fp]
 800ffd8:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800ffdc:	2a00      	cmp	r2, #0
 800ffde:	f43f ae8c 	beq.w	800fcfa <tud_task_ext+0x2c2>
        TU_VERIFY(driver);
 800ffe2:	2e00      	cmp	r6, #0
 800ffe4:	f47f af1e 	bne.w	800fe24 <tud_task_ext+0x3ec>
 800ffe8:	e5c2      	b.n	800fb70 <tud_task_ext+0x138>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800ffea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ffee:	f8db 4000 	ldr.w	r4, [fp]
      TU_VERIFY(driver);
 800fff2:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 800fff6:	f43f adbb 	beq.w	800fb70 <tud_task_ext+0x138>
 800fffa:	e6c6      	b.n	800fd8a <tud_task_ext+0x352>
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 800fffc:	f8bd 7022 	ldrh.w	r7, [sp, #34]	; 0x22
 8010000:	b947      	cbnz	r7, 8010014 <tud_task_ext+0x5dc>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 8010002:	2a01      	cmp	r2, #1
 8010004:	d03b      	beq.n	801007e <tud_task_ext+0x646>
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 8010006:	18e7      	adds	r7, r4, r3
 8010008:	4467      	add	r7, ip
 801000a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801000e:	3720      	adds	r7, #32
 8010010:	079b      	lsls	r3, r3, #30
 8010012:	d513      	bpl.n	801003c <tud_task_ext+0x604>
            if (driver)
 8010014:	2e00      	cmp	r6, #0
 8010016:	f43f ad1d 	beq.w	800fa54 <tud_task_ext+0x1c>
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 801001a:	68f0      	ldr	r0, [r6, #12]
 801001c:	f000 fbe0 	bl	80107e0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8010020:	68f3      	ldr	r3, [r6, #12]
 8010022:	aa08      	add	r2, sp, #32
 8010024:	2101      	movs	r1, #1
 8010026:	4640      	mov	r0, r8
 8010028:	4798      	blx	r3
              usbd_control_set_complete_callback(NULL);
 801002a:	2000      	movs	r0, #0
 801002c:	f000 fbd8 	bl	80107e0 <usbd_control_set_complete_callback>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 8010030:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8010034:	07d8      	lsls	r0, r3, #31
 8010036:	f53f ad0d 	bmi.w	800fa54 <tud_task_ext+0x1c>
 801003a:	e6c4      	b.n	800fdc6 <tud_task_ext+0x38e>
    dcd_edpt_stall(rhport, ep_addr);
 801003c:	f899 0000 	ldrb.w	r0, [r9]
 8010040:	f001 f840 	bl	80110c4 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8010044:	797b      	ldrb	r3, [r7, #5]
 8010046:	f043 0302 	orr.w	r3, r3, #2
 801004a:	717b      	strb	r3, [r7, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 1;
 801004c:	797b      	ldrb	r3, [r7, #5]
 801004e:	f043 0301 	orr.w	r3, r3, #1
 8010052:	717b      	strb	r3, [r7, #5]
 8010054:	e7de      	b.n	8010014 <tud_task_ext+0x5dc>
 8010056:	bf00      	nop
 8010058:	00000000 	.word	0x00000000
 801005c:	2400cfc0 	.word	0x2400cfc0
	...
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801006c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010070:	f8db 4000 	ldr.w	r4, [fp]
        TU_VERIFY(driver);
 8010074:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 8010078:	f43f ad7a 	beq.w	800fb70 <tud_task_ext+0x138>
 801007c:	e6bf      	b.n	800fdfe <tud_task_ext+0x3c6>
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 801007e:	4423      	add	r3, r4
 8010080:	449c      	add	ip, r3
 8010082:	f89c 3025 	ldrb.w	r3, [ip, #37]	; 0x25
 8010086:	f10c 0220 	add.w	r2, ip, #32
 801008a:	0798      	lsls	r0, r3, #30
 801008c:	d5c2      	bpl.n	8010014 <tud_task_ext+0x5dc>
    dcd_edpt_clear_stall(rhport, ep_addr);
 801008e:	f899 0000 	ldrb.w	r0, [r9]
 8010092:	9200      	str	r2, [sp, #0]
 8010094:	f001 f886 	bl	80111a4 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010098:	9a00      	ldr	r2, [sp, #0]
 801009a:	7953      	ldrb	r3, [r2, #5]
 801009c:	f367 0341 	bfi	r3, r7, #1, #1
 80100a0:	7153      	strb	r3, [r2, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 80100a2:	7953      	ldrb	r3, [r2, #5]
 80100a4:	f367 0300 	bfi	r3, r7, #0, #1
 80100a8:	7153      	strb	r3, [r2, #5]
 80100aa:	e7b3      	b.n	8010014 <tud_task_ext+0x5dc>
              tud_control_xfer(rhport, p_request, &alternate, 1);
 80100ac:	a908      	add	r1, sp, #32
 80100ae:	4640      	mov	r0, r8
 80100b0:	2301      	movs	r3, #1
 80100b2:	f10d 021a 	add.w	r2, sp, #26
              uint8_t alternate = 0;
 80100b6:	f88d 401a 	strb.w	r4, [sp, #26]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 80100ba:	f000 fb29 	bl	8010710 <tud_control_xfer>
 80100be:	e4c9      	b.n	800fa54 <tud_task_ext+0x1c>
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 80100c0:	1e58      	subs	r0, r3, #1
 80100c2:	b2c0      	uxtb	r0, r0
 80100c4:	f7f6 fd44 	bl	8006b50 <tud_descriptor_configuration_cb>
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80100c8:	2800      	cmp	r0, #0
 80100ca:	d036      	beq.n	801013a <tud_task_ext+0x702>
 80100cc:	7843      	ldrb	r3, [r0, #1]
 80100ce:	2b02      	cmp	r3, #2
 80100d0:	d133      	bne.n	801013a <tud_task_ext+0x702>
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80100d2:	7823      	ldrb	r3, [r4, #0]
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 80100d4:	f100 0709 	add.w	r7, r0, #9
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80100d8:	79c2      	ldrb	r2, [r0, #7]
 80100da:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80100de:	f3c2 1340 	ubfx	r3, r2, #5, #1
 80100e2:	f3c2 1280 	ubfx	r2, r2, #6, #1
 80100e6:	011b      	lsls	r3, r3, #4
 80100e8:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80100ec:	430b      	orrs	r3, r1
 80100ee:	7023      	strb	r3, [r4, #0]
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 80100f0:	8843      	ldrh	r3, [r0, #2]
 80100f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80100f6:	18c3      	adds	r3, r0, r3
 80100f8:	9404      	str	r4, [sp, #16]
 80100fa:	9303      	str	r3, [sp, #12]
  while( p_desc < desc_end )
 80100fc:	9b03      	ldr	r3, [sp, #12]
 80100fe:	42bb      	cmp	r3, r7
 8010100:	d97c      	bls.n	80101fc <tud_task_ext+0x7c4>
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8010102:	787b      	ldrb	r3, [r7, #1]
 8010104:	2b0b      	cmp	r3, #11
 8010106:	d074      	beq.n	80101f2 <tud_task_ext+0x7ba>
    uint8_t assoc_itf_count = 1;
 8010108:	2301      	movs	r3, #1
 801010a:	9300      	str	r3, [sp, #0]
    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 801010c:	787b      	ldrb	r3, [r7, #1]
 801010e:	2b04      	cmp	r3, #4
 8010110:	d113      	bne.n	801013a <tud_task_ext+0x702>
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8010112:	9b03      	ldr	r3, [sp, #12]
 8010114:	494f      	ldr	r1, [pc, #316]	; (8010254 <tud_task_ext+0x81c>)
 8010116:	1bda      	subs	r2, r3, r7
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010118:	4b4f      	ldr	r3, [pc, #316]	; (8010258 <tud_task_ext+0x820>)
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 801011a:	b292      	uxth	r2, r2
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801011c:	781b      	ldrb	r3, [r3, #0]
 801011e:	2900      	cmp	r1, #0
 8010120:	d076      	beq.n	8010210 <tud_task_ext+0x7d8>
 8010122:	2600      	movs	r6, #0
 8010124:	4639      	mov	r1, r7
 8010126:	4617      	mov	r7, r2
 8010128:	46b0      	mov	r8, r6
    drvid -= _app_driver_count;
 801012a:	1af4      	subs	r4, r6, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801012c:	429e      	cmp	r6, r3
    drvid -= _app_driver_count;
 801012e:	b2e4      	uxtb	r4, r4
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010130:	d357      	bcc.n	80101e2 <tud_task_ext+0x7aa>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010132:	2c01      	cmp	r4, #1
 8010134:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8010138:	d911      	bls.n	801015e <tud_task_ext+0x726>
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 801013a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801013e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010142:	07dc      	lsls	r4, r3, #31
 8010144:	f57f ad0d 	bpl.w	800fb62 <tud_task_ext+0x12a>
 8010148:	be00      	bkpt	0x0000
 801014a:	e50a      	b.n	800fb62 <tud_task_ext+0x12a>
              dcd_edpt_close_all(rhport);
 801014c:	4640      	mov	r0, r8
 801014e:	f000 fd45 	bl	8010bdc <dcd_edpt_close_all>
              uint8_t const speed = _usbd_dev.speed;
 8010152:	78a6      	ldrb	r6, [r4, #2]
              configuration_reset(rhport);
 8010154:	4640      	mov	r0, r8
 8010156:	f7ff fb85 	bl	800f864 <configuration_reset>
              _usbd_dev.speed = speed; // restore speed
 801015a:	70a6      	strb	r6, [r4, #2]
 801015c:	e689      	b.n	800fe72 <tud_task_ext+0x43a>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801015e:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8010162:	68a3      	ldr	r3, [r4, #8]
 8010164:	463a      	mov	r2, r7
 8010166:	9802      	ldr	r0, [sp, #8]
 8010168:	9105      	str	r1, [sp, #20]
 801016a:	4798      	blx	r3
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 801016c:	2808      	cmp	r0, #8
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801016e:	f106 0301 	add.w	r3, r6, #1
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010172:	9905      	ldr	r1, [sp, #20]
 8010174:	d901      	bls.n	801017a <tud_task_ext+0x742>
 8010176:	4287      	cmp	r7, r0
 8010178:	d20b      	bcs.n	8010192 <tud_task_ext+0x75a>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801017a:	b2de      	uxtb	r6, r3
 801017c:	4b36      	ldr	r3, [pc, #216]	; (8010258 <tud_task_ext+0x820>)
 801017e:	781b      	ldrb	r3, [r3, #0]
 8010180:	46b0      	mov	r8, r6
 8010182:	1c5a      	adds	r2, r3, #1
 8010184:	42b2      	cmp	r2, r6
 8010186:	dad0      	bge.n	801012a <tud_task_ext+0x6f2>
 8010188:	e7d7      	b.n	801013a <tud_task_ext+0x702>
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 801018a:	f7f6 fce1 	bl	8006b50 <tud_descriptor_configuration_cb>
 801018e:	4602      	mov	r2, r0
 8010190:	e6e1      	b.n	800ff56 <tud_task_ext+0x51e>
 8010192:	460f      	mov	r7, r1
        if ( assoc_itf_count == 1)
 8010194:	9b00      	ldr	r3, [sp, #0]
 8010196:	2b01      	cmp	r3, #1
 8010198:	d106      	bne.n	80101a8 <tud_task_ext+0x770>
          if ( driver->open == cdcd_open ) assoc_itf_count = 2;
 801019a:	9900      	ldr	r1, [sp, #0]
 801019c:	68a2      	ldr	r2, [r4, #8]
 801019e:	4b2f      	ldr	r3, [pc, #188]	; (801025c <tud_task_ext+0x824>)
 80101a0:	429a      	cmp	r2, r3
 80101a2:	bf08      	it	eq
 80101a4:	2102      	moveq	r1, #2
 80101a6:	9100      	str	r1, [sp, #0]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80101a8:	2200      	movs	r2, #0
 80101aa:	e008      	b.n	80101be <tud_task_ext+0x786>
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 80101ac:	78b9      	ldrb	r1, [r7, #2]
 80101ae:	440b      	add	r3, r1
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80101b0:	9904      	ldr	r1, [sp, #16]
 80101b2:	fa51 f383 	uxtab	r3, r1, r3
 80101b6:	78d9      	ldrb	r1, [r3, #3]
 80101b8:	29ff      	cmp	r1, #255	; 0xff
 80101ba:	d1be      	bne.n	801013a <tud_task_ext+0x702>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 80101bc:	70de      	strb	r6, [r3, #3]
 80101be:	b2d3      	uxtb	r3, r2
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80101c0:	9900      	ldr	r1, [sp, #0]
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80101c2:	3201      	adds	r2, #1
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80101c4:	4299      	cmp	r1, r3
 80101c6:	d8f1      	bhi.n	80101ac <tud_task_ext+0x774>
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80101c8:	4633      	mov	r3, r6
 80101ca:	4639      	mov	r1, r7
 80101cc:	4602      	mov	r2, r0
        p_desc += drv_len;
 80101ce:	4407      	add	r7, r0
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80101d0:	4823      	ldr	r0, [pc, #140]	; (8010260 <tud_task_ext+0x828>)
 80101d2:	f001 fc1f 	bl	8011a14 <tu_edpt_bind_driver>
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 80101d6:	4b20      	ldr	r3, [pc, #128]	; (8010258 <tud_task_ext+0x820>)
 80101d8:	781b      	ldrb	r3, [r3, #0]
 80101da:	3301      	adds	r3, #1
 80101dc:	4543      	cmp	r3, r8
 80101de:	da8d      	bge.n	80100fc <tud_task_ext+0x6c4>
 80101e0:	e7ab      	b.n	801013a <tud_task_ext+0x702>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80101e2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80101e6:	f8db 4000 	ldr.w	r4, [fp]
      TU_ASSERT(driver);
 80101ea:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 80101ee:	d1b8      	bne.n	8010162 <tud_task_ext+0x72a>
 80101f0:	e7a3      	b.n	801013a <tud_task_ext+0x702>
      assoc_itf_count = desc_iad->bInterfaceCount;
 80101f2:	78fa      	ldrb	r2, [r7, #3]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80101f4:	783b      	ldrb	r3, [r7, #0]
 80101f6:	9200      	str	r2, [sp, #0]
 80101f8:	441f      	add	r7, r3
 80101fa:	e787      	b.n	801010c <tud_task_ext+0x6d4>
  if (tud_mount_cb) tud_mount_cb();
 80101fc:	4b19      	ldr	r3, [pc, #100]	; (8010264 <tud_task_ext+0x82c>)
 80101fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010202:	9c04      	ldr	r4, [sp, #16]
 8010204:	2b00      	cmp	r3, #0
 8010206:	f43f ae38 	beq.w	800fe7a <tud_task_ext+0x442>
 801020a:	f7f4 f8f1 	bl	80043f0 <tud_mount_cb>
 801020e:	e634      	b.n	800fe7a <tud_task_ext+0x442>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010210:	4688      	mov	r8, r1
 8010212:	4c15      	ldr	r4, [pc, #84]	; (8010268 <tud_task_ext+0x830>)
 8010214:	4639      	mov	r1, r7
 8010216:	4616      	mov	r6, r2
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010218:	f1b8 0f02 	cmp.w	r8, #2
 801021c:	fa5f f788 	uxtb.w	r7, r8
 8010220:	d08b      	beq.n	801013a <tud_task_ext+0x702>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8010222:	68a3      	ldr	r3, [r4, #8]
 8010224:	4632      	mov	r2, r6
 8010226:	9802      	ldr	r0, [sp, #8]
 8010228:	9105      	str	r1, [sp, #20]
 801022a:	4798      	blx	r3
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 801022c:	4286      	cmp	r6, r0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801022e:	4623      	mov	r3, r4
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010230:	9905      	ldr	r1, [sp, #20]
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010232:	f104 0418 	add.w	r4, r4, #24
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010236:	d301      	bcc.n	801023c <tud_task_ext+0x804>
 8010238:	2808      	cmp	r0, #8
 801023a:	d807      	bhi.n	801024c <tud_task_ext+0x814>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801023c:	4b06      	ldr	r3, [pc, #24]	; (8010258 <tud_task_ext+0x820>)
 801023e:	f108 0801 	add.w	r8, r8, #1
 8010242:	781b      	ldrb	r3, [r3, #0]
 8010244:	3301      	adds	r3, #1
 8010246:	4598      	cmp	r8, r3
 8010248:	dde6      	ble.n	8010218 <tud_task_ext+0x7e0>
 801024a:	e776      	b.n	801013a <tud_task_ext+0x702>
 801024c:	463e      	mov	r6, r7
 801024e:	461c      	mov	r4, r3
 8010250:	460f      	mov	r7, r1
 8010252:	e79f      	b.n	8010194 <tud_task_ext+0x75c>
 8010254:	00000000 	.word	0x00000000
 8010258:	2400cfc0 	.word	0x2400cfc0
 801025c:	0800ee25 	.word	0x0800ee25
 8010260:	2400cfd7 	.word	0x2400cfd7
 8010264:	080043f1 	.word	0x080043f1
 8010268:	0801d09c 	.word	0x0801d09c

0801026c <dcd_event_handler>:
{
 801026c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  switch (event->event_id)
 8010270:	7843      	ldrb	r3, [r0, #1]
{
 8010272:	b085      	sub	sp, #20
 8010274:	4605      	mov	r5, r0
 8010276:	460e      	mov	r6, r1
  switch (event->event_id)
 8010278:	3b02      	subs	r3, #2
 801027a:	2b03      	cmp	r3, #3
 801027c:	f200 80c3 	bhi.w	8010406 <dcd_event_handler+0x19a>
 8010280:	e8df f003 	tbb	[pc, r3]
 8010284:	021f4733 	.word	0x021f4733
      if ( _usbd_dev.connected )
 8010288:	4b62      	ldr	r3, [pc, #392]	; (8010414 <dcd_event_handler+0x1a8>)
 801028a:	781a      	ldrb	r2, [r3, #0]
 801028c:	07d1      	lsls	r1, r2, #31
 801028e:	d515      	bpl.n	80102bc <dcd_event_handler+0x50>
        _usbd_dev.suspended = 0;
 8010290:	781a      	ldrb	r2, [r3, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 8010292:	4961      	ldr	r1, [pc, #388]	; (8010418 <dcd_event_handler+0x1ac>)
        _usbd_dev.suspended = 0;
 8010294:	f36f 0282 	bfc	r2, #2, #1
        osal_queue_send(_usbd_q, event, in_isr);
 8010298:	680f      	ldr	r7, [r1, #0]
        _usbd_dev.suspended = 0;
 801029a:	701a      	strb	r2, [r3, #0]
  return success;
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const * data, bool in_isr)
{
  if (!in_isr) {
 801029c:	b9ee      	cbnz	r6, 80102da <dcd_event_handler+0x6e>
  qhdl->interrupt_set(false);
 801029e:	463c      	mov	r4, r7
 80102a0:	4630      	mov	r0, r6
 80102a2:	f854 3b04 	ldr.w	r3, [r4], #4
 80102a6:	4798      	blx	r3
    _osal_q_lock(qhdl);
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 80102a8:	4629      	mov	r1, r5
 80102aa:	4620      	mov	r0, r4
 80102ac:	f7ff f8fc 	bl	800f4a8 <tu_fifo_write>
 80102b0:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	2001      	movs	r0, #1
 80102b6:	4798      	blx	r3

  if (!in_isr) {
    _osal_q_unlock(qhdl);
  }

  TU_ASSERT(success);
 80102b8:	2c00      	cmp	r4, #0
 80102ba:	d075      	beq.n	80103a8 <dcd_event_handler+0x13c>
}
 80102bc:	b005      	add	sp, #20
 80102be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if ( _usbd_dev.connected )
 80102c2:	4b54      	ldr	r3, [pc, #336]	; (8010414 <dcd_event_handler+0x1a8>)
 80102c4:	781a      	ldrb	r2, [r3, #0]
 80102c6:	07d0      	lsls	r0, r2, #31
 80102c8:	d5f8      	bpl.n	80102bc <dcd_event_handler+0x50>
        _usbd_dev.suspended = 1;
 80102ca:	781a      	ldrb	r2, [r3, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 80102cc:	4952      	ldr	r1, [pc, #328]	; (8010418 <dcd_event_handler+0x1ac>)
        _usbd_dev.suspended = 1;
 80102ce:	f042 0204 	orr.w	r2, r2, #4
        osal_queue_send(_usbd_q, event, in_isr);
 80102d2:	680f      	ldr	r7, [r1, #0]
        _usbd_dev.suspended = 1;
 80102d4:	701a      	strb	r2, [r3, #0]
  if (!in_isr) {
 80102d6:	2e00      	cmp	r6, #0
 80102d8:	d0e1      	beq.n	801029e <dcd_event_handler+0x32>
  bool success = tu_fifo_write(&qhdl->ff, data);
 80102da:	4629      	mov	r1, r5
 80102dc:	1d38      	adds	r0, r7, #4
 80102de:	f7ff f8e3 	bl	800f4a8 <tu_fifo_write>
 80102e2:	4604      	mov	r4, r0
  TU_ASSERT(success);
 80102e4:	2c00      	cmp	r4, #0
 80102e6:	d1e9      	bne.n	80102bc <dcd_event_handler+0x50>
 80102e8:	e05e      	b.n	80103a8 <dcd_event_handler+0x13c>
      _usbd_dev.connected  = 0;
 80102ea:	4b4a      	ldr	r3, [pc, #296]	; (8010414 <dcd_event_handler+0x1a8>)
      _usbd_dev.cfg_num    = 0;
 80102ec:	2100      	movs	r1, #0
      _usbd_dev.connected  = 0;
 80102ee:	781a      	ldrb	r2, [r3, #0]
 80102f0:	f36f 0200 	bfc	r2, #0, #1
 80102f4:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed  = 0;
 80102f6:	781a      	ldrb	r2, [r3, #0]
 80102f8:	f36f 0241 	bfc	r2, #1, #1
 80102fc:	701a      	strb	r2, [r3, #0]
      _usbd_dev.cfg_num    = 0;
 80102fe:	7059      	strb	r1, [r3, #1]
      _usbd_dev.suspended  = 0;
 8010300:	781a      	ldrb	r2, [r3, #0]
 8010302:	f361 0282 	bfi	r2, r1, #2, #1
      osal_queue_send(_usbd_q, event, in_isr);
 8010306:	4944      	ldr	r1, [pc, #272]	; (8010418 <dcd_event_handler+0x1ac>)
      _usbd_dev.suspended  = 0;
 8010308:	701a      	strb	r2, [r3, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 801030a:	680f      	ldr	r7, [r1, #0]
  if (!in_isr) {
 801030c:	2e00      	cmp	r6, #0
 801030e:	d1e4      	bne.n	80102da <dcd_event_handler+0x6e>
 8010310:	e7c5      	b.n	801029e <dcd_event_handler+0x32>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010312:	4f42      	ldr	r7, [pc, #264]	; (801041c <dcd_event_handler+0x1b0>)
 8010314:	4c42      	ldr	r4, [pc, #264]	; (8010420 <dcd_event_handler+0x1b4>)
 8010316:	783a      	ldrb	r2, [r7, #0]
 8010318:	2c00      	cmp	r4, #0
 801031a:	d04d      	beq.n	80103b8 <dcd_event_handler+0x14c>
 801031c:	2400      	movs	r4, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801031e:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8010424 <dcd_event_handler+0x1b8>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010322:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8010428 <dcd_event_handler+0x1bc>
 8010326:	e004      	b.n	8010332 <dcd_event_handler+0xc6>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010328:	3401      	adds	r4, #1
 801032a:	1c53      	adds	r3, r2, #1
 801032c:	b2e4      	uxtb	r4, r4
 801032e:	42a3      	cmp	r3, r4
 8010330:	db15      	blt.n	801035e <dcd_event_handler+0xf2>
    drvid -= _app_driver_count;
 8010332:	1aa3      	subs	r3, r4, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010334:	4294      	cmp	r4, r2
    drvid -= _app_driver_count;
 8010336:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010338:	d354      	bcc.n	80103e4 <dcd_event_handler+0x178>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801033a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 801033e:	2b01      	cmp	r3, #1
 8010340:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
 8010344:	d8f0      	bhi.n	8010328 <dcd_event_handler+0xbc>
        if (driver && driver->sof)
 8010346:	694b      	ldr	r3, [r1, #20]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d0ed      	beq.n	8010328 <dcd_event_handler+0xbc>
          driver->sof(event->rhport, event->sof.frame_count);
 801034c:	6869      	ldr	r1, [r5, #4]
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 801034e:	3401      	adds	r4, #1
          driver->sof(event->rhport, event->sof.frame_count);
 8010350:	7828      	ldrb	r0, [r5, #0]
 8010352:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010354:	783a      	ldrb	r2, [r7, #0]
 8010356:	b2e4      	uxtb	r4, r4
 8010358:	1c53      	adds	r3, r2, #1
 801035a:	42a3      	cmp	r3, r4
 801035c:	dae9      	bge.n	8010332 <dcd_event_handler+0xc6>
      if ( _usbd_dev.suspended )
 801035e:	4b2d      	ldr	r3, [pc, #180]	; (8010414 <dcd_event_handler+0x1a8>)
 8010360:	781a      	ldrb	r2, [r3, #0]
 8010362:	0752      	lsls	r2, r2, #29
 8010364:	d5aa      	bpl.n	80102bc <dcd_event_handler+0x50>
        _usbd_dev.suspended = 0;
 8010366:	781a      	ldrb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010368:	2100      	movs	r1, #0
        _usbd_dev.suspended = 0;
 801036a:	f36f 0282 	bfc	r2, #2, #1
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 801036e:	9103      	str	r1, [sp, #12]
 8010370:	e9cd 1101 	strd	r1, r1, [sp, #4]
        _usbd_dev.suspended = 0;
 8010374:	701a      	strb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010376:	2105      	movs	r1, #5
 8010378:	782b      	ldrb	r3, [r5, #0]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 801037a:	4a27      	ldr	r2, [pc, #156]	; (8010418 <dcd_event_handler+0x1ac>)
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 801037c:	f88d 1005 	strb.w	r1, [sp, #5]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 8010380:	6815      	ldr	r5, [r2, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010382:	f88d 3004 	strb.w	r3, [sp, #4]
 8010386:	2e00      	cmp	r6, #0
 8010388:	d134      	bne.n	80103f4 <dcd_event_handler+0x188>
  qhdl->interrupt_set(false);
 801038a:	462c      	mov	r4, r5
 801038c:	4630      	mov	r0, r6
 801038e:	f854 3b04 	ldr.w	r3, [r4], #4
 8010392:	4798      	blx	r3
  bool success = tu_fifo_write(&qhdl->ff, data);
 8010394:	a901      	add	r1, sp, #4
 8010396:	4620      	mov	r0, r4
 8010398:	f7ff f886 	bl	800f4a8 <tu_fifo_write>
 801039c:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 801039e:	682b      	ldr	r3, [r5, #0]
 80103a0:	2001      	movs	r0, #1
 80103a2:	4798      	blx	r3
  TU_ASSERT(success);
 80103a4:	2c00      	cmp	r4, #0
 80103a6:	d189      	bne.n	80102bc <dcd_event_handler+0x50>
 80103a8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80103ac:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80103b0:	07db      	lsls	r3, r3, #31
 80103b2:	d583      	bpl.n	80102bc <dcd_event_handler+0x50>
 80103b4:	be00      	bkpt	0x0000
}
 80103b6:	e781      	b.n	80102bc <dcd_event_handler+0x50>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80103b8:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8010424 <dcd_event_handler+0x1b8>
 80103bc:	e004      	b.n	80103c8 <dcd_event_handler+0x15c>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80103be:	3401      	adds	r4, #1
 80103c0:	1c53      	adds	r3, r2, #1
 80103c2:	b2e4      	uxtb	r4, r4
 80103c4:	42a3      	cmp	r3, r4
 80103c6:	dbca      	blt.n	801035e <dcd_event_handler+0xf2>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80103c8:	2c01      	cmp	r4, #1
 80103ca:	d8f8      	bhi.n	80103be <dcd_event_handler+0x152>
 80103cc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
        if (driver && driver->sof)
 80103d0:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 80103d4:	695b      	ldr	r3, [r3, #20]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d0f1      	beq.n	80103be <dcd_event_handler+0x152>
          driver->sof(event->rhport, event->sof.frame_count);
 80103da:	6869      	ldr	r1, [r5, #4]
 80103dc:	7828      	ldrb	r0, [r5, #0]
 80103de:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80103e0:	783a      	ldrb	r2, [r7, #0]
 80103e2:	e7ec      	b.n	80103be <dcd_event_handler+0x152>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80103e4:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80103e8:	f8d9 3000 	ldr.w	r3, [r9]
        if (driver && driver->sof)
 80103ec:	eb13 01c1 	adds.w	r1, r3, r1, lsl #3
 80103f0:	d09a      	beq.n	8010328 <dcd_event_handler+0xbc>
 80103f2:	e7a8      	b.n	8010346 <dcd_event_handler+0xda>
  bool success = tu_fifo_write(&qhdl->ff, data);
 80103f4:	a901      	add	r1, sp, #4
 80103f6:	1d28      	adds	r0, r5, #4
 80103f8:	f7ff f856 	bl	800f4a8 <tu_fifo_write>
 80103fc:	4604      	mov	r4, r0
  TU_ASSERT(success);
 80103fe:	2c00      	cmp	r4, #0
 8010400:	f47f af5c 	bne.w	80102bc <dcd_event_handler+0x50>
 8010404:	e7d0      	b.n	80103a8 <dcd_event_handler+0x13c>
      osal_queue_send(_usbd_q, event, in_isr);
 8010406:	4b04      	ldr	r3, [pc, #16]	; (8010418 <dcd_event_handler+0x1ac>)
 8010408:	681f      	ldr	r7, [r3, #0]
  if (!in_isr) {
 801040a:	2900      	cmp	r1, #0
 801040c:	f47f af65 	bne.w	80102da <dcd_event_handler+0x6e>
 8010410:	e745      	b.n	801029e <dcd_event_handler+0x32>
 8010412:	bf00      	nop
 8010414:	2400cfc4 	.word	0x2400cfc4
 8010418:	2400cffc 	.word	0x2400cffc
 801041c:	2400cfc0 	.word	0x2400cfc0
 8010420:	00000000 	.word	0x00000000
 8010424:	0801d09c 	.word	0x0801d09c
 8010428:	2400cfbc 	.word	0x2400cfbc

0801042c <usbd_open_edpt_pair>:
{
 801042c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010430:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  for(int i=0; i<ep_count; i++)
 8010432:	2a00      	cmp	r2, #0
 8010434:	d046      	beq.n	80104c4 <usbd_open_edpt_pair+0x98>
 8010436:	460c      	mov	r4, r1
 8010438:	461e      	mov	r6, r3
 801043a:	4615      	mov	r5, r2
 801043c:	f04f 0b00 	mov.w	fp, #0
  rhport = _usbd_rhport;
 8010440:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80104d0 <usbd_open_edpt_pair+0xa4>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010444:	f8df 808c 	ldr.w	r8, [pc, #140]	; 80104d4 <usbd_open_edpt_pair+0xa8>
 8010448:	e016      	b.n	8010478 <usbd_open_edpt_pair+0x4c>
 801044a:	f898 1002 	ldrb.w	r1, [r8, #2]
  rhport = _usbd_rhport;
 801044e:	f899 a000 	ldrb.w	sl, [r9]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010452:	f001 faab 	bl	80119ac <tu_edpt_validate>
 8010456:	4603      	mov	r3, r0
  return dcd_edpt_open(rhport, desc_ep);
 8010458:	4621      	mov	r1, r4
 801045a:	4650      	mov	r0, sl
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 801045c:	b1d3      	cbz	r3, 8010494 <usbd_open_edpt_pair+0x68>
  return dcd_edpt_open(rhport, desc_ep);
 801045e:	f000 fb0f 	bl	8010a80 <dcd_edpt_open>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8010462:	b1f0      	cbz	r0, 80104a2 <usbd_open_edpt_pair+0x76>
    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 8010464:	78a3      	ldrb	r3, [r4, #2]
 8010466:	09da      	lsrs	r2, r3, #7
 8010468:	d124      	bne.n	80104b4 <usbd_open_edpt_pair+0x88>
  for(int i=0; i<ep_count; i++)
 801046a:	f10b 0b01 	add.w	fp, fp, #1
      (*ep_out) = desc_ep->bEndpointAddress;
 801046e:	703b      	strb	r3, [r7, #0]
 8010470:	7823      	ldrb	r3, [r4, #0]
  for(int i=0; i<ep_count; i++)
 8010472:	45ab      	cmp	fp, r5
 8010474:	441c      	add	r4, r3
 8010476:	d025      	beq.n	80104c4 <usbd_open_edpt_pair+0x98>
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8010478:	7863      	ldrb	r3, [r4, #1]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 801047a:	4620      	mov	r0, r4
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 801047c:	2b05      	cmp	r3, #5
 801047e:	d110      	bne.n	80104a2 <usbd_open_edpt_pair+0x76>
 8010480:	78e1      	ldrb	r1, [r4, #3]
 8010482:	f001 0103 	and.w	r1, r1, #3
 8010486:	42b1      	cmp	r1, r6
 8010488:	d10b      	bne.n	80104a2 <usbd_open_edpt_pair+0x76>
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 801048a:	78a3      	ldrb	r3, [r4, #2]
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 801048c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010490:	2b08      	cmp	r3, #8
 8010492:	d9da      	bls.n	801044a <usbd_open_edpt_pair+0x1e>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010494:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010498:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801049c:	07da      	lsls	r2, r3, #31
 801049e:	d500      	bpl.n	80104a2 <usbd_open_edpt_pair+0x76>
 80104a0:	be00      	bkpt	0x0000
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 80104a2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80104a6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80104aa:	07db      	lsls	r3, r3, #31
 80104ac:	d40d      	bmi.n	80104ca <usbd_open_edpt_pair+0x9e>
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 80104ae:	2000      	movs	r0, #0
}
 80104b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (*ep_in) = desc_ep->bEndpointAddress;
 80104b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  for(int i=0; i<ep_count; i++)
 80104b6:	f10b 0b01 	add.w	fp, fp, #1
      (*ep_in) = desc_ep->bEndpointAddress;
 80104ba:	7013      	strb	r3, [r2, #0]
  for(int i=0; i<ep_count; i++)
 80104bc:	45ab      	cmp	fp, r5
  return desc8 + desc8[DESC_OFFSET_LEN];
 80104be:	7823      	ldrb	r3, [r4, #0]
 80104c0:	441c      	add	r4, r3
 80104c2:	d1d9      	bne.n	8010478 <usbd_open_edpt_pair+0x4c>
  return true;
 80104c4:	2001      	movs	r0, #1
}
 80104c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 80104ca:	be00      	bkpt	0x0000
 80104cc:	e7ef      	b.n	80104ae <usbd_open_edpt_pair+0x82>
 80104ce:	bf00      	nop
 80104d0:	24000350 	.word	0x24000350
 80104d4:	2400cfc4 	.word	0x2400cfc4

080104d8 <usbd_edpt_open>:
{
 80104d8:	b538      	push	{r3, r4, r5, lr}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80104da:	788b      	ldrb	r3, [r1, #2]
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80104dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80104e0:	2b08      	cmp	r3, #8
 80104e2:	d908      	bls.n	80104f6 <usbd_edpt_open+0x1e>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80104e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80104e8:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80104ec:	07db      	lsls	r3, r3, #31
 80104ee:	d500      	bpl.n	80104f2 <usbd_edpt_open+0x1a>
 80104f0:	be00      	bkpt	0x0000
}
 80104f2:	2000      	movs	r0, #0
 80104f4:	bd38      	pop	{r3, r4, r5, pc}
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80104f6:	4a08      	ldr	r2, [pc, #32]	; (8010518 <usbd_edpt_open+0x40>)
 80104f8:	460c      	mov	r4, r1
  rhport = _usbd_rhport;
 80104fa:	4b08      	ldr	r3, [pc, #32]	; (801051c <usbd_edpt_open+0x44>)
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80104fc:	4608      	mov	r0, r1
 80104fe:	7891      	ldrb	r1, [r2, #2]
  rhport = _usbd_rhport;
 8010500:	781d      	ldrb	r5, [r3, #0]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010502:	f001 fa53 	bl	80119ac <tu_edpt_validate>
 8010506:	2800      	cmp	r0, #0
 8010508:	d0ec      	beq.n	80104e4 <usbd_edpt_open+0xc>
  return dcd_edpt_open(rhport, desc_ep);
 801050a:	4621      	mov	r1, r4
 801050c:	4628      	mov	r0, r5
}
 801050e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return dcd_edpt_open(rhport, desc_ep);
 8010512:	f000 bab5 	b.w	8010a80 <dcd_edpt_open>
 8010516:	bf00      	nop
 8010518:	2400cfc4 	.word	0x2400cfc4
 801051c:	24000350 	.word	0x24000350

08010520 <usbd_edpt_claim>:
{
 8010520:	460b      	mov	r3, r1
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010522:	4805      	ldr	r0, [pc, #20]	; (8010538 <usbd_edpt_claim+0x18>)
  return tu_edpt_claim(ep_state, _usbd_mutex);
 8010524:	2100      	movs	r1, #0
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010526:	09da      	lsrs	r2, r3, #7
 8010528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801052c:	3225      	adds	r2, #37	; 0x25
 801052e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  return tu_edpt_claim(ep_state, _usbd_mutex);
 8010532:	4418      	add	r0, r3
 8010534:	f001 ba0e 	b.w	8011954 <tu_edpt_claim>
 8010538:	2400cfc4 	.word	0x2400cfc4

0801053c <usbd_edpt_release>:
{
 801053c:	460b      	mov	r3, r1
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 801053e:	4805      	ldr	r0, [pc, #20]	; (8010554 <usbd_edpt_release+0x18>)
  return tu_edpt_release(ep_state, _usbd_mutex);
 8010540:	2100      	movs	r1, #0
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010542:	09da      	lsrs	r2, r3, #7
 8010544:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010548:	3225      	adds	r2, #37	; 0x25
 801054a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  return tu_edpt_release(ep_state, _usbd_mutex);
 801054e:	4418      	add	r0, r3
 8010550:	f001 ba18 	b.w	8011984 <tu_edpt_release>
 8010554:	2400cfc4 	.word	0x2400cfc4

08010558 <usbd_edpt_xfer>:
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010558:	f001 0c7f 	and.w	ip, r1, #127	; 0x7f
{
 801055c:	b510      	push	{r4, lr}
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 801055e:	4c18      	ldr	r4, [pc, #96]	; (80105c0 <usbd_edpt_xfer+0x68>)
 8010560:	eb04 044c 	add.w	r4, r4, ip, lsl #1
 8010564:	eb04 10d1 	add.w	r0, r4, r1, lsr #7
 8010568:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 801056c:	f01c 0f01 	tst.w	ip, #1
 8010570:	d008      	beq.n	8010584 <usbd_edpt_xfer+0x2c>
 8010572:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010576:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801057a:	07da      	lsls	r2, r3, #31
 801057c:	d500      	bpl.n	8010580 <usbd_edpt_xfer+0x28>
 801057e:	be00      	bkpt	0x0000
 8010580:	2000      	movs	r0, #0
}
 8010582:	bd10      	pop	{r4, pc}
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010584:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 8010588:	f100 0420 	add.w	r4, r0, #32
  rhport = _usbd_rhport;
 801058c:	480d      	ldr	r0, [pc, #52]	; (80105c4 <usbd_edpt_xfer+0x6c>)
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 801058e:	f04c 0c01 	orr.w	ip, ip, #1
  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 8010592:	7800      	ldrb	r0, [r0, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010594:	f884 c005 	strb.w	ip, [r4, #5]
  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 8010598:	f000 fb74 	bl	8010c84 <dcd_edpt_xfer>
 801059c:	2800      	cmp	r0, #0
 801059e:	d1f0      	bne.n	8010582 <usbd_edpt_xfer+0x2a>
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 80105a0:	7963      	ldrb	r3, [r4, #5]
    TU_BREAKPOINT();
 80105a2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 80105a6:	f360 0300 	bfi	r3, r0, #0, #1
 80105aa:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80105ac:	7963      	ldrb	r3, [r4, #5]
 80105ae:	f360 0382 	bfi	r3, r0, #2, #1
 80105b2:	7163      	strb	r3, [r4, #5]
    TU_BREAKPOINT();
 80105b4:	f8d2 3df0 	ldr.w	r3, [r2, #3568]	; 0xdf0
 80105b8:	07db      	lsls	r3, r3, #31
 80105ba:	d5e1      	bpl.n	8010580 <usbd_edpt_xfer+0x28>
 80105bc:	be00      	bkpt	0x0000
}
 80105be:	bd10      	pop	{r4, pc}
 80105c0:	2400cfc4 	.word	0x2400cfc4
 80105c4:	24000350 	.word	0x24000350

080105c8 <usbd_edpt_xfer_fifo>:
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80105c8:	f001 0c7f 	and.w	ip, r1, #127	; 0x7f
{
 80105cc:	b510      	push	{r4, lr}
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80105ce:	4c18      	ldr	r4, [pc, #96]	; (8010630 <usbd_edpt_xfer_fifo+0x68>)
 80105d0:	eb04 044c 	add.w	r4, r4, ip, lsl #1
 80105d4:	eb04 10d1 	add.w	r0, r4, r1, lsr #7
 80105d8:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 80105dc:	f01c 0f01 	tst.w	ip, #1
 80105e0:	d008      	beq.n	80105f4 <usbd_edpt_xfer_fifo+0x2c>
 80105e2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80105e6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80105ea:	07da      	lsls	r2, r3, #31
 80105ec:	d500      	bpl.n	80105f0 <usbd_edpt_xfer_fifo+0x28>
 80105ee:	be00      	bkpt	0x0000
 80105f0:	2000      	movs	r0, #0
}
 80105f2:	bd10      	pop	{r4, pc}
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80105f4:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 80105f8:	f100 0420 	add.w	r4, r0, #32
  rhport = _usbd_rhport;
 80105fc:	480d      	ldr	r0, [pc, #52]	; (8010634 <usbd_edpt_xfer_fifo+0x6c>)
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80105fe:	f04c 0c01 	orr.w	ip, ip, #1
  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes))
 8010602:	7800      	ldrb	r0, [r0, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010604:	f884 c005 	strb.w	ip, [r4, #5]
  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes))
 8010608:	f000 fc1c 	bl	8010e44 <dcd_edpt_xfer_fifo>
 801060c:	2800      	cmp	r0, #0
 801060e:	d1f0      	bne.n	80105f2 <usbd_edpt_xfer_fifo+0x2a>
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010610:	7963      	ldrb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010612:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010616:	f360 0300 	bfi	r3, r0, #0, #1
 801061a:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 801061c:	7963      	ldrb	r3, [r4, #5]
 801061e:	f360 0382 	bfi	r3, r0, #2, #1
 8010622:	7163      	strb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010624:	f8d2 3df0 	ldr.w	r3, [r2, #3568]	; 0xdf0
 8010628:	07db      	lsls	r3, r3, #31
 801062a:	d5e1      	bpl.n	80105f0 <usbd_edpt_xfer_fifo+0x28>
 801062c:	be00      	bkpt	0x0000
}
 801062e:	bd10      	pop	{r4, pc}
 8010630:	2400cfc4 	.word	0x2400cfc4
 8010634:	24000350 	.word	0x24000350

08010638 <usbd_edpt_clear_stall>:
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 8010638:	4a0d      	ldr	r2, [pc, #52]	; (8010670 <usbd_edpt_clear_stall+0x38>)
 801063a:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 801063e:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8010642:	eb02 13d1 	add.w	r3, r2, r1, lsr #7
 8010646:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801064a:	0792      	lsls	r2, r2, #30
 801064c:	d400      	bmi.n	8010650 <usbd_edpt_clear_stall+0x18>
 801064e:	4770      	bx	lr
{
 8010650:	b510      	push	{r4, lr}
 8010652:	f103 0420 	add.w	r4, r3, #32
  rhport = _usbd_rhport;
 8010656:	4b07      	ldr	r3, [pc, #28]	; (8010674 <usbd_edpt_clear_stall+0x3c>)
    dcd_edpt_clear_stall(rhport, ep_addr);
 8010658:	7818      	ldrb	r0, [r3, #0]
 801065a:	f000 fda3 	bl	80111a4 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 801065e:	7963      	ldrb	r3, [r4, #5]
 8010660:	f36f 0341 	bfc	r3, #1, #1
 8010664:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010666:	7963      	ldrb	r3, [r4, #5]
 8010668:	f36f 0300 	bfc	r3, #0, #1
 801066c:	7163      	strb	r3, [r4, #5]
}
 801066e:	bd10      	pop	{r4, pc}
 8010670:	2400cfc4 	.word	0x2400cfc4
 8010674:	24000350 	.word	0x24000350

08010678 <usbd_edpt_close>:
 */
void usbd_edpt_close(uint8_t rhport, uint8_t ep_addr)
{
  rhport = _usbd_rhport;

  TU_ASSERT(dcd_edpt_close, /**/);
 8010678:	4b15      	ldr	r3, [pc, #84]	; (80106d0 <usbd_edpt_close+0x58>)
 801067a:	b1fb      	cbz	r3, 80106bc <usbd_edpt_close+0x44>
  rhport = _usbd_rhport;
 801067c:	4b15      	ldr	r3, [pc, #84]	; (80106d4 <usbd_edpt_close+0x5c>)
{
 801067e:	b510      	push	{r4, lr}
 8010680:	460c      	mov	r4, r1
  TU_LOG(USBD_DBG, "  CLOSING Endpoint: 0x%02X\r\n", ep_addr);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_close(rhport, ep_addr);
 8010682:	7818      	ldrb	r0, [r3, #0]
 8010684:	f000 fc84 	bl	8010f90 <dcd_edpt_close>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010688:	4b13      	ldr	r3, [pc, #76]	; (80106d8 <usbd_edpt_close+0x60>)
 801068a:	f004 017f 	and.w	r1, r4, #127	; 0x7f
 801068e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8010692:	eb03 11d4 	add.w	r1, r3, r4, lsr #7
 8010696:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 801069a:	f36f 0341 	bfc	r3, #1, #1
 801069e:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 80106a2:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 80106a6:	f36f 0300 	bfc	r3, #0, #1
 80106aa:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
  _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80106ae:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 80106b2:	f36f 0382 	bfc	r3, #2, #1
 80106b6:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25

  return;
}
 80106ba:	bd10      	pop	{r4, pc}
  TU_ASSERT(dcd_edpt_close, /**/);
 80106bc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80106c0:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80106c4:	07db      	lsls	r3, r3, #31
 80106c6:	d501      	bpl.n	80106cc <usbd_edpt_close+0x54>
 80106c8:	be00      	bkpt	0x0000
 80106ca:	4770      	bx	lr
 80106cc:	4770      	bx	lr
 80106ce:	bf00      	nop
 80106d0:	08010f91 	.word	0x08010f91
 80106d4:	24000350 	.word	0x24000350
 80106d8:	2400cfc4 	.word	0x2400cfc4

080106dc <tud_control_status>:
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
}

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 80106dc:	b410      	push	{r4}
  _ctrl_xfer.request       = (*request);
 80106de:	4c0b      	ldr	r4, [pc, #44]	; (801070c <tud_control_status+0x30>)
{
 80106e0:	460b      	mov	r3, r1
 80106e2:	4684      	mov	ip, r0
  _ctrl_xfer.request       = (*request);
 80106e4:	6808      	ldr	r0, [r1, #0]
 80106e6:	4622      	mov	r2, r4
 80106e8:	6849      	ldr	r1, [r1, #4]
 80106ea:	c203      	stmia	r2!, {r0, r1}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80106ec:	f993 2000 	ldrsb.w	r2, [r3]
  _ctrl_xfer.buffer        = NULL;
 80106f0:	2300      	movs	r3, #0
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80106f2:	4660      	mov	r0, ip
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80106f4:	429a      	cmp	r2, r3
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80106f6:	461a      	mov	r2, r3
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 80106f8:	e9c4 3302 	strd	r3, r3, [r4, #8]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80106fc:	bfac      	ite	ge
 80106fe:	2180      	movge	r1, #128	; 0x80
 8010700:	4619      	movlt	r1, r3

  return _status_stage_xact(rhport, request);
}
 8010702:	f85d 4b04 	ldr.w	r4, [sp], #4
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010706:	f7ff bf27 	b.w	8010558 <usbd_edpt_xfer>
 801070a:	bf00      	nop
 801070c:	2400d0c0 	.word	0x2400d0c0

08010710 <tud_control_xfer>:
}

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 8010710:	b5f0      	push	{r4, r5, r6, r7, lr}
  _ctrl_xfer.request       = (*request);
 8010712:	4f2c      	ldr	r7, [pc, #176]	; (80107c4 <tud_control_xfer+0xb4>)
{
 8010714:	468c      	mov	ip, r1
 8010716:	4606      	mov	r6, r0
  _ctrl_xfer.request       = (*request);
 8010718:	6808      	ldr	r0, [r1, #0]
 801071a:	46be      	mov	lr, r7
 801071c:	6849      	ldr	r1, [r1, #4]
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 801071e:	60ba      	str	r2, [r7, #8]
{
 8010720:	b083      	sub	sp, #12
  _ctrl_xfer.request       = (*request);
 8010722:	e8ae 0003 	stmia.w	lr!, {r0, r1}
  _ctrl_xfer.total_xferred = 0U;
 8010726:	2100      	movs	r1, #0
 8010728:	81f9      	strh	r1, [r7, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 801072a:	f8bc 5006 	ldrh.w	r5, [ip, #6]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801072e:	42ab      	cmp	r3, r5
 8010730:	bf28      	it	cs
 8010732:	462b      	movcs	r3, r5
 8010734:	81bb      	strh	r3, [r7, #12]

  if (request->wLength > 0U)
 8010736:	b18d      	cbz	r5, 801075c <tud_control_xfer+0x4c>
  {
    if(_ctrl_xfer.data_len > 0U)
 8010738:	b333      	cbz	r3, 8010788 <tud_control_xfer+0x78>
    {
      TU_ASSERT(buffer);
 801073a:	4614      	mov	r4, r2
 801073c:	b362      	cbz	r2, 8010798 <tud_control_xfer+0x88>
 801073e:	2b40      	cmp	r3, #64	; 0x40
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010740:	f997 2000 	ldrsb.w	r2, [r7]
 8010744:	bf28      	it	cs
 8010746:	2340      	movcs	r3, #64	; 0x40
 8010748:	2a00      	cmp	r2, #0
 801074a:	db2e      	blt.n	80107aa <tud_control_xfer+0x9a>
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 801074c:	4a1e      	ldr	r2, [pc, #120]	; (80107c8 <tud_control_xfer+0xb8>)
 801074e:	4630      	mov	r0, r6
 8010750:	f7ff ff02 	bl	8010558 <usbd_edpt_xfer>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 8010754:	b178      	cbz	r0, 8010776 <tud_control_xfer+0x66>
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
  }

  return true;
 8010756:	2001      	movs	r0, #1
}
 8010758:	b003      	add	sp, #12
 801075a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 801075c:	f99c 1000 	ldrsb.w	r1, [ip]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010760:	462b      	mov	r3, r5
 8010762:	462a      	mov	r2, r5
 8010764:	4630      	mov	r0, r6
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010766:	2900      	cmp	r1, #0
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010768:	bfac      	ite	ge
 801076a:	2180      	movge	r1, #128	; 0x80
 801076c:	2100      	movlt	r1, #0
 801076e:	f7ff fef3 	bl	8010558 <usbd_edpt_xfer>
    TU_ASSERT( _status_stage_xact(rhport, request) );
 8010772:	2800      	cmp	r0, #0
 8010774:	d1ef      	bne.n	8010756 <tud_control_xfer+0x46>
 8010776:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801077a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801077e:	07db      	lsls	r3, r3, #31
 8010780:	d510      	bpl.n	80107a4 <tud_control_xfer+0x94>
 8010782:	be00      	bkpt	0x0000
}
 8010784:	b003      	add	sp, #12
 8010786:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010788:	f997 1000 	ldrsb.w	r1, [r7]
 801078c:	461a      	mov	r2, r3
 801078e:	2900      	cmp	r1, #0
 8010790:	bfac      	ite	ge
 8010792:	4619      	movge	r1, r3
 8010794:	2180      	movlt	r1, #128	; 0x80
 8010796:	e7da      	b.n	801074e <tud_control_xfer+0x3e>
      TU_ASSERT(buffer);
 8010798:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801079c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80107a0:	07da      	lsls	r2, r3, #31
 80107a2:	d40c      	bmi.n	80107be <tud_control_xfer+0xae>
 80107a4:	2000      	movs	r0, #0
}
 80107a6:	b003      	add	sp, #12
 80107a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  memcpy(dest, src, count);
 80107aa:	461a      	mov	r2, r3
 80107ac:	4621      	mov	r1, r4
 80107ae:	4806      	ldr	r0, [pc, #24]	; (80107c8 <tud_control_xfer+0xb8>)
 80107b0:	9301      	str	r3, [sp, #4]
 80107b2:	f001 f9bd 	bl	8011b30 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 80107b6:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 80107b8:	4a03      	ldr	r2, [pc, #12]	; (80107c8 <tud_control_xfer+0xb8>)
 80107ba:	9b01      	ldr	r3, [sp, #4]
 80107bc:	e7c7      	b.n	801074e <tud_control_xfer+0x3e>
      TU_ASSERT(buffer);
 80107be:	be00      	bkpt	0x0000
 80107c0:	4620      	mov	r0, r4
 80107c2:	e7c9      	b.n	8010758 <tud_control_xfer+0x48>
 80107c4:	2400d0c0 	.word	0x2400d0c0
 80107c8:	2400d0d4 	.word	0x2400d0d4

080107cc <usbd_control_reset>:
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
  tu_varclr(&_ctrl_xfer);
 80107cc:	4b03      	ldr	r3, [pc, #12]	; (80107dc <usbd_control_reset+0x10>)
 80107ce:	2200      	movs	r2, #0
 80107d0:	e9c3 2200 	strd	r2, r2, [r3]
 80107d4:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80107d8:	611a      	str	r2, [r3, #16]
}
 80107da:	4770      	bx	lr
 80107dc:	2400d0c0 	.word	0x2400d0c0

080107e0 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
  _ctrl_xfer.complete_cb = fp;
 80107e0:	4b01      	ldr	r3, [pc, #4]	; (80107e8 <usbd_control_set_complete_callback+0x8>)
 80107e2:	6118      	str	r0, [r3, #16]
}
 80107e4:	4770      	bx	lr
 80107e6:	bf00      	nop
 80107e8:	2400d0c0 	.word	0x2400d0c0

080107ec <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 80107ec:	b410      	push	{r4}
 80107ee:	4602      	mov	r2, r0
  _ctrl_xfer.request       = (*request);
 80107f0:	4c05      	ldr	r4, [pc, #20]	; (8010808 <usbd_control_set_request+0x1c>)
 80107f2:	6800      	ldr	r0, [r0, #0]
 80107f4:	4623      	mov	r3, r4
 80107f6:	6851      	ldr	r1, [r2, #4]
 80107f8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 80107fa:	2300      	movs	r3, #0
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 80107fc:	e9c4 3302 	strd	r3, r3, [r4, #8]
}
 8010800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010804:	4770      	bx	lr
 8010806:	bf00      	nop
 8010808:	2400d0c0 	.word	0x2400d0c0

0801080c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 801080c:	b5f0      	push	{r4, r5, r6, r7, lr}
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 801080e:	4c48      	ldr	r4, [pc, #288]	; (8010930 <usbd_control_xfer_cb+0x124>)
 8010810:	09c9      	lsrs	r1, r1, #7
{
 8010812:	b083      	sub	sp, #12
 8010814:	4606      	mov	r6, r0
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8010816:	7822      	ldrb	r2, [r4, #0]
{
 8010818:	461f      	mov	r7, r3
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 801081a:	ebb1 1fd2 	cmp.w	r1, r2, lsr #7
 801081e:	d01a      	beq.n	8010856 <usbd_control_xfer_cb+0x4a>
  {
    TU_ASSERT(0 == xferred_bytes);
 8010820:	b14b      	cbz	r3, 8010836 <usbd_control_xfer_cb+0x2a>
 8010822:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010826:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801082a:	07da      	lsls	r2, r3, #31
 801082c:	d465      	bmi.n	80108fa <usbd_control_xfer_cb+0xee>
 801082e:	2500      	movs	r5, #0
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
  }

  return true;
}
 8010830:	4628      	mov	r0, r5
 8010832:	b003      	add	sp, #12
 8010834:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8010836:	4b3f      	ldr	r3, [pc, #252]	; (8010934 <usbd_control_xfer_cb+0x128>)
 8010838:	b113      	cbz	r3, 8010840 <usbd_control_xfer_cb+0x34>
 801083a:	4621      	mov	r1, r4
 801083c:	f3af 8000 	nop.w
    if (_ctrl_xfer.complete_cb)
 8010840:	6923      	ldr	r3, [r4, #16]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d055      	beq.n	80108f2 <usbd_control_xfer_cb+0xe6>
    return true;
 8010846:	2501      	movs	r5, #1
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8010848:	4a39      	ldr	r2, [pc, #228]	; (8010930 <usbd_control_xfer_cb+0x124>)
 801084a:	2103      	movs	r1, #3
 801084c:	4630      	mov	r0, r6
 801084e:	4798      	blx	r3
}
 8010850:	4628      	mov	r0, r5
 8010852:	b003      	add	sp, #12
 8010854:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8010856:	f994 2000 	ldrsb.w	r2, [r4]
 801085a:	2a00      	cmp	r2, #0
 801085c:	db06      	blt.n	801086c <usbd_control_xfer_cb+0x60>
    TU_VERIFY(_ctrl_xfer.buffer);
 801085e:	68a0      	ldr	r0, [r4, #8]
 8010860:	2800      	cmp	r0, #0
 8010862:	d0e4      	beq.n	801082e <usbd_control_xfer_cb+0x22>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 8010864:	461a      	mov	r2, r3
 8010866:	4934      	ldr	r1, [pc, #208]	; (8010938 <usbd_control_xfer_cb+0x12c>)
 8010868:	f001 f962 	bl	8011b30 <memcpy>
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 801086c:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010870:	88e5      	ldrh	r5, [r4, #6]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010872:	44bc      	add	ip, r7
  _ctrl_xfer.buffer += xferred_bytes;
 8010874:	68a1      	ldr	r1, [r4, #8]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010876:	fa1f fc8c 	uxth.w	ip, ip
  _ctrl_xfer.buffer += xferred_bytes;
 801087a:	4439      	add	r1, r7
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 801087c:	4565      	cmp	r5, ip
 801087e:	bf18      	it	ne
 8010880:	2f3f      	cmpne	r7, #63	; 0x3f
  _ctrl_xfer.buffer += xferred_bytes;
 8010882:	60a1      	str	r1, [r4, #8]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010884:	f8a4 c00e 	strh.w	ip, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010888:	bf94      	ite	ls
 801088a:	2501      	movls	r5, #1
 801088c:	2500      	movhi	r5, #0
 801088e:	d81b      	bhi.n	80108c8 <usbd_control_xfer_cb+0xbc>
    if ( _ctrl_xfer.complete_cb )
 8010890:	6923      	ldr	r3, [r4, #16]
 8010892:	b123      	cbz	r3, 801089e <usbd_control_xfer_cb+0x92>
      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8010894:	4a26      	ldr	r2, [pc, #152]	; (8010930 <usbd_control_xfer_cb+0x124>)
 8010896:	2102      	movs	r1, #2
 8010898:	4630      	mov	r0, r6
 801089a:	4798      	blx	r3
    if ( is_ok )
 801089c:	b378      	cbz	r0, 80108fe <usbd_control_xfer_cb+0xf2>
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 801089e:	2300      	movs	r3, #0
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80108a0:	f994 2000 	ldrsb.w	r2, [r4]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80108a4:	4630      	mov	r0, r6
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80108a6:	429a      	cmp	r2, r3
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80108a8:	461a      	mov	r2, r3
 80108aa:	bfac      	ite	ge
 80108ac:	2180      	movge	r1, #128	; 0x80
 80108ae:	4619      	movlt	r1, r3
 80108b0:	f7ff fe52 	bl	8010558 <usbd_edpt_xfer>
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 80108b4:	4605      	mov	r5, r0
 80108b6:	b9e0      	cbnz	r0, 80108f2 <usbd_control_xfer_cb+0xe6>
    TU_ASSERT( _data_stage_xact(rhport) );
 80108b8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80108bc:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80108c0:	07db      	lsls	r3, r3, #31
 80108c2:	d5b4      	bpl.n	801082e <usbd_control_xfer_cb+0x22>
 80108c4:	be00      	bkpt	0x0000
 80108c6:	e7b3      	b.n	8010830 <usbd_control_xfer_cb+0x24>
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 80108c8:	89a2      	ldrh	r2, [r4, #12]
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 80108ca:	f994 0000 	ldrsb.w	r0, [r4]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 80108ce:	eba2 030c 	sub.w	r3, r2, ip
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80108d2:	b29b      	uxth	r3, r3
 80108d4:	2b40      	cmp	r3, #64	; 0x40
 80108d6:	bf28      	it	cs
 80108d8:	2340      	movcs	r3, #64	; 0x40
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 80108da:	2800      	cmp	r0, #0
 80108dc:	db18      	blt.n	8010910 <usbd_control_xfer_cb+0x104>
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 80108de:	4594      	cmp	ip, r2
  uint8_t ep_addr = EDPT_CTRL_OUT;
 80108e0:	4629      	mov	r1, r5
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 80108e2:	d023      	beq.n	801092c <usbd_control_xfer_cb+0x120>
 80108e4:	4a14      	ldr	r2, [pc, #80]	; (8010938 <usbd_control_xfer_cb+0x12c>)
 80108e6:	4630      	mov	r0, r6
 80108e8:	f7ff fe36 	bl	8010558 <usbd_edpt_xfer>
    TU_ASSERT( _data_stage_xact(rhport) );
 80108ec:	4605      	mov	r5, r0
 80108ee:	2800      	cmp	r0, #0
 80108f0:	d0e2      	beq.n	80108b8 <usbd_control_xfer_cb+0xac>
    return true;
 80108f2:	2501      	movs	r5, #1
}
 80108f4:	4628      	mov	r0, r5
 80108f6:	b003      	add	sp, #12
 80108f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TU_ASSERT(0 == xferred_bytes);
 80108fa:	be00      	bkpt	0x0000
 80108fc:	e797      	b.n	801082e <usbd_control_xfer_cb+0x22>
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 80108fe:	4601      	mov	r1, r0
 8010900:	4630      	mov	r0, r6
 8010902:	f000 fbdf 	bl	80110c4 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8010906:	2180      	movs	r1, #128	; 0x80
 8010908:	4630      	mov	r0, r6
 801090a:	f000 fbdb 	bl	80110c4 <dcd_edpt_stall>
 801090e:	e78f      	b.n	8010830 <usbd_control_xfer_cb+0x24>
    if ( xact_len ) {
 8010910:	4594      	cmp	ip, r2
 8010912:	d008      	beq.n	8010926 <usbd_control_xfer_cb+0x11a>
  memcpy(dest, src, count);
 8010914:	461a      	mov	r2, r3
 8010916:	4808      	ldr	r0, [pc, #32]	; (8010938 <usbd_control_xfer_cb+0x12c>)
 8010918:	9301      	str	r3, [sp, #4]
 801091a:	f001 f909 	bl	8011b30 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 801091e:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010920:	4a05      	ldr	r2, [pc, #20]	; (8010938 <usbd_control_xfer_cb+0x12c>)
 8010922:	9b01      	ldr	r3, [sp, #4]
 8010924:	e7df      	b.n	80108e6 <usbd_control_xfer_cb+0xda>
    ep_addr = EDPT_CTRL_IN;
 8010926:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010928:	462a      	mov	r2, r5
 801092a:	e7dc      	b.n	80108e6 <usbd_control_xfer_cb+0xda>
 801092c:	462a      	mov	r2, r5
 801092e:	e7da      	b.n	80108e6 <usbd_control_xfer_cb+0xda>
 8010930:	2400d0c0 	.word	0x2400d0c0
 8010934:	00000000 	.word	0x00000000
 8010938:	2400d0d4 	.word	0x2400d0d4

0801093c <dcd_int_enable>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801093c:	4b01      	ldr	r3, [pc, #4]	; (8010944 <dcd_int_enable+0x8>)
 801093e:	2220      	movs	r2, #32
 8010940:	60da      	str	r2, [r3, #12]

void dcd_int_enable (uint8_t rhport)
{
  (void) rhport;
  NVIC_EnableIRQ(RHPORT_IRQn);
}
 8010942:	4770      	bx	lr
 8010944:	e000e100 	.word	0xe000e100

08010948 <dcd_int_disable>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010948:	4b04      	ldr	r3, [pc, #16]	; (801095c <dcd_int_disable+0x14>)
 801094a:	2220      	movs	r2, #32
 801094c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  __ASM volatile ("dsb 0xF":::"memory");
 8010950:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010954:	f3bf 8f6f 	isb	sy

void dcd_int_disable (uint8_t rhport)
{
  (void) rhport;
  NVIC_DisableIRQ(RHPORT_IRQn);
}
 8010958:	4770      	bx	lr
 801095a:	bf00      	nop
 801095c:	e000e100 	.word	0xe000e100

08010960 <dcd_set_address>:

void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
 8010960:	b410      	push	{r4}
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010962:	4c1b      	ldr	r4, [pc, #108]	; (80109d0 <dcd_set_address+0x70>)
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
  xfer->buffer      = buffer;
  xfer->ff          = NULL;
  xfer->total_len   = total_bytes;
 8010964:	f04f 0c00 	mov.w	ip, #0
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010968:	4a1a      	ldr	r2, [pc, #104]	; (80109d4 <dcd_set_address+0x74>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 801096a:	6823      	ldr	r3, [r4, #0]
  xfer->buffer      = buffer;
 801096c:	481a      	ldr	r0, [pc, #104]	; (80109d8 <dcd_set_address+0x78>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 801096e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010972:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  // EP0 can only handle one packet
  if(epnum == 0) {
    ep0_pending[dir] = total_bytes;
 8010976:	4b19      	ldr	r3, [pc, #100]	; (80109dc <dcd_set_address+0x7c>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010978:	6021      	str	r1, [r4, #0]
    ep0_pending[dir] = total_bytes;
 801097a:	f8a3 c002 	strh.w	ip, [r3, #2]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 801097e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  xfer->total_len   = total_bytes;
 8010982:	f8a0 c018 	strh.w	ip, [r0, #24]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010986:	6113      	str	r3, [r2, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010988:	6813      	ldr	r3, [r2, #0]
 801098a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801098e:	6013      	str	r3, [r2, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010990:	6813      	ldr	r3, [r2, #0]
 8010992:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
  xfer->buffer      = buffer;
 8010996:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 80109c8 <dcd_set_address+0x68>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 801099a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  xfer->buffer      = buffer;
 801099e:	ed80 7b04 	vstr	d7, [r0, #16]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80109a2:	d002      	beq.n	80109aa <dcd_set_address+0x4a>
}
 80109a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109a8:	4770      	bx	lr
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80109aa:	7f03      	ldrb	r3, [r0, #28]
 80109ac:	2b01      	cmp	r3, #1
 80109ae:	d1f9      	bne.n	80109a4 <dcd_set_address+0x44>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80109b0:	68a1      	ldr	r1, [r4, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 80109b2:	6813      	ldr	r3, [r2, #0]
 80109b4:	f411 7f80 	tst.w	r1, #256	; 0x100
 80109b8:	bf14      	ite	ne
 80109ba:	f04f 5180 	movne.w	r1, #268435456	; 0x10000000
 80109be:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 80109c2:	430b      	orrs	r3, r1
 80109c4:	6013      	str	r3, [r2, #0]
}
 80109c6:	e7ed      	b.n	80109a4 <dcd_set_address+0x44>
	...
 80109d0:	40080800 	.word	0x40080800
 80109d4:	40080900 	.word	0x40080900
 80109d8:	2400d128 	.word	0x2400d128
 80109dc:	2400d120 	.word	0x2400d120

080109e0 <dcd_connect>:
  dev->DCTL &= ~USB_OTG_DCTL_SDIS;
 80109e0:	4a02      	ldr	r2, [pc, #8]	; (80109ec <dcd_connect+0xc>)
 80109e2:	6853      	ldr	r3, [r2, #4]
 80109e4:	f023 0302 	bic.w	r3, r3, #2
 80109e8:	6053      	str	r3, [r2, #4]
}
 80109ea:	4770      	bx	lr
 80109ec:	40080800 	.word	0x40080800

080109f0 <dcd_init>:
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80109f0:	4a20      	ldr	r2, [pc, #128]	; (8010a74 <dcd_init+0x84>)
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 80109f2:	4920      	ldr	r1, [pc, #128]	; (8010a74 <dcd_init+0x84>)
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80109f4:	68d3      	ldr	r3, [r2, #12]
 80109f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
{
 80109fa:	b510      	push	{r4, lr}
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80109fc:	60d3      	str	r3, [r2, #12]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 80109fe:	690b      	ldr	r3, [r1, #16]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	dafc      	bge.n	80109fe <dcd_init+0xe>
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010a04:	690b      	ldr	r3, [r1, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8010a06:	4a1b      	ldr	r2, [pc, #108]	; (8010a74 <dcd_init+0x84>)
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010a08:	f043 0301 	orr.w	r3, r3, #1
 8010a0c:	610b      	str	r3, [r1, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8010a0e:	6913      	ldr	r3, [r2, #16]
 8010a10:	f013 0301 	ands.w	r3, r3, #1
 8010a14:	d1fb      	bne.n	8010a0e <dcd_init+0x1e>
  *((volatile uint32_t *)(RHPORT_REGS_BASE + USB_OTG_PCGCCTL_BASE)) = 0;
 8010a16:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010a1a:	2801      	cmp	r0, #1
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 8010a1c:	6954      	ldr	r4, [r2, #20]
 8010a1e:	6953      	ldr	r3, [r2, #20]
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010a20:	bf18      	it	ne
 8010a22:	f04f 0c03 	movne.w	ip, #3
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8010a26:	4914      	ldr	r1, [pc, #80]	; (8010a78 <dcd_init+0x88>)
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010a28:	bf08      	it	eq
 8010a2a:	f04f 0c01 	moveq.w	ip, #1
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 8010a2e:	4323      	orrs	r3, r4
 8010a30:	6153      	str	r3, [r2, #20]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OTGINT | USB_OTG_GINTMSK_MMISM;
 8010a32:	6993      	ldr	r3, [r2, #24]
 8010a34:	f043 0306 	orr.w	r3, r3, #6
 8010a38:	6193      	str	r3, [r2, #24]
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8010a3a:	680b      	ldr	r3, [r1, #0]
 8010a3c:	f043 0304 	orr.w	r3, r3, #4
 8010a40:	600b      	str	r3, [r1, #0]
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 8010a42:	680a      	ldr	r2, [r1, #0]
  if (!(rhport == 1 && (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010a44:	4b0b      	ldr	r3, [pc, #44]	; (8010a74 <dcd_init+0x84>)
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 8010a46:	f022 0203 	bic.w	r2, r2, #3
 8010a4a:	600a      	str	r2, [r1, #0]
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 8010a4c:	680c      	ldr	r4, [r1, #0]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 8010a4e:	4a0b      	ldr	r2, [pc, #44]	; (8010a7c <dcd_init+0x8c>)
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 8010a50:	ea44 040c 	orr.w	r4, r4, ip
 8010a54:	600c      	str	r4, [r1, #0]
  if (!(rhport == 1 && (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010a56:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8010a58:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8010a5c:	6399      	str	r1, [r3, #56]	; 0x38
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 8010a5e:	6999      	ldr	r1, [r3, #24]
 8010a60:	430a      	orrs	r2, r1
 8010a62:	619a      	str	r2, [r3, #24]
  usb_otg->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010a64:	689a      	ldr	r2, [r3, #8]
 8010a66:	f042 0201 	orr.w	r2, r2, #1
 8010a6a:	609a      	str	r2, [r3, #8]
  dcd_connect(rhport);
 8010a6c:	f7ff ffb8 	bl	80109e0 <dcd_connect>
}
 8010a70:	bd10      	pop	{r4, pc}
 8010a72:	bf00      	nop
 8010a74:	40080000 	.word	0x40080000
 8010a78:	40080800 	.word	0x40080800
 8010a7c:	80003810 	.word	0x80003810

08010a80 <dcd_edpt_open>:
  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 8010a80:	7888      	ldrb	r0, [r1, #2]
 8010a82:	f000 037f 	and.w	r3, r0, #127	; 0x7f
  TU_ASSERT(epnum < EP_MAX);
 8010a86:	2b08      	cmp	r3, #8
 8010a88:	d87e      	bhi.n	8010b88 <dcd_edpt_open+0x108>
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010a8a:	4a4e      	ldr	r2, [pc, #312]	; (8010bc4 <dcd_edpt_open+0x144>)
{
 8010a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010a90:	ea4f 0e43 	mov.w	lr, r3, lsl #1
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8010a94:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8010a98:	eb0e 1ed0 	add.w	lr, lr, r0, lsr #7
 8010a9c:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
  if(dir == TUSB_DIR_OUT)
 8010aa0:	09c0      	lsrs	r0, r0, #7
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010aa2:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8010aa6:	f10c 0203 	add.w	r2, ip, #3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010aaa:	f8ae c00a 	strh.w	ip, [lr, #10]
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8010aae:	ea4f 06a2 	mov.w	r6, r2, asr #2
  xfer->interval = desc_edpt->bInterval;
 8010ab2:	798c      	ldrb	r4, [r1, #6]
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8010ab4:	ea4f 0292 	mov.w	r2, r2, lsr #2
  xfer->interval = desc_edpt->bInterval;
 8010ab8:	f88e 400c 	strb.w	r4, [lr, #12]
  if(dir == TUSB_DIR_OUT)
 8010abc:	d03a      	beq.n	8010b34 <dcd_edpt_open+0xb4>
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 8010abe:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8010bd4 <dcd_edpt_open+0x154>
 8010ac2:	4d41      	ldr	r5, [pc, #260]	; (8010bc8 <dcd_edpt_open+0x148>)
 8010ac4:	f8b8 7000 	ldrh.w	r7, [r8]
 8010ac8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8010aca:	19b8      	adds	r0, r7, r6
 8010acc:	eb00 0e04 	add.w	lr, r0, r4
 8010ad0:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 8010ad4:	d863      	bhi.n	8010b9e <dcd_edpt_open+0x11e>
    _allocated_fifo_words_tx += fifo_size;
 8010ad6:	443a      	add	r2, r7
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010ad8:	b280      	uxth	r0, r0
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 8010ada:	78cc      	ldrb	r4, [r1, #3]
    _allocated_fifo_words_tx += fifo_size;
 8010adc:	f8a8 2000 	strh.w	r2, [r8]
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010ae0:	f5c0 6080 	rsb	r0, r0, #1024	; 0x400
 8010ae4:	f103 023f 	add.w	r2, r3, #63	; 0x3f
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 8010ae8:	f004 0103 	and.w	r1, r4, #3
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010aec:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8010af0:	eb05 0582 	add.w	r5, r5, r2, lsl #2
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 8010af4:	2901      	cmp	r1, #1
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 8010af6:	ea4f 5283 	mov.w	r2, r3, lsl #22
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010afa:	6068      	str	r0, [r5, #4]
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010afc:	ea4f 1543 	mov.w	r5, r3, lsl #5
 8010b00:	4832      	ldr	r0, [pc, #200]	; (8010bcc <dcd_edpt_open+0x14c>)
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 8010b02:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8010b06:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010b0a:	582a      	ldr	r2, [r5, r0]
 8010b0c:	ea4c 0202 	orr.w	r2, ip, r2
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 8010b10:	bf14      	ite	ne
 8010b12:	f04f 5c80 	movne.w	ip, #268435456	; 0x10000000
 8010b16:	f04f 0c00 	moveq.w	ip, #0
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010b1a:	430a      	orrs	r2, r1
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 8010b1c:	492c      	ldr	r1, [pc, #176]	; (8010bd0 <dcd_edpt_open+0x150>)
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010b1e:	ea42 020c 	orr.w	r2, r2, ip
 8010b22:	502a      	str	r2, [r5, r0]
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 8010b24:	2001      	movs	r0, #1
 8010b26:	69ca      	ldr	r2, [r1, #28]
 8010b28:	fa00 f303 	lsl.w	r3, r0, r3
 8010b2c:	4313      	orrs	r3, r2
 8010b2e:	61cb      	str	r3, [r1, #28]
}
 8010b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 8010b34:	0052      	lsls	r2, r2, #1
    if (usb_otg->GRXFSIZ < sz)
 8010b36:	4c24      	ldr	r4, [pc, #144]	; (8010bc8 <dcd_edpt_open+0x148>)
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 8010b38:	3221      	adds	r2, #33	; 0x21
    if (usb_otg->GRXFSIZ < sz)
 8010b3a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010b3c:	4295      	cmp	r5, r2
 8010b3e:	d206      	bcs.n	8010b4e <dcd_edpt_open+0xce>
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 8010b40:	4d24      	ldr	r5, [pc, #144]	; (8010bd4 <dcd_edpt_open+0x154>)
 8010b42:	882d      	ldrh	r5, [r5, #0]
 8010b44:	4415      	add	r5, r2
 8010b46:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8010b4a:	dc32      	bgt.n	8010bb2 <dcd_edpt_open+0x132>
      usb_otg->GRXFSIZ = sz;
 8010b4c:	6262      	str	r2, [r4, #36]	; 0x24
        (desc_edpt->bmAttributes.xfer << USB_OTG_DOEPCTL_EPTYP_Pos)   |
 8010b4e:	78ca      	ldrb	r2, [r1, #3]
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8010b50:	015d      	lsls	r5, r3, #5
 8010b52:	4821      	ldr	r0, [pc, #132]	; (8010bd8 <dcd_edpt_open+0x158>)
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8010b54:	3310      	adds	r3, #16
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8010b56:	f002 0103 	and.w	r1, r2, #3
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8010b5a:	4c1d      	ldr	r4, [pc, #116]	; (8010bd0 <dcd_edpt_open+0x150>)
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8010b5c:	582e      	ldr	r6, [r5, r0]
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8010b5e:	2901      	cmp	r1, #1
 8010b60:	bf14      	ite	ne
 8010b62:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8010b66:	2200      	moveq	r2, #0
 8010b68:	ea4c 0202 	orr.w	r2, ip, r2
 8010b6c:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8010b70:	4332      	orrs	r2, r6
 8010b72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010b76:	502a      	str	r2, [r5, r0]
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8010b78:	2001      	movs	r0, #1
 8010b7a:	69e2      	ldr	r2, [r4, #28]
 8010b7c:	fa00 f303 	lsl.w	r3, r0, r3
 8010b80:	4313      	orrs	r3, r2
 8010b82:	61e3      	str	r3, [r4, #28]
}
 8010b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TU_ASSERT(epnum < EP_MAX);
 8010b88:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010b8c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010b90:	07d9      	lsls	r1, r3, #31
 8010b92:	d502      	bpl.n	8010b9a <dcd_edpt_open+0x11a>
 8010b94:	be00      	bkpt	0x0000
 8010b96:	2000      	movs	r0, #0
 8010b98:	4770      	bx	lr
 8010b9a:	2000      	movs	r0, #0
}
 8010b9c:	4770      	bx	lr
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 8010b9e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010ba2:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010ba6:	07db      	lsls	r3, r3, #31
 8010ba8:	d500      	bpl.n	8010bac <dcd_edpt_open+0x12c>
 8010baa:	be00      	bkpt	0x0000
 8010bac:	2000      	movs	r0, #0
}
 8010bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 8010bb2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010bb6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010bba:	07da      	lsls	r2, r3, #31
 8010bbc:	d5f6      	bpl.n	8010bac <dcd_edpt_open+0x12c>
 8010bbe:	be00      	bkpt	0x0000
 8010bc0:	e7b6      	b.n	8010b30 <dcd_edpt_open+0xb0>
 8010bc2:	bf00      	nop
 8010bc4:	2400d128 	.word	0x2400d128
 8010bc8:	40080000 	.word	0x40080000
 8010bcc:	40080900 	.word	0x40080900
 8010bd0:	40080800 	.word	0x40080800
 8010bd4:	2400d114 	.word	0x2400d114
 8010bd8:	40080b00 	.word	0x40080b00

08010bdc <dcd_edpt_close_all>:
{
 8010bdc:	b430      	push	{r4, r5}
    out_ep[n].DOEPCTL = 0;
 8010bde:	2300      	movs	r3, #0
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010be0:	4a23      	ldr	r2, [pc, #140]	; (8010c70 <dcd_edpt_close_all+0x94>)
    out_ep[n].DOEPCTL = 0;
 8010be2:	4824      	ldr	r0, [pc, #144]	; (8010c74 <dcd_edpt_close_all+0x98>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8010be4:	f04f 1501 	mov.w	r5, #65537	; 0x10001
    in_ep[n].DIEPCTL = 0;
 8010be8:	4923      	ldr	r1, [pc, #140]	; (8010c78 <dcd_edpt_close_all+0x9c>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8010bea:	4c24      	ldr	r4, [pc, #144]	; (8010c7c <dcd_edpt_close_all+0xa0>)
    in_ep[n].DIEPCTL = 0;
 8010bec:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010bf0:	8553      	strh	r3, [r2, #42]	; 0x2a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010bf2:	8753      	strh	r3, [r2, #58]	; 0x3a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010bf4:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010bf8:	f8a2 305a 	strh.w	r3, [r2, #90]	; 0x5a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010bfc:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010c00:	f8a2 307a 	strh.w	r3, [r2, #122]	; 0x7a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010c04:	f8a2 308a 	strh.w	r3, [r2, #138]	; 0x8a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010c08:	f8a2 309a 	strh.w	r3, [r2, #154]	; 0x9a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010c0c:	f8a2 30aa 	strh.w	r3, [r2, #170]	; 0xaa
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010c10:	f8a2 30ba 	strh.w	r3, [r2, #186]	; 0xba
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010c14:	f8a2 30ca 	strh.w	r3, [r2, #202]	; 0xca
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010c18:	f8a2 30da 	strh.w	r3, [r2, #218]	; 0xda
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010c1c:	f8a2 30ea 	strh.w	r3, [r2, #234]	; 0xea
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010c20:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010c24:	f8a2 310a 	strh.w	r3, [r2, #266]	; 0x10a
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8010c28:	61e5      	str	r5, [r4, #28]
    out_ep[n].DOEPCTL = 0;
 8010c2a:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
    in_ep[n].DIEPCTL = 0;
 8010c2e:	620b      	str	r3, [r1, #32]
    out_ep[n].DOEPCTL = 0;
 8010c30:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
    in_ep[n].DIEPCTL = 0;
 8010c34:	640b      	str	r3, [r1, #64]	; 0x40
    out_ep[n].DOEPCTL = 0;
 8010c36:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
    in_ep[n].DIEPCTL = 0;
 8010c3a:	660b      	str	r3, [r1, #96]	; 0x60
    out_ep[n].DOEPCTL = 0;
 8010c3c:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    in_ep[n].DIEPCTL = 0;
 8010c40:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    out_ep[n].DOEPCTL = 0;
 8010c44:	f8c0 31a0 	str.w	r3, [r0, #416]	; 0x1a0
    in_ep[n].DIEPCTL = 0;
 8010c48:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
    out_ep[n].DOEPCTL = 0;
 8010c4c:	f8c0 31c0 	str.w	r3, [r0, #448]	; 0x1c0
    in_ep[n].DIEPCTL = 0;
 8010c50:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
    out_ep[n].DOEPCTL = 0;
 8010c54:	f8c0 31e0 	str.w	r3, [r0, #480]	; 0x1e0
    in_ep[n].DIEPCTL = 0;
 8010c58:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
    out_ep[n].DOEPCTL = 0;
 8010c5c:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  _allocated_fifo_words_tx = 16;
 8010c60:	4907      	ldr	r1, [pc, #28]	; (8010c80 <dcd_edpt_close_all+0xa4>)
    in_ep[n].DIEPCTL = 0;
 8010c62:	6003      	str	r3, [r0, #0]
  _allocated_fifo_words_tx = 16;
 8010c64:	2010      	movs	r0, #16
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010c66:	f8a2 311a 	strh.w	r3, [r2, #282]	; 0x11a
  _allocated_fifo_words_tx = 16;
 8010c6a:	8008      	strh	r0, [r1, #0]
}
 8010c6c:	bc30      	pop	{r4, r5}
 8010c6e:	4770      	bx	lr
 8010c70:	2400d128 	.word	0x2400d128
 8010c74:	40080b00 	.word	0x40080b00
 8010c78:	40080900 	.word	0x40080900
 8010c7c:	40080800 	.word	0x40080800
 8010c80:	2400d114 	.word	0x2400d114

08010c84 <dcd_edpt_xfer>:
{
 8010c84:	b4f0      	push	{r4, r5, r6, r7}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010c86:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  xfer->buffer      = buffer;
 8010c8a:	4d69      	ldr	r5, [pc, #420]	; (8010e30 <dcd_edpt_xfer+0x1ac>)
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010c8c:	09ce      	lsrs	r6, r1, #7
  xfer->ff          = NULL;
 8010c8e:	2700      	movs	r7, #0
  xfer->buffer      = buffer;
 8010c90:	0060      	lsls	r0, r4, #1
 8010c92:	eb00 11d1 	add.w	r1, r0, r1, lsr #7
 8010c96:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 8010c9a:	0109      	lsls	r1, r1, #4
  xfer->ff          = NULL;
 8010c9c:	6047      	str	r7, [r0, #4]
  xfer->buffer      = buffer;
 8010c9e:	506a      	str	r2, [r5, r1]
  xfer->total_len   = total_bytes;
 8010ca0:	8103      	strh	r3, [r0, #8]
  if(epnum == 0) {
 8010ca2:	2c00      	cmp	r4, #0
 8010ca4:	d044      	beq.n	8010d30 <dcd_edpt_xfer+0xac>
    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
    return true;
  }

  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010ca6:	8942      	ldrh	r2, [r0, #10]
 8010ca8:	fbb3 f1f2 	udiv	r1, r3, r2
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8010cac:	fb02 3211 	mls	r2, r2, r1, r3
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010cb0:	b289      	uxth	r1, r1

  // Zero-size packet is special case.
  if(short_packet_size > 0 || (total_bytes == 0)) {
 8010cb2:	b292      	uxth	r2, r2
 8010cb4:	b9da      	cbnz	r2, 8010cee <dcd_edpt_xfer+0x6a>
 8010cb6:	b1d3      	cbz	r3, 8010cee <dcd_edpt_xfer+0x6a>
  if(dir == TUSB_DIR_IN) {
 8010cb8:	b9ee      	cbnz	r6, 8010cf6 <dcd_edpt_xfer+0x72>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8010cba:	485e      	ldr	r0, [pc, #376]	; (8010e34 <dcd_edpt_xfer+0x1b0>)
 8010cbc:	0166      	lsls	r6, r4, #5
 8010cbe:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8010cc2:	6917      	ldr	r7, [r2, #16]
 8010cc4:	f007 4760 	and.w	r7, r7, #3758096384	; 0xe0000000
 8010cc8:	6117      	str	r7, [r2, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8010cca:	6917      	ldr	r7, [r2, #16]
 8010ccc:	433b      	orrs	r3, r7
 8010cce:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
 8010cd2:	6113      	str	r3, [r2, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8010cd4:	5833      	ldr	r3, [r6, r0]
 8010cd6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010cda:	5033      	str	r3, [r6, r0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010cdc:	5833      	ldr	r3, [r6, r0]
 8010cde:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8010ce2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010ce6:	d053      	beq.n	8010d90 <dcd_edpt_xfer+0x10c>

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}
 8010ce8:	2001      	movs	r0, #1
 8010cea:	bcf0      	pop	{r4, r5, r6, r7}
 8010cec:	4770      	bx	lr
    num_packets++;
 8010cee:	3101      	adds	r1, #1
 8010cf0:	b289      	uxth	r1, r1
  if(dir == TUSB_DIR_IN) {
 8010cf2:	2e00      	cmp	r6, #0
 8010cf4:	d0e1      	beq.n	8010cba <dcd_edpt_xfer+0x36>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010cf6:	4a50      	ldr	r2, [pc, #320]	; (8010e38 <dcd_edpt_xfer+0x1b4>)
 8010cf8:	0160      	lsls	r0, r4, #5
 8010cfa:	ea43 41c1 	orr.w	r1, r3, r1, lsl #19
 8010cfe:	eb02 1644 	add.w	r6, r2, r4, lsl #5
 8010d02:	6131      	str	r1, [r6, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010d04:	5881      	ldr	r1, [r0, r2]
 8010d06:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 8010d0a:	5081      	str	r1, [r0, r2]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010d0c:	5881      	ldr	r1, [r0, r2]
 8010d0e:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 8010d12:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8010d16:	d04d      	beq.n	8010db4 <dcd_edpt_xfer+0x130>
    if(total_bytes != 0) {
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d0e5      	beq.n	8010ce8 <dcd_edpt_xfer+0x64>
      dev->DIEPEMPMSK |= (1 << epnum);
 8010d1c:	4a47      	ldr	r2, [pc, #284]	; (8010e3c <dcd_edpt_xfer+0x1b8>)
 8010d1e:	2301      	movs	r3, #1
}
 8010d20:	2001      	movs	r0, #1
      dev->DIEPEMPMSK |= (1 << epnum);
 8010d22:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8010d24:	fa03 f404 	lsl.w	r4, r3, r4
 8010d28:	430c      	orrs	r4, r1
 8010d2a:	6354      	str	r4, [r2, #52]	; 0x34
}
 8010d2c:	bcf0      	pop	{r4, r5, r6, r7}
 8010d2e:	4770      	bx	lr
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 8010d30:	eb05 1206 	add.w	r2, r5, r6, lsl #4
    ep0_pending[dir] -= total_bytes;
 8010d34:	4942      	ldr	r1, [pc, #264]	; (8010e40 <dcd_edpt_xfer+0x1bc>)
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010d36:	8952      	ldrh	r2, [r2, #10]
 8010d38:	429a      	cmp	r2, r3
 8010d3a:	bf28      	it	cs
 8010d3c:	461a      	movcs	r2, r3
 8010d3e:	1a9b      	subs	r3, r3, r2
 8010d40:	f821 3016 	strh.w	r3, [r1, r6, lsl #1]
  if(dir == TUSB_DIR_IN) {
 8010d44:	2e00      	cmp	r6, #0
 8010d46:	d149      	bne.n	8010ddc <dcd_edpt_xfer+0x158>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8010d48:	4b3a      	ldr	r3, [pc, #232]	; (8010e34 <dcd_edpt_xfer+0x1b0>)
 8010d4a:	6919      	ldr	r1, [r3, #16]
 8010d4c:	f001 4160 	and.w	r1, r1, #3758096384	; 0xe0000000
 8010d50:	6119      	str	r1, [r3, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8010d52:	6919      	ldr	r1, [r3, #16]
 8010d54:	430a      	orrs	r2, r1
 8010d56:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8010d5a:	611a      	str	r2, [r3, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8010d5c:	681a      	ldr	r2, [r3, #0]
 8010d5e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8010d62:	601a      	str	r2, [r3, #0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010d64:	681a      	ldr	r2, [r3, #0]
 8010d66:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8010d6a:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8010d6e:	d1bb      	bne.n	8010ce8 <dcd_edpt_xfer+0x64>
 8010d70:	7b2a      	ldrb	r2, [r5, #12]
 8010d72:	2a01      	cmp	r2, #1
 8010d74:	d1b8      	bne.n	8010ce8 <dcd_edpt_xfer+0x64>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010d76:	4a31      	ldr	r2, [pc, #196]	; (8010e3c <dcd_edpt_xfer+0x1b8>)
 8010d78:	6891      	ldr	r1, [r2, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8010d7a:	681a      	ldr	r2, [r3, #0]
 8010d7c:	f411 7f80 	tst.w	r1, #256	; 0x100
 8010d80:	bf14      	ite	ne
 8010d82:	f04f 5180 	movne.w	r1, #268435456	; 0x10000000
 8010d86:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8010d8a:	430a      	orrs	r2, r1
 8010d8c:	601a      	str	r2, [r3, #0]
 8010d8e:	e7ab      	b.n	8010ce8 <dcd_edpt_xfer+0x64>
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010d90:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8010d94:	7b23      	ldrb	r3, [r4, #12]
 8010d96:	2b01      	cmp	r3, #1
 8010d98:	d1a6      	bne.n	8010ce8 <dcd_edpt_xfer+0x64>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010d9a:	4b28      	ldr	r3, [pc, #160]	; (8010e3c <dcd_edpt_xfer+0x1b8>)
 8010d9c:	689a      	ldr	r2, [r3, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8010d9e:	5833      	ldr	r3, [r6, r0]
 8010da0:	f412 7f80 	tst.w	r2, #256	; 0x100
 8010da4:	bf14      	ite	ne
 8010da6:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8010daa:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8010dae:	4313      	orrs	r3, r2
 8010db0:	5033      	str	r3, [r6, r0]
 8010db2:	e799      	b.n	8010ce8 <dcd_edpt_xfer+0x64>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010db4:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 8010db8:	7f29      	ldrb	r1, [r5, #28]
 8010dba:	2901      	cmp	r1, #1
 8010dbc:	d1ac      	bne.n	8010d18 <dcd_edpt_xfer+0x94>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010dbe:	491f      	ldr	r1, [pc, #124]	; (8010e3c <dcd_edpt_xfer+0x1b8>)
 8010dc0:	6889      	ldr	r1, [r1, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010dc2:	f411 7f80 	tst.w	r1, #256	; 0x100
 8010dc6:	5881      	ldr	r1, [r0, r2]
 8010dc8:	bf14      	ite	ne
 8010dca:	f04f 5580 	movne.w	r5, #268435456	; 0x10000000
 8010dce:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 8010dd2:	4329      	orrs	r1, r5
 8010dd4:	5081      	str	r1, [r0, r2]
    if(total_bytes != 0) {
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d086      	beq.n	8010ce8 <dcd_edpt_xfer+0x64>
 8010dda:	e79f      	b.n	8010d1c <dcd_edpt_xfer+0x98>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010ddc:	4b16      	ldr	r3, [pc, #88]	; (8010e38 <dcd_edpt_xfer+0x1b4>)
 8010dde:	f442 2100 	orr.w	r1, r2, #524288	; 0x80000
 8010de2:	6119      	str	r1, [r3, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010de4:	6819      	ldr	r1, [r3, #0]
 8010de6:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 8010dea:	6019      	str	r1, [r3, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010dec:	6819      	ldr	r1, [r3, #0]
 8010dee:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 8010df2:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8010df6:	d008      	beq.n	8010e0a <dcd_edpt_xfer+0x186>
    if(total_bytes != 0) {
 8010df8:	2a00      	cmp	r2, #0
 8010dfa:	f43f af75 	beq.w	8010ce8 <dcd_edpt_xfer+0x64>
      dev->DIEPEMPMSK |= (1 << epnum);
 8010dfe:	4a0f      	ldr	r2, [pc, #60]	; (8010e3c <dcd_edpt_xfer+0x1b8>)
 8010e00:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8010e02:	f043 0301 	orr.w	r3, r3, #1
 8010e06:	6353      	str	r3, [r2, #52]	; 0x34
 8010e08:	e76e      	b.n	8010ce8 <dcd_edpt_xfer+0x64>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010e0a:	7f29      	ldrb	r1, [r5, #28]
 8010e0c:	2901      	cmp	r1, #1
 8010e0e:	d1f3      	bne.n	8010df8 <dcd_edpt_xfer+0x174>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010e10:	490a      	ldr	r1, [pc, #40]	; (8010e3c <dcd_edpt_xfer+0x1b8>)
 8010e12:	6888      	ldr	r0, [r1, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010e14:	6819      	ldr	r1, [r3, #0]
 8010e16:	f410 7f80 	tst.w	r0, #256	; 0x100
 8010e1a:	bf14      	ite	ne
 8010e1c:	f04f 5080 	movne.w	r0, #268435456	; 0x10000000
 8010e20:	f04f 5000 	moveq.w	r0, #536870912	; 0x20000000
 8010e24:	4301      	orrs	r1, r0
 8010e26:	6019      	str	r1, [r3, #0]
    if(total_bytes != 0) {
 8010e28:	2a00      	cmp	r2, #0
 8010e2a:	f43f af5d 	beq.w	8010ce8 <dcd_edpt_xfer+0x64>
 8010e2e:	e7e6      	b.n	8010dfe <dcd_edpt_xfer+0x17a>
 8010e30:	2400d128 	.word	0x2400d128
 8010e34:	40080b00 	.word	0x40080b00
 8010e38:	40080900 	.word	0x40080900
 8010e3c:	40080800 	.word	0x40080800
 8010e40:	2400d120 	.word	0x2400d120

08010e44 <dcd_edpt_xfer_fifo>:
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo (uint8_t rhport, uint8_t ep_addr, tu_fifo_t * ff, uint16_t total_bytes)
{
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 8010e44:	88d0      	ldrh	r0, [r2, #6]
 8010e46:	f3c0 000e 	ubfx	r0, r0, #0, #15
 8010e4a:	2801      	cmp	r0, #1
 8010e4c:	d00a      	beq.n	8010e64 <dcd_edpt_xfer_fifo+0x20>
 8010e4e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010e52:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 8010e56:	f010 0001 	ands.w	r0, r0, #1
 8010e5a:	d002      	beq.n	8010e62 <dcd_edpt_xfer_fifo+0x1e>
 8010e5c:	be00      	bkpt	0x0000
 8010e5e:	2000      	movs	r0, #0
 8010e60:	4770      	bx	lr

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}
 8010e62:	4770      	bx	lr
{
 8010e64:	b4f0      	push	{r4, r5, r6, r7}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010e66:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  xfer->buffer      = NULL;
 8010e6a:	4d44      	ldr	r5, [pc, #272]	; (8010f7c <dcd_edpt_xfer_fifo+0x138>)
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010e6c:	09ce      	lsrs	r6, r1, #7
 8010e6e:	2700      	movs	r7, #0
 8010e70:	0060      	lsls	r0, r4, #1
 8010e72:	eb00 11d1 	add.w	r1, r0, r1, lsr #7
 8010e76:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 8010e7a:	0109      	lsls	r1, r1, #4
  xfer->ff          = ff;
 8010e7c:	6042      	str	r2, [r0, #4]
  xfer->buffer      = NULL;
 8010e7e:	506f      	str	r7, [r5, r1]
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010e80:	8941      	ldrh	r1, [r0, #10]
  xfer->total_len   = total_bytes;
 8010e82:	8103      	strh	r3, [r0, #8]
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010e84:	fbb3 f2f1 	udiv	r2, r3, r1
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8010e88:	fb01 3112 	mls	r1, r1, r2, r3
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010e8c:	b292      	uxth	r2, r2
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8010e8e:	b289      	uxth	r1, r1
 8010e90:	bb61      	cbnz	r1, 8010eec <dcd_edpt_xfer_fifo+0xa8>
 8010e92:	b35b      	cbz	r3, 8010eec <dcd_edpt_xfer_fifo+0xa8>
  if(epnum == 0) {
 8010e94:	b95c      	cbnz	r4, 8010eae <dcd_edpt_xfer_fifo+0x6a>
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 8010e96:	483a      	ldr	r0, [pc, #232]	; (8010f80 <dcd_edpt_xfer_fifo+0x13c>)
 8010e98:	eb05 1306 	add.w	r3, r5, r6, lsl #4
 8010e9c:	f830 1016 	ldrh.w	r1, [r0, r6, lsl #1]
 8010ea0:	895b      	ldrh	r3, [r3, #10]
 8010ea2:	428b      	cmp	r3, r1
 8010ea4:	bf28      	it	cs
 8010ea6:	460b      	movcs	r3, r1
    ep0_pending[dir] -= total_bytes;
 8010ea8:	1ac9      	subs	r1, r1, r3
 8010eaa:	f820 1016 	strh.w	r1, [r0, r6, lsl #1]
  if(dir == TUSB_DIR_IN) {
 8010eae:	bb06      	cbnz	r6, 8010ef2 <dcd_edpt_xfer_fifo+0xae>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8010eb0:	4e34      	ldr	r6, [pc, #208]	; (8010f84 <dcd_edpt_xfer_fifo+0x140>)
 8010eb2:	ea4f 1c44 	mov.w	ip, r4, lsl #5
 8010eb6:	eb06 1044 	add.w	r0, r6, r4, lsl #5
 8010eba:	6901      	ldr	r1, [r0, #16]
 8010ebc:	f001 4160 	and.w	r1, r1, #3758096384	; 0xe0000000
 8010ec0:	6101      	str	r1, [r0, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8010ec2:	6901      	ldr	r1, [r0, #16]
 8010ec4:	ea41 42c2 	orr.w	r2, r1, r2, lsl #19
 8010ec8:	4313      	orrs	r3, r2
 8010eca:	6103      	str	r3, [r0, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8010ecc:	f85c 3006 	ldr.w	r3, [ip, r6]
 8010ed0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010ed4:	f84c 3006 	str.w	r3, [ip, r6]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010ed8:	f85c 3006 	ldr.w	r3, [ip, r6]
 8010edc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8010ee0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010ee4:	d032      	beq.n	8010f4c <dcd_edpt_xfer_fifo+0x108>
  return true;
 8010ee6:	2001      	movs	r0, #1
}
 8010ee8:	bcf0      	pop	{r4, r5, r6, r7}
 8010eea:	4770      	bx	lr
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8010eec:	3201      	adds	r2, #1
 8010eee:	b292      	uxth	r2, r2
 8010ef0:	e7d0      	b.n	8010e94 <dcd_edpt_xfer_fifo+0x50>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010ef2:	4925      	ldr	r1, [pc, #148]	; (8010f88 <dcd_edpt_xfer_fifo+0x144>)
 8010ef4:	0160      	lsls	r0, r4, #5
 8010ef6:	ea43 42c2 	orr.w	r2, r3, r2, lsl #19
 8010efa:	eb01 1644 	add.w	r6, r1, r4, lsl #5
 8010efe:	6132      	str	r2, [r6, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010f00:	5842      	ldr	r2, [r0, r1]
 8010f02:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8010f06:	5042      	str	r2, [r0, r1]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f08:	5842      	ldr	r2, [r0, r1]
 8010f0a:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8010f0e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8010f12:	d009      	beq.n	8010f28 <dcd_edpt_xfer_fifo+0xe4>
    if(total_bytes != 0) {
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d0e6      	beq.n	8010ee6 <dcd_edpt_xfer_fifo+0xa2>
      dev->DIEPEMPMSK |= (1 << epnum);
 8010f18:	4b1c      	ldr	r3, [pc, #112]	; (8010f8c <dcd_edpt_xfer_fifo+0x148>)
 8010f1a:	2001      	movs	r0, #1
 8010f1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010f1e:	fa00 f404 	lsl.w	r4, r0, r4
 8010f22:	4314      	orrs	r4, r2
 8010f24:	635c      	str	r4, [r3, #52]	; 0x34
 8010f26:	e7df      	b.n	8010ee8 <dcd_edpt_xfer_fifo+0xa4>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f28:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 8010f2c:	7f2a      	ldrb	r2, [r5, #28]
 8010f2e:	2a01      	cmp	r2, #1
 8010f30:	d1f0      	bne.n	8010f14 <dcd_edpt_xfer_fifo+0xd0>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010f32:	4a16      	ldr	r2, [pc, #88]	; (8010f8c <dcd_edpt_xfer_fifo+0x148>)
 8010f34:	6892      	ldr	r2, [r2, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010f36:	f412 7f80 	tst.w	r2, #256	; 0x100
 8010f3a:	5842      	ldr	r2, [r0, r1]
 8010f3c:	bf14      	ite	ne
 8010f3e:	f04f 5580 	movne.w	r5, #268435456	; 0x10000000
 8010f42:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 8010f46:	432a      	orrs	r2, r5
 8010f48:	5042      	str	r2, [r0, r1]
 8010f4a:	e7e3      	b.n	8010f14 <dcd_edpt_xfer_fifo+0xd0>
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f4c:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8010f50:	7b20      	ldrb	r0, [r4, #12]
 8010f52:	2801      	cmp	r0, #1
 8010f54:	d1c7      	bne.n	8010ee6 <dcd_edpt_xfer_fifo+0xa2>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010f56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010f5a:	f503 2381 	add.w	r3, r3, #264192	; 0x40800
 8010f5e:	689a      	ldr	r2, [r3, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8010f60:	f85c 3006 	ldr.w	r3, [ip, r6]
 8010f64:	f412 7f80 	tst.w	r2, #256	; 0x100
 8010f68:	bf14      	ite	ne
 8010f6a:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8010f6e:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8010f72:	4313      	orrs	r3, r2
 8010f74:	f84c 3006 	str.w	r3, [ip, r6]
 8010f78:	e7b6      	b.n	8010ee8 <dcd_edpt_xfer_fifo+0xa4>
 8010f7a:	bf00      	nop
 8010f7c:	2400d128 	.word	0x2400d128
 8010f80:	2400d120 	.word	0x2400d120
 8010f84:	40080b00 	.word	0x40080b00
 8010f88:	40080900 	.word	0x40080900
 8010f8c:	40080800 	.word	0x40080800

08010f90 <dcd_edpt_close>:
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  if(dir == TUSB_DIR_IN) {
 8010f90:	09cb      	lsrs	r3, r1, #7
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010f92:	f001 007f 	and.w	r0, r1, #127	; 0x7f

/**
 * Close an endpoint.
 */
void dcd_edpt_close (uint8_t rhport, uint8_t ep_addr)
{
 8010f96:	b430      	push	{r4, r5}
  if(dir == TUSB_DIR_IN) {
 8010f98:	d132      	bne.n	8011000 <dcd_edpt_close+0x70>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 8010f9a:	b970      	cbnz	r0, 8010fba <dcd_edpt_close+0x2a>
 8010f9c:	4b42      	ldr	r3, [pc, #264]	; (80110a8 <dcd_edpt_close+0x118>)
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 8010f9e:	681a      	ldr	r2, [r3, #0]
 8010fa0:	601a      	str	r2, [r3, #0]
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_disable(rhport, ep_addr, false);

  // Update max_size
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 8010fa2:	4b42      	ldr	r3, [pc, #264]	; (80110ac <dcd_edpt_close+0x11c>)
 8010fa4:	2200      	movs	r2, #0
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
    _allocated_fifo_words_tx -= fifo_size;
  }
  else
  {
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 8010fa6:	4942      	ldr	r1, [pc, #264]	; (80110b0 <dcd_edpt_close+0x120>)
 8010fa8:	f04f 0c01 	mov.w	ip, #1
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 8010fac:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 8010fb0:	f881 c000 	strb.w	ip, [r1]
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 8010fb4:	8142      	strh	r2, [r0, #10]
  }
}
 8010fb6:	bc30      	pop	{r4, r5}
 8010fb8:	4770      	bx	lr
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 8010fba:	4c3b      	ldr	r4, [pc, #236]	; (80110a8 <dcd_edpt_close+0x118>)
 8010fbc:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8010fc0:	f85c 2004 	ldr.w	r2, [ip, r4]
 8010fc4:	eb04 1340 	add.w	r3, r4, r0, lsl #5
 8010fc8:	2a00      	cmp	r2, #0
 8010fca:	dae8      	bge.n	8010f9e <dcd_edpt_close+0xe>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 8010fcc:	4d39      	ldr	r5, [pc, #228]	; (80110b4 <dcd_edpt_close+0x124>)
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 8010fce:	493a      	ldr	r1, [pc, #232]	; (80110b8 <dcd_edpt_close+0x128>)
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 8010fd0:	686a      	ldr	r2, [r5, #4]
 8010fd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010fd6:	606a      	str	r2, [r5, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 8010fd8:	694a      	ldr	r2, [r1, #20]
 8010fda:	0615      	lsls	r5, r2, #24
 8010fdc:	d5fc      	bpl.n	8010fd8 <dcd_edpt_close+0x48>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 8010fde:	f85c 2004 	ldr.w	r2, [ip, r4]
 8010fe2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8010fe6:	f84c 2004 	str.w	r2, [ip, r4]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 8010fea:	689a      	ldr	r2, [r3, #8]
 8010fec:	0792      	lsls	r2, r2, #30
 8010fee:	d5fc      	bpl.n	8010fea <dcd_edpt_close+0x5a>
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 8010ff0:	4a30      	ldr	r2, [pc, #192]	; (80110b4 <dcd_edpt_close+0x124>)
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 8010ff2:	2102      	movs	r1, #2
 8010ff4:	6099      	str	r1, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 8010ff6:	6853      	ldr	r3, [r2, #4]
 8010ff8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010ffc:	6053      	str	r3, [r2, #4]
 8010ffe:	e7d0      	b.n	8010fa2 <dcd_edpt_close+0x12>
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 8011000:	2800      	cmp	r0, #0
 8011002:	d033      	beq.n	801106c <dcd_edpt_close+0xdc>
 8011004:	4a2d      	ldr	r2, [pc, #180]	; (80110bc <dcd_edpt_close+0x12c>)
 8011006:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 801100a:	b204      	sxth	r4, r0
 801100c:	f85c 1002 	ldr.w	r1, [ip, r2]
 8011010:	eb02 1340 	add.w	r3, r2, r0, lsl #5
 8011014:	2900      	cmp	r1, #0
 8011016:	db31      	blt.n	801107c <dcd_edpt_close+0xec>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 8011018:	6819      	ldr	r1, [r3, #0]
 801101a:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801101e:	6019      	str	r1, [r3, #0]
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 8011020:	4a25      	ldr	r2, [pc, #148]	; (80110b8 <dcd_edpt_close+0x128>)
 8011022:	6913      	ldr	r3, [r2, #16]
 8011024:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8011028:	6113      	str	r3, [r2, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 801102a:	6913      	ldr	r3, [r2, #16]
 801102c:	f043 0320 	orr.w	r3, r3, #32
 8011030:	6113      	str	r3, [r2, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 8011032:	6913      	ldr	r3, [r2, #16]
 8011034:	f013 0320 	ands.w	r3, r3, #32
 8011038:	d1fb      	bne.n	8011032 <dcd_edpt_close+0xa2>
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801103a:	491c      	ldr	r1, [pc, #112]	; (80110ac <dcd_edpt_close+0x11c>)
 801103c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8011040:	eb01 1040 	add.w	r0, r1, r0, lsl #5
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 8011044:	491e      	ldr	r1, [pc, #120]	; (80110c0 <dcd_edpt_close+0x130>)
    uint16_t const fifo_size = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXFD_Msk) >> USB_OTG_DIEPTXF_INEPTXFD_Pos;
 8011046:	f8d2 4100 	ldr.w	r4, [r2, #256]	; 0x100
    uint16_t const fifo_start = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXSA_Msk) >> USB_OTG_DIEPTXF_INEPTXSA_Pos;
 801104a:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801104e:	8343      	strh	r3, [r0, #26]
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 8011050:	880b      	ldrh	r3, [r1, #0]
 8011052:	b292      	uxth	r2, r2
 8011054:	f5c3 6080 	rsb	r0, r3, #1024	; 0x400
 8011058:	4282      	cmp	r2, r0
 801105a:	d00a      	beq.n	8011072 <dcd_edpt_close+0xe2>
 801105c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011060:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011064:	07db      	lsls	r3, r3, #31
 8011066:	d5a6      	bpl.n	8010fb6 <dcd_edpt_close+0x26>
 8011068:	be00      	bkpt	0x0000
 801106a:	e7a4      	b.n	8010fb6 <dcd_edpt_close+0x26>
 801106c:	4b13      	ldr	r3, [pc, #76]	; (80110bc <dcd_edpt_close+0x12c>)
 801106e:	4604      	mov	r4, r0
 8011070:	e7d2      	b.n	8011018 <dcd_edpt_close+0x88>
    _allocated_fifo_words_tx -= fifo_size;
 8011072:	eba3 4314 	sub.w	r3, r3, r4, lsr #16
}
 8011076:	bc30      	pop	{r4, r5}
    _allocated_fifo_words_tx -= fifo_size;
 8011078:	800b      	strh	r3, [r1, #0]
}
 801107a:	4770      	bx	lr
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801107c:	f85c 1002 	ldr.w	r1, [ip, r2]
 8011080:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011084:	f84c 1002 	str.w	r1, [ip, r2]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8011088:	6899      	ldr	r1, [r3, #8]
 801108a:	0649      	lsls	r1, r1, #25
 801108c:	d5fc      	bpl.n	8011088 <dcd_edpt_close+0xf8>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 801108e:	f85c 1002 	ldr.w	r1, [ip, r2]
 8011092:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8011096:	f84c 1002 	str.w	r1, [ip, r2]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 801109a:	6899      	ldr	r1, [r3, #8]
 801109c:	078a      	lsls	r2, r1, #30
 801109e:	d5fc      	bpl.n	801109a <dcd_edpt_close+0x10a>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 80110a0:	2202      	movs	r2, #2
 80110a2:	609a      	str	r2, [r3, #8]
 80110a4:	e7bc      	b.n	8011020 <dcd_edpt_close+0x90>
 80110a6:	bf00      	nop
 80110a8:	40080b00 	.word	0x40080b00
 80110ac:	2400d128 	.word	0x2400d128
 80110b0:	2400d116 	.word	0x2400d116
 80110b4:	40080800 	.word	0x40080800
 80110b8:	40080000 	.word	0x40080000
 80110bc:	40080900 	.word	0x40080900
 80110c0:	2400d114 	.word	0x2400d114

080110c4 <dcd_edpt_stall>:
  if(dir == TUSB_DIR_IN) {
 80110c4:	09ca      	lsrs	r2, r1, #7
 80110c6:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80110ca:	d12b      	bne.n	8011124 <dcd_edpt_stall+0x60>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 80110cc:	b92b      	cbnz	r3, 80110da <dcd_edpt_stall+0x16>
 80110ce:	4b30      	ldr	r3, [pc, #192]	; (8011190 <dcd_edpt_stall+0xcc>)
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 80110d0:	681a      	ldr	r2, [r3, #0]
 80110d2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80110d6:	601a      	str	r2, [r3, #0]
 80110d8:	4770      	bx	lr
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 80110da:	482d      	ldr	r0, [pc, #180]	; (8011190 <dcd_edpt_stall+0xcc>)
 80110dc:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 80110e0:	f85c 2000 	ldr.w	r2, [ip, r0]
 80110e4:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80110e8:	2a00      	cmp	r2, #0
 80110ea:	daf1      	bge.n	80110d0 <dcd_edpt_stall+0xc>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 80110ec:	4929      	ldr	r1, [pc, #164]	; (8011194 <dcd_edpt_stall+0xd0>)
 80110ee:	684a      	ldr	r2, [r1, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80110f0:	f5a1 6100 	sub.w	r1, r1, #2048	; 0x800
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 80110f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80110f8:	f8c1 2804 	str.w	r2, [r1, #2052]	; 0x804
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80110fc:	694a      	ldr	r2, [r1, #20]
 80110fe:	0612      	lsls	r2, r2, #24
 8011100:	d5fc      	bpl.n	80110fc <dcd_edpt_stall+0x38>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 8011102:	f85c 1000 	ldr.w	r1, [ip, r0]
 8011106:	4a24      	ldr	r2, [pc, #144]	; (8011198 <dcd_edpt_stall+0xd4>)
 8011108:	430a      	orrs	r2, r1
 801110a:	f84c 2000 	str.w	r2, [ip, r0]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 801110e:	689a      	ldr	r2, [r3, #8]
 8011110:	0792      	lsls	r2, r2, #30
 8011112:	d5fc      	bpl.n	801110e <dcd_edpt_stall+0x4a>
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 8011114:	4a1f      	ldr	r2, [pc, #124]	; (8011194 <dcd_edpt_stall+0xd0>)
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 8011116:	2102      	movs	r1, #2
 8011118:	6099      	str	r1, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 801111a:	6853      	ldr	r3, [r2, #4]
 801111c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011120:	6053      	str	r3, [r2, #4]
 8011122:	4770      	bx	lr

void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
 8011124:	b410      	push	{r4}
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 8011126:	b1db      	cbz	r3, 8011160 <dcd_edpt_stall+0x9c>
 8011128:	481c      	ldr	r0, [pc, #112]	; (801119c <dcd_edpt_stall+0xd8>)
 801112a:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 801112e:	f85c 1000 	ldr.w	r1, [ip, r0]
 8011132:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8011136:	2900      	cmp	r1, #0
 8011138:	db14      	blt.n	8011164 <dcd_edpt_stall+0xa0>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 801113a:	6811      	ldr	r1, [r2, #0]
 801113c:	f041 6102 	orr.w	r1, r1, #136314880	; 0x8200000
 8011140:	6011      	str	r1, [r2, #0]
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 8011142:	4a17      	ldr	r2, [pc, #92]	; (80111a0 <dcd_edpt_stall+0xdc>)
 8011144:	6911      	ldr	r1, [r2, #16]
 8011146:	ea41 1383 	orr.w	r3, r1, r3, lsl #6
 801114a:	6113      	str	r3, [r2, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 801114c:	6913      	ldr	r3, [r2, #16]
 801114e:	f043 0320 	orr.w	r3, r3, #32
 8011152:	6113      	str	r3, [r2, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 8011154:	6913      	ldr	r3, [r2, #16]
 8011156:	0699      	lsls	r1, r3, #26
 8011158:	d4fc      	bmi.n	8011154 <dcd_edpt_stall+0x90>
  dcd_edpt_disable(rhport, ep_addr, true);
}
 801115a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801115e:	4770      	bx	lr
 8011160:	4a0e      	ldr	r2, [pc, #56]	; (801119c <dcd_edpt_stall+0xd8>)
 8011162:	e7ea      	b.n	801113a <dcd_edpt_stall+0x76>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011164:	f85c 1000 	ldr.w	r1, [ip, r0]
 8011168:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801116c:	f84c 1000 	str.w	r1, [ip, r0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8011170:	6891      	ldr	r1, [r2, #8]
 8011172:	064c      	lsls	r4, r1, #25
 8011174:	d5fc      	bpl.n	8011170 <dcd_edpt_stall+0xac>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 8011176:	f85c 4000 	ldr.w	r4, [ip, r0]
 801117a:	4907      	ldr	r1, [pc, #28]	; (8011198 <dcd_edpt_stall+0xd4>)
 801117c:	4321      	orrs	r1, r4
 801117e:	f84c 1000 	str.w	r1, [ip, r0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 8011182:	6891      	ldr	r1, [r2, #8]
 8011184:	0788      	lsls	r0, r1, #30
 8011186:	d5fc      	bpl.n	8011182 <dcd_edpt_stall+0xbe>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 8011188:	2102      	movs	r1, #2
 801118a:	6091      	str	r1, [r2, #8]
 801118c:	e7d9      	b.n	8011142 <dcd_edpt_stall+0x7e>
 801118e:	bf00      	nop
 8011190:	40080b00 	.word	0x40080b00
 8011194:	40080800 	.word	0x40080800
 8011198:	40200000 	.word	0x40200000
 801119c:	40080900 	.word	0x40080900
 80111a0:	40080000 	.word	0x40080000

080111a4 <dcd_edpt_clear_stall>:

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  // Clear stall and reset data toggle
  if(dir == TUSB_DIR_IN) {
 80111a4:	09ca      	lsrs	r2, r1, #7
 80111a6:	f001 037f 	and.w	r3, r1, #127	; 0x7f
    in_ep[epnum].DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80111aa:	bf18      	it	ne
 80111ac:	4a06      	ldrne	r2, [pc, #24]	; (80111c8 <dcd_edpt_clear_stall+0x24>)
 80111ae:	ea4f 1343 	mov.w	r3, r3, lsl #5
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
  } else {
    out_ep[epnum].DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80111b2:	bf08      	it	eq
 80111b4:	4a05      	ldreq	r2, [pc, #20]	; (80111cc <dcd_edpt_clear_stall+0x28>)
 80111b6:	5899      	ldr	r1, [r3, r2]
 80111b8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 80111bc:	5099      	str	r1, [r3, r2]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80111be:	5899      	ldr	r1, [r3, r2]
 80111c0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80111c4:	5099      	str	r1, [r3, r2]
  }
}
 80111c6:	4770      	bx	lr
 80111c8:	40080900 	.word	0x40080900
 80111cc:	40080b00 	.word	0x40080b00

080111d0 <dcd_int_handler>:
    }
  }
}

void dcd_int_handler(uint8_t rhport)
{
 80111d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);

  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80111d4:	4c99      	ldr	r4, [pc, #612]	; (801143c <dcd_int_handler+0x26c>)
{
 80111d6:	b089      	sub	sp, #36	; 0x24
  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80111d8:	6965      	ldr	r5, [r4, #20]
 80111da:	69a3      	ldr	r3, [r4, #24]
{
 80111dc:	9001      	str	r0, [sp, #4]
  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80111de:	401d      	ands	r5, r3

  if(int_status & USB_OTG_GINTSTS_USBRST)
 80111e0:	04e9      	lsls	r1, r5, #19
 80111e2:	f100 813f 	bmi.w	8011464 <dcd_int_handler+0x294>
    // USBRST is start of reset.
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
    bus_reset(rhport);
  }

  if(int_status & USB_OTG_GINTSTS_ENUMDNE)
 80111e6:	04aa      	lsls	r2, r5, #18
 80111e8:	d532      	bpl.n	8011250 <dcd_int_handler+0x80>
  {
    // ENUMDNE is the end of reset where speed of the link is detected

    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 80111ea:	4b94      	ldr	r3, [pc, #592]	; (801143c <dcd_int_handler+0x26c>)
 80111ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 80111f0:	4993      	ldr	r1, [pc, #588]	; (8011440 <dcd_int_handler+0x270>)
    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 80111f2:	615a      	str	r2, [r3, #20]
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 80111f4:	6889      	ldr	r1, [r1, #8]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 80111f6:	f011 0f06 	tst.w	r1, #6
 80111fa:	d011      	beq.n	8011220 <dcd_int_handler+0x50>
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80111fc:	68d9      	ldr	r1, [r3, #12]
 80111fe:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 8011202:	60d9      	str	r1, [r3, #12]
    if ( SystemCoreClock >= 32000000U )
 8011204:	4b8f      	ldr	r3, [pc, #572]	; (8011444 <dcd_int_handler+0x274>)
 8011206:	4990      	ldr	r1, [pc, #576]	; (8011448 <dcd_int_handler+0x278>)
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	428b      	cmp	r3, r1
 801120c:	f0c0 82c5 	bcc.w	801179a <dcd_int_handler+0x5ca>
 8011210:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 8011214:	4889      	ldr	r0, [pc, #548]	; (801143c <dcd_int_handler+0x26c>)
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 8011216:	2100      	movs	r1, #0
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 8011218:	68c3      	ldr	r3, [r0, #12]
 801121a:	431a      	orrs	r2, r3
 801121c:	60c2      	str	r2, [r0, #12]
 801121e:	e008      	b.n	8011232 <dcd_int_handler+0x62>
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8011220:	68da      	ldr	r2, [r3, #12]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 8011222:	2102      	movs	r1, #2
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8011224:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8011228:	60da      	str	r2, [r3, #12]
    usb_otg->GUSBCFG |= (0x09 << USB_OTG_GUSBCFG_TRDT_Pos);
 801122a:	68da      	ldr	r2, [r3, #12]
 801122c:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8011230:	60da      	str	r2, [r3, #12]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8011232:	2300      	movs	r3, #0
  event.bus_reset.speed = speed;
  dcd_event_handler(&event, in_isr);
 8011234:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8011236:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801123a:	9307      	str	r3, [sp, #28]
  event.bus_reset.speed = speed;
 801123c:	f88d 1018 	strb.w	r1, [sp, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8011240:	2101      	movs	r1, #1
 8011242:	9b01      	ldr	r3, [sp, #4]
 8011244:	f88d 1015 	strb.w	r1, [sp, #21]
 8011248:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 801124c:	f7ff f80e 	bl	801026c <dcd_event_handler>

    set_turnaround(usb_otg, speed);
    dcd_event_bus_reset(rhport, speed, true);
  }

  if(int_status & USB_OTG_GINTSTS_USBSUSP)
 8011250:	052b      	lsls	r3, r5, #20
 8011252:	f100 80cb 	bmi.w	80113ec <dcd_int_handler+0x21c>
  {
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if(int_status & USB_OTG_GINTSTS_WKUINT)
 8011256:	2d00      	cmp	r5, #0
 8011258:	f2c0 80dd 	blt.w	8011416 <dcd_int_handler+0x246>
  }

  // TODO check USB_OTG_GINTSTS_DISCINT for disconnect detection
  // if(int_status & USB_OTG_GINTSTS_DISCINT)

  if(int_status & USB_OTG_GINTSTS_OTGINT)
 801125c:	076f      	lsls	r7, r5, #29
 801125e:	d506      	bpl.n	801126e <dcd_int_handler+0x9e>
  {
    // OTG INT bit is read-only
    uint32_t const otg_int = usb_otg->GOTGINT;
 8011260:	4b76      	ldr	r3, [pc, #472]	; (801143c <dcd_int_handler+0x26c>)
 8011262:	685c      	ldr	r4, [r3, #4]

    if (otg_int & USB_OTG_GOTGINT_SEDET)
 8011264:	0766      	lsls	r6, r4, #29
 8011266:	f100 82c2 	bmi.w	80117ee <dcd_int_handler+0x61e>
    {
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    usb_otg->GOTGINT = otg_int;
 801126a:	4b74      	ldr	r3, [pc, #464]	; (801143c <dcd_int_handler+0x26c>)
 801126c:	605c      	str	r4, [r3, #4]
  }

  if(int_status & USB_OTG_GINTSTS_SOF)
 801126e:	072c      	lsls	r4, r5, #28
 8011270:	f100 80a6 	bmi.w	80113c0 <dcd_int_handler+0x1f0>

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if(int_status & USB_OTG_GINTSTS_RXFLVL)
 8011274:	06e8      	lsls	r0, r5, #27
 8011276:	d528      	bpl.n	80112ca <dcd_int_handler+0xfa>
  {
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 8011278:	4f70      	ldr	r7, [pc, #448]	; (801143c <dcd_int_handler+0x26c>)
      _setup_packet[0] = (* rx_fifo);
 801127a:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8011460 <dcd_int_handler+0x290>
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 801127e:	69bb      	ldr	r3, [r7, #24]
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011280:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 801145c <dcd_int_handler+0x28c>
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 8011284:	f023 0310 	bic.w	r3, r3, #16
 8011288:	61bb      	str	r3, [r7, #24]
  uint32_t ctl_word = usb_otg->GRXSTSP;
 801128a:	6a3c      	ldr	r4, [r7, #32]
  switch(pktsts) {
 801128c:	f3c4 4343 	ubfx	r3, r4, #17, #4
  uint8_t epnum = (ctl_word &  USB_OTG_GRXSTSP_EPNUM_Msk) >>  USB_OTG_GRXSTSP_EPNUM_Pos;
 8011290:	f004 060f 	and.w	r6, r4, #15
  switch(pktsts) {
 8011294:	3b01      	subs	r3, #1
 8011296:	2b05      	cmp	r3, #5
 8011298:	d857      	bhi.n	801134a <dcd_int_handler+0x17a>
 801129a:	e8df f003 	tbb	[pc, r3]
 801129e:	2b09      	.short	0x2b09
 80112a0:	1f560309 	.word	0x1f560309
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 80112a4:	eb0a 1646 	add.w	r6, sl, r6, lsl #5
 80112a8:	6933      	ldr	r3, [r6, #16]
 80112aa:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80112ae:	6133      	str	r3, [r6, #16]

    // Loop until all available packets were handled
    do
    {
      handle_rxflvl_ints(rhport, out_ep);
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80112b0:	697b      	ldr	r3, [r7, #20]
 80112b2:	f013 0310 	ands.w	r3, r3, #16
 80112b6:	d1e8      	bne.n	801128a <dcd_int_handler+0xba>

    // Manage RX FIFO size
    if (_out_ep_closed)
 80112b8:	4964      	ldr	r1, [pc, #400]	; (801144c <dcd_int_handler+0x27c>)
 80112ba:	780a      	ldrb	r2, [r1, #0]
 80112bc:	2a00      	cmp	r2, #0
 80112be:	d150      	bne.n	8011362 <dcd_int_handler+0x192>

      // Disable flag
      _out_ep_closed = false;
    }

    usb_otg->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80112c0:	4a5e      	ldr	r2, [pc, #376]	; (801143c <dcd_int_handler+0x26c>)
 80112c2:	6993      	ldr	r3, [r2, #24]
 80112c4:	f043 0310 	orr.w	r3, r3, #16
 80112c8:	6193      	str	r3, [r2, #24]
  }

  // OUT endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 80112ca:	0328      	lsls	r0, r5, #12
 80112cc:	f100 81c1 	bmi.w	8011652 <dcd_int_handler+0x482>
    // OEPINT is read-only
    handle_epout_ints(rhport, dev, out_ep);
  }

  // IN endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 80112d0:	0368      	lsls	r0, r5, #13
 80112d2:	f100 8125 	bmi.w	8011520 <dcd_int_handler+0x350>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & USB_OTG_GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG2("      IISOIXFR!\r\n");
  //  }
}
 80112d6:	b009      	add	sp, #36	; 0x24
 80112d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      _setup_packet[0] = (* rx_fifo);
 80112dc:	f8db 2000 	ldr.w	r2, [fp]
 80112e0:	4b5b      	ldr	r3, [pc, #364]	; (8011450 <dcd_int_handler+0x280>)
 80112e2:	601a      	str	r2, [r3, #0]
      _setup_packet[1] = (* rx_fifo);
 80112e4:	f8db 2000 	ldr.w	r2, [fp]
 80112e8:	605a      	str	r2, [r3, #4]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80112ea:	697b      	ldr	r3, [r7, #20]
 80112ec:	f013 0310 	ands.w	r3, r3, #16
 80112f0:	d1cb      	bne.n	801128a <dcd_int_handler+0xba>
 80112f2:	e7e1      	b.n	80112b8 <dcd_int_handler+0xe8>
      if (xfer->ff)
 80112f4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 8011458 <dcd_int_handler+0x288>
  uint16_t bcnt = (ctl_word & USB_OTG_GRXSTSP_BCNT_Msk) >> USB_OTG_GRXSTSP_BCNT_Pos;
 80112f8:	f3c4 140a 	ubfx	r4, r4, #4, #11
      if (xfer->ff)
 80112fc:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8011300:	eb09 1346 	add.w	r3, r9, r6, lsl #5
 8011304:	6858      	ldr	r0, [r3, #4]
 8011306:	2800      	cmp	r0, #0
 8011308:	f000 8212 	beq.w	8011730 <dcd_int_handler+0x560>
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void *)(uintptr_t) rx_fifo, bcnt);
 801130c:	4622      	mov	r2, r4
 801130e:	4659      	mov	r1, fp
 8011310:	f7fe f9ac 	bl	800f66c <tu_fifo_write_n_const_addr_full_words>
      if(bcnt < xfer->max_size) {
 8011314:	44c8      	add	r8, r9
 8011316:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 801131a:	42a3      	cmp	r3, r4
 801131c:	d9c8      	bls.n	80112b0 <dcd_int_handler+0xe0>
        xfer->total_len -= (out_ep[epnum].DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DOEPTSIZ_XFRSIZ_Pos;
 801131e:	eb0a 1346 	add.w	r3, sl, r6, lsl #5
 8011322:	691a      	ldr	r2, [r3, #16]
 8011324:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8011328:	1a9b      	subs	r3, r3, r2
 801132a:	b29b      	uxth	r3, r3
 801132c:	f8a8 3008 	strh.w	r3, [r8, #8]
        if(epnum == 0) {
 8011330:	2e00      	cmp	r6, #0
 8011332:	d1bd      	bne.n	80112b0 <dcd_int_handler+0xe0>
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 8011334:	4a47      	ldr	r2, [pc, #284]	; (8011454 <dcd_int_handler+0x284>)
 8011336:	8811      	ldrh	r1, [r2, #0]
          ep0_pending[TUSB_DIR_OUT] = 0;
 8011338:	8016      	strh	r6, [r2, #0]
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 801133a:	1a5b      	subs	r3, r3, r1
 801133c:	f8a9 3008 	strh.w	r3, [r9, #8]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 8011340:	697b      	ldr	r3, [r7, #20]
 8011342:	f013 0310 	ands.w	r3, r3, #16
 8011346:	d1a0      	bne.n	801128a <dcd_int_handler+0xba>
 8011348:	e7b6      	b.n	80112b8 <dcd_int_handler+0xe8>
      TU_BREAKPOINT();
 801134a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801134e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011352:	07dc      	lsls	r4, r3, #31
 8011354:	d5ac      	bpl.n	80112b0 <dcd_int_handler+0xe0>
 8011356:	be00      	bkpt	0x0000
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 8011358:	697b      	ldr	r3, [r7, #20]
 801135a:	f013 0310 	ands.w	r3, r3, #16
 801135e:	d194      	bne.n	801128a <dcd_int_handler+0xba>
 8011360:	e7aa      	b.n	80112b8 <dcd_int_handler+0xe8>
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 8011362:	483d      	ldr	r0, [pc, #244]	; (8011458 <dcd_int_handler+0x288>)
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 8011364:	8942      	ldrh	r2, [r0, #10]
 8011366:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8011368:	42a2      	cmp	r2, r4
 801136a:	bf38      	it	cc
 801136c:	4622      	movcc	r2, r4
 801136e:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 8011372:	42a2      	cmp	r2, r4
 8011374:	bf38      	it	cc
 8011376:	4622      	movcc	r2, r4
 8011378:	f8b0 406a 	ldrh.w	r4, [r0, #106]	; 0x6a
 801137c:	42a2      	cmp	r2, r4
 801137e:	bf38      	it	cc
 8011380:	4622      	movcc	r2, r4
 8011382:	f8b0 408a 	ldrh.w	r4, [r0, #138]	; 0x8a
 8011386:	42a2      	cmp	r2, r4
 8011388:	bf38      	it	cc
 801138a:	4622      	movcc	r2, r4
 801138c:	f8b0 40aa 	ldrh.w	r4, [r0, #170]	; 0xaa
 8011390:	42a2      	cmp	r2, r4
 8011392:	bf38      	it	cc
 8011394:	4622      	movcc	r2, r4
 8011396:	f8b0 40ca 	ldrh.w	r4, [r0, #202]	; 0xca
 801139a:	42a2      	cmp	r2, r4
 801139c:	bf38      	it	cc
 801139e:	4622      	movcc	r2, r4
 80113a0:	f8b0 40ea 	ldrh.w	r4, [r0, #234]	; 0xea
 80113a4:	f8b0 010a 	ldrh.w	r0, [r0, #266]	; 0x10a
 80113a8:	42a2      	cmp	r2, r4
 80113aa:	bf38      	it	cc
 80113ac:	4622      	movcc	r2, r4
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 80113ae:	4282      	cmp	r2, r0
 80113b0:	bf38      	it	cc
 80113b2:	4602      	movcc	r2, r0
 80113b4:	0892      	lsrs	r2, r2, #2
 80113b6:	0052      	lsls	r2, r2, #1
  usb_otg->GRXFSIZ = calc_rx_ff_size(max_epsize);
 80113b8:	3221      	adds	r2, #33	; 0x21
 80113ba:	627a      	str	r2, [r7, #36]	; 0x24
      _out_ep_closed = false;
 80113bc:	700b      	strb	r3, [r1, #0]
 80113be:	e77f      	b.n	80112c0 <dcd_int_handler+0xf0>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_SOF;
 80113c0:	4b1e      	ldr	r3, [pc, #120]	; (801143c <dcd_int_handler+0x26c>)
 80113c2:	2208      	movs	r2, #8
  dcd_event_handler(&event, in_isr);
 80113c4:	a805      	add	r0, sp, #20
 80113c6:	2101      	movs	r1, #1
 80113c8:	615a      	str	r2, [r3, #20]
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_SOFM;
 80113ca:	699a      	ldr	r2, [r3, #24]
 80113cc:	f022 0208 	bic.w	r2, r2, #8
 80113d0:	619a      	str	r2, [r3, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80113d2:	2300      	movs	r3, #0
 80113d4:	2203      	movs	r2, #3
 80113d6:	9307      	str	r3, [sp, #28]
 80113d8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80113dc:	9b01      	ldr	r3, [sp, #4]
 80113de:	f88d 2015 	strb.w	r2, [sp, #21]
 80113e2:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 80113e6:	f7fe ff41 	bl	801026c <dcd_event_handler>
}
 80113ea:	e743      	b.n	8011274 <dcd_int_handler+0xa4>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
 80113ec:	4b13      	ldr	r3, [pc, #76]	; (801143c <dcd_int_handler+0x26c>)
 80113ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
  dcd_event_handler(&event, in_isr);
 80113f2:	a805      	add	r0, sp, #20
 80113f4:	2101      	movs	r1, #1
 80113f6:	615a      	str	r2, [r3, #20]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80113f8:	2300      	movs	r3, #0
 80113fa:	2204      	movs	r2, #4
 80113fc:	9307      	str	r3, [sp, #28]
 80113fe:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8011402:	9b01      	ldr	r3, [sp, #4]
 8011404:	f88d 2015 	strb.w	r2, [sp, #21]
 8011408:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 801140c:	f7fe ff2e 	bl	801026c <dcd_event_handler>
  if(int_status & USB_OTG_GINTSTS_WKUINT)
 8011410:	2d00      	cmp	r5, #0
 8011412:	f6bf af23 	bge.w	801125c <dcd_int_handler+0x8c>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_WKUINT;
 8011416:	4b09      	ldr	r3, [pc, #36]	; (801143c <dcd_int_handler+0x26c>)
 8011418:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801141c:	a805      	add	r0, sp, #20
 801141e:	2101      	movs	r1, #1
 8011420:	615a      	str	r2, [r3, #20]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8011422:	2300      	movs	r3, #0
 8011424:	2205      	movs	r2, #5
 8011426:	9307      	str	r3, [sp, #28]
 8011428:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801142c:	9b01      	ldr	r3, [sp, #4]
 801142e:	f88d 2015 	strb.w	r2, [sp, #21]
 8011432:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 8011436:	f7fe ff19 	bl	801026c <dcd_event_handler>
}
 801143a:	e70f      	b.n	801125c <dcd_int_handler+0x8c>
 801143c:	40080000 	.word	0x40080000
 8011440:	40080800 	.word	0x40080800
 8011444:	24000314 	.word	0x24000314
 8011448:	01e84800 	.word	0x01e84800
 801144c:	2400d116 	.word	0x2400d116
 8011450:	2400d118 	.word	0x2400d118
 8011454:	2400d120 	.word	0x2400d120
 8011458:	2400d128 	.word	0x2400d128
 801145c:	40080b00 	.word	0x40080b00
 8011460:	40081000 	.word	0x40081000
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011464:	4ea6      	ldr	r6, [pc, #664]	; (8011700 <dcd_int_handler+0x530>)
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 8011466:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  tu_memclr(xfer_status, sizeof(xfer_status));
 801146a:	f44f 7290 	mov.w	r2, #288	; 0x120
 801146e:	2100      	movs	r1, #0
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 8011470:	6163      	str	r3, [r4, #20]
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011472:	4630      	mov	r0, r6
 8011474:	f000 fb6a 	bl	8011b4c <memset>
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8011478:	4aa2      	ldr	r2, [pc, #648]	; (8011704 <dcd_int_handler+0x534>)
  _out_ep_closed = false;
 801147a:	4ba3      	ldr	r3, [pc, #652]	; (8011708 <dcd_int_handler+0x538>)
 801147c:	2100      	movs	r1, #0
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801147e:	4fa3      	ldr	r7, [pc, #652]	; (801170c <dcd_int_handler+0x53c>)
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 8011480:	2009      	movs	r0, #9
  _out_ep_closed = false;
 8011482:	7019      	strb	r1, [r3, #0]
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8011484:	6813      	ldr	r3, [r2, #0]
 8011486:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801148a:	6013      	str	r3, [r2, #0]
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801148c:	4ba0      	ldr	r3, [pc, #640]	; (8011710 <dcd_int_handler+0x540>)
 801148e:	6819      	ldr	r1, [r3, #0]
 8011490:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011494:	6019      	str	r1, [r3, #0]
 8011496:	6a19      	ldr	r1, [r3, #32]
 8011498:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801149c:	6219      	str	r1, [r3, #32]
 801149e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80114a0:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114a4:	6419      	str	r1, [r3, #64]	; 0x40
 80114a6:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80114a8:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114ac:	6619      	str	r1, [r3, #96]	; 0x60
 80114ae:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80114b2:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114b6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
 80114ba:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 80114be:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114c2:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
 80114c6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80114ca:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114ce:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
 80114d2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80114d6:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114da:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
 80114de:	6839      	ldr	r1, [r7, #0]
 80114e0:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80114e4:	6039      	str	r1, [r7, #0]
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 80114e6:	f04f 1701 	mov.w	r7, #65537	; 0x10001
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 80114ea:	498a      	ldr	r1, [pc, #552]	; (8011714 <dcd_int_handler+0x544>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 80114ec:	61d7      	str	r7, [r2, #28]
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 80114ee:	6150      	str	r0, [r2, #20]
  dev->DIEPMSK = USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM;
 80114f0:	6110      	str	r0, [r2, #16]
  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 80114f2:	2241      	movs	r2, #65	; 0x41
  _allocated_fifo_words_tx = 16;
 80114f4:	2010      	movs	r0, #16
  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 80114f6:	6262      	str	r2, [r4, #36]	; 0x24
  _allocated_fifo_words_tx = 16;
 80114f8:	4a87      	ldr	r2, [pc, #540]	; (8011718 <dcd_int_handler+0x548>)
 80114fa:	8010      	strh	r0, [r2, #0]
  usb_otg->DIEPTXF0_HNPTXFSIZ = (16 << USB_OTG_TX0FD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 80114fc:	4a87      	ldr	r2, [pc, #540]	; (801171c <dcd_int_handler+0x54c>)
 80114fe:	62a2      	str	r2, [r4, #40]	; 0x28
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 8011500:	680a      	ldr	r2, [r1, #0]
 8011502:	f022 0203 	bic.w	r2, r2, #3
 8011506:	600a      	str	r2, [r1, #0]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8011508:	2140      	movs	r1, #64	; 0x40
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 801150a:	691a      	ldr	r2, [r3, #16]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 801150c:	8371      	strh	r1, [r6, #26]
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 801150e:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8011512:	8171      	strh	r1, [r6, #10]
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011514:	611a      	str	r2, [r3, #16]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OEPINT | USB_OTG_GINTMSK_IEPINT;
 8011516:	69a3      	ldr	r3, [r4, #24]
 8011518:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 801151c:	61a3      	str	r3, [r4, #24]
}
 801151e:	e662      	b.n	80111e6 <dcd_int_handler+0x16>
 8011520:	4b77      	ldr	r3, [pc, #476]	; (8011700 <dcd_int_handler+0x530>)
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 8011522:	f04f 0901 	mov.w	r9, #1
 8011526:	2400      	movs	r4, #0
    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 8011528:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8011704 <dcd_int_handler+0x534>
 801152c:	461d      	mov	r5, r3
 801152e:	9302      	str	r3, [sp, #8]
 8011530:	e009      	b.n	8011546 <dcd_int_handler+0x376>
  for ( uint8_t n = 0; n < EP_MAX; n++ )
 8011532:	f1b9 0f09 	cmp.w	r9, #9
 8011536:	f43f aece 	beq.w	80112d6 <dcd_int_handler+0x106>
 801153a:	f109 0901 	add.w	r9, r9, #1
 801153e:	3401      	adds	r4, #1
 8011540:	3520      	adds	r5, #32
 8011542:	fa5f f989 	uxtb.w	r9, r9
    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 8011546:	2301      	movs	r3, #1
 8011548:	f8d8 2018 	ldr.w	r2, [r8, #24]
 801154c:	b2e0      	uxtb	r0, r4
 801154e:	fa03 f104 	lsl.w	r1, r3, r4
 8011552:	4211      	tst	r1, r2
 8011554:	d0ed      	beq.n	8011532 <dcd_int_handler+0x362>
      if ( in_ep[n].DIEPINT & USB_OTG_DIEPINT_XFRC )
 8011556:	4a6f      	ldr	r2, [pc, #444]	; (8011714 <dcd_int_handler+0x544>)
 8011558:	eb02 1644 	add.w	r6, r2, r4, lsl #5
 801155c:	68b2      	ldr	r2, [r6, #8]
 801155e:	07d1      	lsls	r1, r2, #31
 8011560:	d519      	bpl.n	8011596 <dcd_int_handler+0x3c6>
        in_ep[n].DIEPINT = USB_OTG_DIEPINT_XFRC;
 8011562:	60b3      	str	r3, [r6, #8]
        if((n == 0) && ep0_pending[TUSB_DIR_IN]) {
 8011564:	b924      	cbnz	r4, 8011570 <dcd_int_handler+0x3a0>
 8011566:	4a6e      	ldr	r2, [pc, #440]	; (8011720 <dcd_int_handler+0x550>)
 8011568:	8853      	ldrh	r3, [r2, #2]
 801156a:	2b00      	cmp	r3, #0
 801156c:	f040 8187 	bne.w	801187e <dcd_int_handler+0x6ae>
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011570:	2300      	movs	r3, #0
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8011572:	f060 007f 	orn	r0, r0, #127	; 0x7f

  event.xfer_complete.ep_addr = ep_addr;
  event.xfer_complete.len     = xferred_bytes;
  event.xfer_complete.result  = result;

  dcd_event_handler(&event, in_isr);
 8011576:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011578:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801157c:	9b01      	ldr	r3, [sp, #4]
  event.xfer_complete.ep_addr = ep_addr;
 801157e:	f88d 0018 	strb.w	r0, [sp, #24]
  dcd_event_handler(&event, in_isr);
 8011582:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011584:	f88d 3014 	strb.w	r3, [sp, #20]
 8011588:	8b2b      	ldrh	r3, [r5, #24]
  event.xfer_complete.len     = xferred_bytes;
 801158a:	9307      	str	r3, [sp, #28]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 801158c:	2307      	movs	r3, #7
 801158e:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011592:	f7fe fe6b 	bl	801026c <dcd_event_handler>
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 8011596:	68b3      	ldr	r3, [r6, #8]
 8011598:	061a      	lsls	r2, r3, #24
 801159a:	d5ca      	bpl.n	8011532 <dcd_int_handler+0x362>
 801159c:	2301      	movs	r3, #1
 801159e:	40a3      	lsls	r3, r4
 80115a0:	461a      	mov	r2, r3
 80115a2:	9303      	str	r3, [sp, #12]
 80115a4:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 80115a8:	421a      	tst	r2, r3
 80115aa:	d0c2      	beq.n	8011532 <dcd_int_handler+0x362>
        uint16_t remaining_packets = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_PKTCNT_Msk) >> USB_OTG_DIEPTSIZ_PKTCNT_Pos;
 80115ac:	6937      	ldr	r7, [r6, #16]
 80115ae:	f3c7 47c9 	ubfx	r7, r7, #19, #10
        for(uint16_t i = 0; i < remaining_packets; i++)
 80115b2:	2f00      	cmp	r7, #0
 80115b4:	d03f      	beq.n	8011636 <dcd_int_handler+0x466>
 80115b6:	4b5b      	ldr	r3, [pc, #364]	; (8011724 <dcd_int_handler+0x554>)
 80115b8:	f04f 0a00 	mov.w	sl, #0
 80115bc:	eb03 3b04 	add.w	fp, r3, r4, lsl #12
 80115c0:	e008      	b.n	80115d4 <dcd_int_handler+0x404>
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void *)(uintptr_t) tx_fifo, packet_size);
 80115c2:	4659      	mov	r1, fp
 80115c4:	f7fd feb8 	bl	800f338 <tu_fifo_read_n_const_addr_full_words>
        for(uint16_t i = 0; i < remaining_packets; i++)
 80115c8:	f10a 0a01 	add.w	sl, sl, #1
 80115cc:	fa1f f38a 	uxth.w	r3, sl
 80115d0:	429f      	cmp	r7, r3
 80115d2:	d930      	bls.n	8011636 <dcd_int_handler+0x466>
          uint16_t const remaining_bytes = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos;
 80115d4:	6932      	ldr	r2, [r6, #16]
          if(packet_size > ((in_ep[n].DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 80115d6:	4954      	ldr	r1, [pc, #336]	; (8011728 <dcd_int_handler+0x558>)
 80115d8:	69b3      	ldr	r3, [r6, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80115da:	b292      	uxth	r2, r2
 80115dc:	ea01 0383 	and.w	r3, r1, r3, lsl #2
 80115e0:	8b69      	ldrh	r1, [r5, #26]
 80115e2:	428a      	cmp	r2, r1
 80115e4:	bf28      	it	cs
 80115e6:	460a      	movcs	r2, r1
 80115e8:	429a      	cmp	r2, r3
 80115ea:	d824      	bhi.n	8011636 <dcd_int_handler+0x466>
          if (xfer->ff)
 80115ec:	6968      	ldr	r0, [r5, #20]
 80115ee:	2800      	cmp	r0, #0
 80115f0:	d1e7      	bne.n	80115c2 <dcd_int_handler+0x3f2>
  for(uint16_t i = 0; i < full_words; i++){
 80115f2:	0890      	lsrs	r0, r2, #2
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 80115f4:	f8d5 c010 	ldr.w	ip, [r5, #16]
  for(uint16_t i = 0; i < full_words; i++){
 80115f8:	f000 8165 	beq.w	80118c6 <dcd_int_handler+0x6f6>
 80115fc:	eb0c 0080 	add.w	r0, ip, r0, lsl #2
 8011600:	4663      	mov	r3, ip
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 8011602:	f853 1b04 	ldr.w	r1, [r3], #4
  for(uint16_t i = 0; i < full_words; i++){
 8011606:	4298      	cmp	r0, r3
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 8011608:	f8cb 1000 	str.w	r1, [fp]
  for(uint16_t i = 0; i < full_words; i++){
 801160c:	d1f9      	bne.n	8011602 <dcd_int_handler+0x432>
  if(bytes_rem){
 801160e:	f012 0103 	ands.w	r1, r2, #3
  uint8_t bytes_rem = len & 0x03;
 8011612:	fa5f fe82 	uxtb.w	lr, r2
  if(bytes_rem){
 8011616:	d00b      	beq.n	8011630 <dcd_int_handler+0x460>
    if(bytes_rem > 1){
 8011618:	f01e 0f02 	tst.w	lr, #2
    tmp_word |= src[0];
 801161c:	7803      	ldrb	r3, [r0, #0]
      tmp_word |= src[1] << 8;
 801161e:	bf18      	it	ne
 8011620:	8803      	ldrhne	r3, [r0, #0]
    if(bytes_rem > 2){
 8011622:	2903      	cmp	r1, #3
 8011624:	d102      	bne.n	801162c <dcd_int_handler+0x45c>
      tmp_word |= src[2] << 16;
 8011626:	7881      	ldrb	r1, [r0, #2]
 8011628:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    *tx_fifo = tmp_word;
 801162c:	f8cb 3000 	str.w	r3, [fp]
            xfer->buffer += packet_size;
 8011630:	4462      	add	r2, ip
 8011632:	612a      	str	r2, [r5, #16]
 8011634:	e7c8      	b.n	80115c8 <dcd_int_handler+0x3f8>
        if (((in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos) == 0)
 8011636:	6933      	ldr	r3, [r6, #16]
 8011638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801163c:	2b00      	cmp	r3, #0
 801163e:	f47f af78 	bne.w	8011532 <dcd_int_handler+0x362>
          dev->DIEPEMPMSK &= ~(1 << n);
 8011642:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8011646:	9a03      	ldr	r2, [sp, #12]
 8011648:	ea23 0302 	bic.w	r3, r3, r2
 801164c:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
 8011650:	e76f      	b.n	8011532 <dcd_int_handler+0x362>
 8011652:	4b2b      	ldr	r3, [pc, #172]	; (8011700 <dcd_int_handler+0x530>)
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 8011654:	2601      	movs	r6, #1
 8011656:	2400      	movs	r4, #0
    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 8011658:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 8011704 <dcd_int_handler+0x534>
 801165c:	461f      	mov	r7, r3
 801165e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8011710 <dcd_int_handler+0x540>
 8011662:	9302      	str	r3, [sp, #8]
 8011664:	e024      	b.n	80116b0 <dcd_int_handler+0x4e0>
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_XFRC) {
 8011666:	f8d8 2008 	ldr.w	r2, [r8, #8]
 801166a:	07d3      	lsls	r3, r2, #31
 801166c:	d519      	bpl.n	80116a2 <dcd_int_handler+0x4d2>
        out_ep[n].DOEPINT = USB_OTG_DOEPINT_XFRC;
 801166e:	2201      	movs	r2, #1
 8011670:	f8c8 2008 	str.w	r2, [r8, #8]
        if((n == 0) && ep0_pending[TUSB_DIR_OUT]) {
 8011674:	b924      	cbnz	r4, 8011680 <dcd_int_handler+0x4b0>
 8011676:	4b2a      	ldr	r3, [pc, #168]	; (8011720 <dcd_int_handler+0x550>)
 8011678:	881b      	ldrh	r3, [r3, #0]
 801167a:	2b00      	cmp	r3, #0
 801167c:	f040 80c8 	bne.w	8011810 <dcd_int_handler+0x640>
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011680:	2300      	movs	r3, #0
  dcd_event_handler(&event, in_isr);
 8011682:	a805      	add	r0, sp, #20
 8011684:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011686:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801168a:	9b01      	ldr	r3, [sp, #4]
  event.xfer_complete.ep_addr = ep_addr;
 801168c:	f88d 9018 	strb.w	r9, [sp, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011690:	f88d 3014 	strb.w	r3, [sp, #20]
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8011694:	893b      	ldrh	r3, [r7, #8]
  event.xfer_complete.len     = xferred_bytes;
 8011696:	9307      	str	r3, [sp, #28]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011698:	2307      	movs	r3, #7
 801169a:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 801169e:	f7fe fde5 	bl	801026c <dcd_event_handler>
  for(uint8_t n = 0; n < EP_MAX; n++) {
 80116a2:	2e09      	cmp	r6, #9
 80116a4:	f43f ae14 	beq.w	80112d0 <dcd_int_handler+0x100>
 80116a8:	3601      	adds	r6, #1
 80116aa:	3401      	adds	r4, #1
 80116ac:	3720      	adds	r7, #32
 80116ae:	b2f6      	uxtb	r6, r6
    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 80116b0:	f104 0310 	add.w	r3, r4, #16
 80116b4:	2201      	movs	r2, #1
 80116b6:	f8db 1018 	ldr.w	r1, [fp, #24]
 80116ba:	fa5f f984 	uxtb.w	r9, r4
 80116be:	fa02 f303 	lsl.w	r3, r2, r3
 80116c2:	420b      	tst	r3, r1
 80116c4:	d0ed      	beq.n	80116a2 <dcd_int_handler+0x4d2>
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_STUP) {
 80116c6:	eb0a 1844 	add.w	r8, sl, r4, lsl #5
 80116ca:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80116ce:	0709      	lsls	r1, r1, #28
 80116d0:	d5c9      	bpl.n	8011666 <dcd_int_handler+0x496>
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80116d2:	9b01      	ldr	r3, [sp, #4]
        out_ep[n].DOEPINT =  USB_OTG_DOEPINT_STUP;
 80116d4:	2008      	movs	r0, #8
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80116d6:	4915      	ldr	r1, [pc, #84]	; (801172c <dcd_int_handler+0x55c>)
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80116d8:	f88d 3014 	strb.w	r3, [sp, #20]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80116dc:	ab08      	add	r3, sp, #32
 80116de:	f8c8 0008 	str.w	r0, [r8, #8]
 80116e2:	c903      	ldmia	r1, {r0, r1}
 80116e4:	e903 0003 	stmdb	r3, {r0, r1}
  dcd_event_handler(&event, in_isr);
 80116e8:	4611      	mov	r1, r2
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80116ea:	2200      	movs	r2, #0
  dcd_event_handler(&event, in_isr);
 80116ec:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80116ee:	f8ad 2016 	strh.w	r2, [sp, #22]
 80116f2:	2206      	movs	r2, #6
 80116f4:	f88d 2015 	strb.w	r2, [sp, #21]
  dcd_event_handler(&event, in_isr);
 80116f8:	f7fe fdb8 	bl	801026c <dcd_event_handler>
}
 80116fc:	e7b3      	b.n	8011666 <dcd_int_handler+0x496>
 80116fe:	bf00      	nop
 8011700:	2400d128 	.word	0x2400d128
 8011704:	40080800 	.word	0x40080800
 8011708:	2400d116 	.word	0x2400d116
 801170c:	40080c00 	.word	0x40080c00
 8011710:	40080b00 	.word	0x40080b00
 8011714:	40080900 	.word	0x40080900
 8011718:	2400d114 	.word	0x2400d114
 801171c:	001003f0 	.word	0x001003f0
 8011720:	2400d120 	.word	0x2400d120
 8011724:	40081000 	.word	0x40081000
 8011728:	0003fffc 	.word	0x0003fffc
 801172c:	2400d118 	.word	0x2400d118
  for(uint16_t i = 0; i < full_words; i++) {
 8011730:	ea5f 0c94 	movs.w	ip, r4, lsr #2
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 8011734:	f859 0008 	ldr.w	r0, [r9, r8]
  for(uint16_t i = 0; i < full_words; i++) {
 8011738:	d01b      	beq.n	8011772 <dcd_int_handler+0x5a2>
 801173a:	f10c 31ff 	add.w	r1, ip, #4294967295
 801173e:	b28b      	uxth	r3, r1
 8011740:	f100 0108 	add.w	r1, r0, #8
 8011744:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8011748:	1d03      	adds	r3, r0, #4
    uint32_t tmp = *rx_fifo;
 801174a:	f8db 2000 	ldr.w	r2, [fp]
  for(uint16_t i = 0; i < full_words; i++) {
 801174e:	3304      	adds	r3, #4
    dst[1] = (tmp & 0x0000FF00) >> 8;
 8011750:	ea4f 2e12 	mov.w	lr, r2, lsr #8
    dst[0] = tmp & 0x000000FF;
 8011754:	f803 2c08 	strb.w	r2, [r3, #-8]
    dst[1] = (tmp & 0x0000FF00) >> 8;
 8011758:	f803 ec07 	strb.w	lr, [r3, #-7]
    dst[2] = (tmp & 0x00FF0000) >> 16;
 801175c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
    dst[3] = (tmp & 0xFF000000) >> 24;
 8011760:	0e12      	lsrs	r2, r2, #24
    dst[2] = (tmp & 0x00FF0000) >> 16;
 8011762:	f803 ec06 	strb.w	lr, [r3, #-6]
    dst[3] = (tmp & 0xFF000000) >> 24;
 8011766:	f803 2c05 	strb.w	r2, [r3, #-5]
  for(uint16_t i = 0; i < full_words; i++) {
 801176a:	428b      	cmp	r3, r1
 801176c:	d1ed      	bne.n	801174a <dcd_int_handler+0x57a>
    dst += 4;
 801176e:	eb00 008c 	add.w	r0, r0, ip, lsl #2
  if(bytes_rem != 0) {
 8011772:	f014 0203 	ands.w	r2, r4, #3
  uint8_t bytes_rem = len & 0x03;
 8011776:	b2e1      	uxtb	r1, r4
  if(bytes_rem != 0) {
 8011778:	d009      	beq.n	801178e <dcd_int_handler+0x5be>
    uint32_t tmp = *rx_fifo;
 801177a:	f8db 3000 	ldr.w	r3, [fp]
    if(bytes_rem > 1) {
 801177e:	0789      	lsls	r1, r1, #30
    dst[0] = tmp & 0x000000FF;
 8011780:	7003      	strb	r3, [r0, #0]
    if(bytes_rem > 1) {
 8011782:	d501      	bpl.n	8011788 <dcd_int_handler+0x5b8>
      dst[1] = (tmp & 0x0000FF00) >> 8;
 8011784:	0a19      	lsrs	r1, r3, #8
 8011786:	7041      	strb	r1, [r0, #1]
    if(bytes_rem > 2) {
 8011788:	2a03      	cmp	r2, #3
 801178a:	f000 809e 	beq.w	80118ca <dcd_int_handler+0x6fa>
        xfer->buffer += bcnt;
 801178e:	f859 3008 	ldr.w	r3, [r9, r8]
 8011792:	4423      	add	r3, r4
 8011794:	f849 3008 	str.w	r3, [r9, r8]
 8011798:	e5bc      	b.n	8011314 <dcd_int_handler+0x144>
    else if ( SystemCoreClock >= 27500000U )
 801179a:	495e      	ldr	r1, [pc, #376]	; (8011914 <dcd_int_handler+0x744>)
 801179c:	428b      	cmp	r3, r1
 801179e:	f200 808f 	bhi.w	80118c0 <dcd_int_handler+0x6f0>
    else if ( SystemCoreClock >= 24000000U )
 80117a2:	495d      	ldr	r1, [pc, #372]	; (8011918 <dcd_int_handler+0x748>)
 80117a4:	428b      	cmp	r3, r1
 80117a6:	f4bf ad35 	bcs.w	8011214 <dcd_int_handler+0x44>
    else if ( SystemCoreClock >= 21800000U )
 80117aa:	4a5c      	ldr	r2, [pc, #368]	; (801191c <dcd_int_handler+0x74c>)
 80117ac:	4293      	cmp	r3, r2
 80117ae:	f200 80a1 	bhi.w	80118f4 <dcd_int_handler+0x724>
    else if ( SystemCoreClock >= 20000000U )
 80117b2:	f5a2 12db 	sub.w	r2, r2, #1794048	; 0x1b6000
 80117b6:	f5a2 52ba 	sub.w	r2, r2, #5952	; 0x1740
 80117ba:	4293      	cmp	r3, r2
 80117bc:	f200 809d 	bhi.w	80118fa <dcd_int_handler+0x72a>
    else if ( SystemCoreClock >= 18500000U )
 80117c0:	f5a2 12b7 	sub.w	r2, r2, #1499136	; 0x16e000
 80117c4:	f5a2 7258 	sub.w	r2, r2, #864	; 0x360
 80117c8:	4293      	cmp	r3, r2
 80117ca:	f200 8099 	bhi.w	8011900 <dcd_int_handler+0x730>
    else if ( SystemCoreClock >= 17200000U )
 80117ce:	4a54      	ldr	r2, [pc, #336]	; (8011920 <dcd_int_handler+0x750>)
 80117d0:	4293      	cmp	r3, r2
 80117d2:	f080 8098 	bcs.w	8011906 <dcd_int_handler+0x736>
    else if ( SystemCoreClock >= 16000000U )
 80117d6:	4a53      	ldr	r2, [pc, #332]	; (8011924 <dcd_int_handler+0x754>)
 80117d8:	4293      	cmp	r3, r2
 80117da:	f080 8097 	bcs.w	801190c <dcd_int_handler+0x73c>
    else if ( SystemCoreClock >= 15000000U )
 80117de:	4a52      	ldr	r2, [pc, #328]	; (8011928 <dcd_int_handler+0x758>)
 80117e0:	4293      	cmp	r3, r2
 80117e2:	bf2c      	ite	cs
 80117e4:	f44f 5260 	movcs.w	r2, #14336	; 0x3800
 80117e8:	f44f 5270 	movcc.w	r2, #15360	; 0x3c00
 80117ec:	e512      	b.n	8011214 <dcd_int_handler+0x44>
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80117ee:	2300      	movs	r3, #0
 80117f0:	9a01      	ldr	r2, [sp, #4]
  dcd_event_handler(&event, in_isr);
 80117f2:	a805      	add	r0, sp, #20
 80117f4:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80117f6:	9307      	str	r3, [sp, #28]
 80117f8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80117fc:	2302      	movs	r3, #2
 80117fe:	f88d 2014 	strb.w	r2, [sp, #20]
 8011802:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011806:	f7fe fd31 	bl	801026c <dcd_event_handler>
    usb_otg->GOTGINT = otg_int;
 801180a:	4b48      	ldr	r3, [pc, #288]	; (801192c <dcd_int_handler+0x75c>)
 801180c:	605c      	str	r4, [r3, #4]
 801180e:	e52e      	b.n	801126e <dcd_int_handler+0x9e>
 8011810:	9a02      	ldr	r2, [sp, #8]
    ep0_pending[dir] -= total_bytes;
 8011812:	4947      	ldr	r1, [pc, #284]	; (8011930 <dcd_int_handler+0x760>)
 8011814:	8952      	ldrh	r2, [r2, #10]
 8011816:	429a      	cmp	r2, r3
 8011818:	bf28      	it	cs
 801181a:	461a      	movcs	r2, r3
 801181c:	1a9b      	subs	r3, r3, r2
 801181e:	800b      	strh	r3, [r1, #0]
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8011820:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011824:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8011828:	f8ca 3010 	str.w	r3, [sl, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 801182c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011830:	431a      	orrs	r2, r3
 8011832:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8011836:	f8ca 2010 	str.w	r2, [sl, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 801183a:	f8da 3000 	ldr.w	r3, [sl]
 801183e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011842:	f8ca 3000 	str.w	r3, [sl]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011846:	f8da 3000 	ldr.w	r3, [sl]
 801184a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 801184e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011852:	f47f af29 	bne.w	80116a8 <dcd_int_handler+0x4d8>
 8011856:	9b02      	ldr	r3, [sp, #8]
 8011858:	7b1b      	ldrb	r3, [r3, #12]
 801185a:	2b01      	cmp	r3, #1
 801185c:	f47f af24 	bne.w	80116a8 <dcd_int_handler+0x4d8>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011860:	f8db 3008 	ldr.w	r3, [fp, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011864:	f413 7f80 	tst.w	r3, #256	; 0x100
 8011868:	f8da 3000 	ldr.w	r3, [sl]
 801186c:	bf14      	ite	ne
 801186e:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8011872:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8011876:	4313      	orrs	r3, r2
 8011878:	f8ca 3000 	str.w	r3, [sl]
 801187c:	e714      	b.n	80116a8 <dcd_int_handler+0x4d8>
 801187e:	9902      	ldr	r1, [sp, #8]
 8011880:	8b49      	ldrh	r1, [r1, #26]
 8011882:	4299      	cmp	r1, r3
 8011884:	bf28      	it	cs
 8011886:	4619      	movcs	r1, r3
    ep0_pending[dir] -= total_bytes;
 8011888:	1a5b      	subs	r3, r3, r1
 801188a:	8053      	strh	r3, [r2, #2]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 801188c:	f441 2300 	orr.w	r3, r1, #524288	; 0x80000
 8011890:	4a28      	ldr	r2, [pc, #160]	; (8011934 <dcd_int_handler+0x764>)
 8011892:	6113      	str	r3, [r2, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8011894:	6813      	ldr	r3, [r2, #0]
 8011896:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801189a:	6013      	str	r3, [r2, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 801189c:	6813      	ldr	r3, [r2, #0]
 801189e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80118a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80118a6:	d013      	beq.n	80118d0 <dcd_int_handler+0x700>
    if(total_bytes != 0) {
 80118a8:	b129      	cbz	r1, 80118b6 <dcd_int_handler+0x6e6>
      dev->DIEPEMPMSK |= (1 << epnum);
 80118aa:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 80118ae:	f043 0301 	orr.w	r3, r3, #1
 80118b2:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 80118b6:	68b3      	ldr	r3, [r6, #8]
 80118b8:	061b      	lsls	r3, r3, #24
 80118ba:	f53f ae6f 	bmi.w	801159c <dcd_int_handler+0x3cc>
 80118be:	e63c      	b.n	801153a <dcd_int_handler+0x36a>
 80118c0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80118c4:	e4a6      	b.n	8011214 <dcd_int_handler+0x44>
  for(uint16_t i = 0; i < full_words; i++){
 80118c6:	4660      	mov	r0, ip
 80118c8:	e6a1      	b.n	801160e <dcd_int_handler+0x43e>
      dst[2] = (tmp & 0x00FF0000) >> 16;
 80118ca:	0c1b      	lsrs	r3, r3, #16
 80118cc:	7083      	strb	r3, [r0, #2]
 80118ce:	e75e      	b.n	801178e <dcd_int_handler+0x5be>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80118d0:	9b02      	ldr	r3, [sp, #8]
 80118d2:	7f1b      	ldrb	r3, [r3, #28]
 80118d4:	2b01      	cmp	r3, #1
 80118d6:	d1e7      	bne.n	80118a8 <dcd_int_handler+0x6d8>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80118d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 80118dc:	4610      	mov	r0, r2
 80118de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80118e2:	6813      	ldr	r3, [r2, #0]
 80118e4:	bf14      	ite	ne
 80118e6:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 80118ea:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 80118ee:	4313      	orrs	r3, r2
 80118f0:	6003      	str	r3, [r0, #0]
 80118f2:	e7d9      	b.n	80118a8 <dcd_int_handler+0x6d8>
 80118f4:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 80118f8:	e48c      	b.n	8011214 <dcd_int_handler+0x44>
 80118fa:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80118fe:	e489      	b.n	8011214 <dcd_int_handler+0x44>
 8011900:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8011904:	e486      	b.n	8011214 <dcd_int_handler+0x44>
 8011906:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 801190a:	e483      	b.n	8011214 <dcd_int_handler+0x44>
 801190c:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8011910:	e480      	b.n	8011214 <dcd_int_handler+0x44>
 8011912:	bf00      	nop
 8011914:	01a39ddf 	.word	0x01a39ddf
 8011918:	016e3600 	.word	0x016e3600
 801191c:	014ca43f 	.word	0x014ca43f
 8011920:	01067380 	.word	0x01067380
 8011924:	00f42400 	.word	0x00f42400
 8011928:	00e4e1c0 	.word	0x00e4e1c0
 801192c:	40080000 	.word	0x40080000
 8011930:	2400d120 	.word	0x2400d120
 8011934:	40080900 	.word	0x40080900

08011938 <tusb_init>:
//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+

bool tusb_init(void)
{
 8011938:	b508      	push	{r3, lr}
#if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
  // init device stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 801193a:	2000      	movs	r0, #0
 801193c:	f7fe f80c 	bl	800f958 <tud_init>
 8011940:	b100      	cbz	r0, 8011944 <tusb_init+0xc>
  // init host stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT( tuh_init(TUH_OPT_RHPORT) );
#endif

  return true;
}
 8011942:	bd08      	pop	{r3, pc}
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 8011944:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011948:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801194c:	07db      	lsls	r3, r3, #31
 801194e:	d5f8      	bpl.n	8011942 <tusb_init+0xa>
 8011950:	be00      	bkpt	0x0000
}
 8011952:	bd08      	pop	{r3, pc}

08011954 <tu_edpt_claim>:
bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011954:	7803      	ldrb	r3, [r0, #0]
{
 8011956:	4602      	mov	r2, r0
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011958:	f013 0001 	ands.w	r0, r3, #1
 801195c:	d10f      	bne.n	801197e <tu_edpt_claim+0x2a>
 801195e:	7813      	ldrb	r3, [r2, #0]
 8011960:	0759      	lsls	r1, r3, #29
 8011962:	d40b      	bmi.n	801197c <tu_edpt_claim+0x28>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8011964:	7813      	ldrb	r3, [r2, #0]
 8011966:	f013 0001 	ands.w	r0, r3, #1
 801196a:	d108      	bne.n	801197e <tu_edpt_claim+0x2a>
 801196c:	7813      	ldrb	r3, [r2, #0]
 801196e:	075b      	lsls	r3, r3, #29
 8011970:	d407      	bmi.n	8011982 <tu_edpt_claim+0x2e>
  if (available)
  {
    ep_state->claimed = 1;
 8011972:	7813      	ldrb	r3, [r2, #0]
 8011974:	2001      	movs	r0, #1
 8011976:	f043 0304 	orr.w	r3, r3, #4
 801197a:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return available;
}
 801197c:	4770      	bx	lr
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 801197e:	2000      	movs	r0, #0
 8011980:	4770      	bx	lr
 8011982:	4770      	bx	lr

08011984 <tu_edpt_release>:
  (void) mutex;

  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011984:	7803      	ldrb	r3, [r0, #0]
 8011986:	f3c3 0280 	ubfx	r2, r3, #2, #1
 801198a:	075b      	lsls	r3, r3, #29
 801198c:	d401      	bmi.n	8011992 <tu_edpt_release+0xe>
  }

  (void) osal_mutex_unlock(mutex);

  return ret;
}
 801198e:	4610      	mov	r0, r2
 8011990:	4770      	bx	lr
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011992:	7803      	ldrb	r3, [r0, #0]
 8011994:	f013 0101 	ands.w	r1, r3, #1
 8011998:	d105      	bne.n	80119a6 <tu_edpt_release+0x22>
    ep_state->claimed = 0;
 801199a:	7803      	ldrb	r3, [r0, #0]
 801199c:	f361 0382 	bfi	r3, r1, #2, #1
 80119a0:	7003      	strb	r3, [r0, #0]
}
 80119a2:	4610      	mov	r0, r2
 80119a4:	4770      	bx	lr
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 80119a6:	2200      	movs	r2, #0
}
 80119a8:	4610      	mov	r0, r2
 80119aa:	4770      	bx	lr

080119ac <tu_edpt_validate>:
bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 80119ac:	78c3      	ldrb	r3, [r0, #3]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 80119ae:	8882      	ldrh	r2, [r0, #4]
 80119b0:	f003 0003 	and.w	r0, r3, #3
 80119b4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80119b8:	2802      	cmp	r0, #2
 80119ba:	d005      	beq.n	80119c8 <tu_edpt_validate+0x1c>
 80119bc:	2803      	cmp	r0, #3
 80119be:	d01b      	beq.n	80119f8 <tu_edpt_validate+0x4c>
 80119c0:	2801      	cmp	r0, #1
 80119c2:	d007      	beq.n	80119d4 <tu_edpt_validate+0x28>
 80119c4:	2000      	movs	r0, #0
 80119c6:	4770      	bx	lr
      TU_ASSERT(max_packet_size <= spec_size);
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 80119c8:	2902      	cmp	r1, #2
 80119ca:	d01e      	beq.n	8011a0a <tu_edpt_validate+0x5e>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 80119cc:	2a40      	cmp	r2, #64	; 0x40
 80119ce:	d809      	bhi.n	80119e4 <tu_edpt_validate+0x38>
    break;

    default: return false;
  }

  return true;
 80119d0:	2001      	movs	r0, #1
}
 80119d2:	4770      	bx	lr
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 80119d4:	2902      	cmp	r1, #2
 80119d6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80119da:	bf08      	it	eq
 80119dc:	f44f 6380 	moveq.w	r3, #1024	; 0x400
      TU_ASSERT(max_packet_size <= spec_size);
 80119e0:	4293      	cmp	r3, r2
 80119e2:	d2f6      	bcs.n	80119d2 <tu_edpt_validate+0x26>
      TU_ASSERT(max_packet_size <= spec_size);
 80119e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80119e8:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 80119ec:	f010 0001 	ands.w	r0, r0, #1
 80119f0:	d0ef      	beq.n	80119d2 <tu_edpt_validate+0x26>
 80119f2:	be00      	bkpt	0x0000
 80119f4:	2000      	movs	r0, #0
 80119f6:	4770      	bx	lr
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 80119f8:	2902      	cmp	r1, #2
 80119fa:	bf0c      	ite	eq
 80119fc:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011a00:	2340      	movne	r3, #64	; 0x40
      TU_ASSERT(max_packet_size <= spec_size);
 8011a02:	4293      	cmp	r3, r2
 8011a04:	d3ee      	bcc.n	80119e4 <tu_edpt_validate+0x38>
  return true;
 8011a06:	2001      	movs	r0, #1
 8011a08:	e7e3      	b.n	80119d2 <tu_edpt_validate+0x26>
        TU_ASSERT(max_packet_size == 512);
 8011a0a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8011a0e:	d0df      	beq.n	80119d0 <tu_edpt_validate+0x24>
 8011a10:	e7e8      	b.n	80119e4 <tu_edpt_validate+0x38>
 8011a12:	bf00      	nop

08011a14 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
  uint8_t const* desc_end = p_desc + desc_len;
 8011a14:	440a      	add	r2, r1

  while( p_desc < desc_end )
 8011a16:	4291      	cmp	r1, r2
 8011a18:	d226      	bcs.n	8011a68 <tu_edpt_bind_driver+0x54>
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8011a1a:	f891 c001 	ldrb.w	ip, [r1, #1]
 8011a1e:	f1bc 0f05 	cmp.w	ip, #5
 8011a22:	d005      	beq.n	8011a30 <tu_edpt_bind_driver+0x1c>

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011a24:	f891 c000 	ldrb.w	ip, [r1]
 8011a28:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011a2a:	428a      	cmp	r2, r1
 8011a2c:	d8f5      	bhi.n	8011a1a <tu_edpt_bind_driver+0x6>
 8011a2e:	4770      	bx	lr
{
 8011a30:	b500      	push	{lr}
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8011a32:	f891 c002 	ldrb.w	ip, [r1, #2]

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8011a36:	f00c 0e7f 	and.w	lr, ip, #127	; 0x7f
 8011a3a:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8011a3e:	eb00 0e4e 	add.w	lr, r0, lr, lsl #1
 8011a42:	f80e 300c 	strb.w	r3, [lr, ip]
 8011a46:	f891 c000 	ldrb.w	ip, [r1]
 8011a4a:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011a4c:	428a      	cmp	r2, r1
 8011a4e:	d909      	bls.n	8011a64 <tu_edpt_bind_driver+0x50>
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8011a50:	f891 c001 	ldrb.w	ip, [r1, #1]
 8011a54:	f1bc 0f05 	cmp.w	ip, #5
 8011a58:	d0eb      	beq.n	8011a32 <tu_edpt_bind_driver+0x1e>
 8011a5a:	f891 c000 	ldrb.w	ip, [r1]
 8011a5e:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011a60:	428a      	cmp	r2, r1
 8011a62:	d8f5      	bhi.n	8011a50 <tu_edpt_bind_driver+0x3c>
    }

    p_desc = tu_desc_next(p_desc);
  }
}
 8011a64:	f85d fb04 	ldr.w	pc, [sp], #4
 8011a68:	4770      	bx	lr
 8011a6a:	bf00      	nop

08011a6c <abs>:
 8011a6c:	2800      	cmp	r0, #0
 8011a6e:	bfb8      	it	lt
 8011a70:	4240      	neglt	r0, r0
 8011a72:	4770      	bx	lr

08011a74 <__assert_func>:
 8011a74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011a76:	4614      	mov	r4, r2
 8011a78:	461a      	mov	r2, r3
 8011a7a:	4b09      	ldr	r3, [pc, #36]	; (8011aa0 <__assert_func+0x2c>)
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	4605      	mov	r5, r0
 8011a80:	68d8      	ldr	r0, [r3, #12]
 8011a82:	b14c      	cbz	r4, 8011a98 <__assert_func+0x24>
 8011a84:	4b07      	ldr	r3, [pc, #28]	; (8011aa4 <__assert_func+0x30>)
 8011a86:	9100      	str	r1, [sp, #0]
 8011a88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011a8c:	4906      	ldr	r1, [pc, #24]	; (8011aa8 <__assert_func+0x34>)
 8011a8e:	462b      	mov	r3, r5
 8011a90:	f000 f818 	bl	8011ac4 <fiprintf>
 8011a94:	f001 f81e 	bl	8012ad4 <abort>
 8011a98:	4b04      	ldr	r3, [pc, #16]	; (8011aac <__assert_func+0x38>)
 8011a9a:	461c      	mov	r4, r3
 8011a9c:	e7f3      	b.n	8011a86 <__assert_func+0x12>
 8011a9e:	bf00      	nop
 8011aa0:	24000354 	.word	0x24000354
 8011aa4:	0801d0cc 	.word	0x0801d0cc
 8011aa8:	0801d0d9 	.word	0x0801d0d9
 8011aac:	0801d107 	.word	0x0801d107

08011ab0 <atoi>:
 8011ab0:	220a      	movs	r2, #10
 8011ab2:	2100      	movs	r1, #0
 8011ab4:	f000 bf44 	b.w	8012940 <strtol>

08011ab8 <__errno>:
 8011ab8:	4b01      	ldr	r3, [pc, #4]	; (8011ac0 <__errno+0x8>)
 8011aba:	6818      	ldr	r0, [r3, #0]
 8011abc:	4770      	bx	lr
 8011abe:	bf00      	nop
 8011ac0:	24000354 	.word	0x24000354

08011ac4 <fiprintf>:
 8011ac4:	b40e      	push	{r1, r2, r3}
 8011ac6:	b503      	push	{r0, r1, lr}
 8011ac8:	4601      	mov	r1, r0
 8011aca:	ab03      	add	r3, sp, #12
 8011acc:	4805      	ldr	r0, [pc, #20]	; (8011ae4 <fiprintf+0x20>)
 8011ace:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ad2:	6800      	ldr	r0, [r0, #0]
 8011ad4:	9301      	str	r3, [sp, #4]
 8011ad6:	f000 f86b 	bl	8011bb0 <_vfiprintf_r>
 8011ada:	b002      	add	sp, #8
 8011adc:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ae0:	b003      	add	sp, #12
 8011ae2:	4770      	bx	lr
 8011ae4:	24000354 	.word	0x24000354

08011ae8 <__libc_init_array>:
 8011ae8:	b570      	push	{r4, r5, r6, lr}
 8011aea:	4d0d      	ldr	r5, [pc, #52]	; (8011b20 <__libc_init_array+0x38>)
 8011aec:	4c0d      	ldr	r4, [pc, #52]	; (8011b24 <__libc_init_array+0x3c>)
 8011aee:	1b64      	subs	r4, r4, r5
 8011af0:	10a4      	asrs	r4, r4, #2
 8011af2:	2600      	movs	r6, #0
 8011af4:	42a6      	cmp	r6, r4
 8011af6:	d109      	bne.n	8011b0c <__libc_init_array+0x24>
 8011af8:	4d0b      	ldr	r5, [pc, #44]	; (8011b28 <__libc_init_array+0x40>)
 8011afa:	4c0c      	ldr	r4, [pc, #48]	; (8011b2c <__libc_init_array+0x44>)
 8011afc:	f004 f892 	bl	8015c24 <_init>
 8011b00:	1b64      	subs	r4, r4, r5
 8011b02:	10a4      	asrs	r4, r4, #2
 8011b04:	2600      	movs	r6, #0
 8011b06:	42a6      	cmp	r6, r4
 8011b08:	d105      	bne.n	8011b16 <__libc_init_array+0x2e>
 8011b0a:	bd70      	pop	{r4, r5, r6, pc}
 8011b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b10:	4798      	blx	r3
 8011b12:	3601      	adds	r6, #1
 8011b14:	e7ee      	b.n	8011af4 <__libc_init_array+0xc>
 8011b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b1a:	4798      	blx	r3
 8011b1c:	3601      	adds	r6, #1
 8011b1e:	e7f2      	b.n	8011b06 <__libc_init_array+0x1e>
 8011b20:	0801e848 	.word	0x0801e848
 8011b24:	0801e848 	.word	0x0801e848
 8011b28:	0801e848 	.word	0x0801e848
 8011b2c:	0801e84c 	.word	0x0801e84c

08011b30 <memcpy>:
 8011b30:	440a      	add	r2, r1
 8011b32:	4291      	cmp	r1, r2
 8011b34:	f100 33ff 	add.w	r3, r0, #4294967295
 8011b38:	d100      	bne.n	8011b3c <memcpy+0xc>
 8011b3a:	4770      	bx	lr
 8011b3c:	b510      	push	{r4, lr}
 8011b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011b46:	4291      	cmp	r1, r2
 8011b48:	d1f9      	bne.n	8011b3e <memcpy+0xe>
 8011b4a:	bd10      	pop	{r4, pc}

08011b4c <memset>:
 8011b4c:	4402      	add	r2, r0
 8011b4e:	4603      	mov	r3, r0
 8011b50:	4293      	cmp	r3, r2
 8011b52:	d100      	bne.n	8011b56 <memset+0xa>
 8011b54:	4770      	bx	lr
 8011b56:	f803 1b01 	strb.w	r1, [r3], #1
 8011b5a:	e7f9      	b.n	8011b50 <memset+0x4>

08011b5c <__sfputc_r>:
 8011b5c:	6893      	ldr	r3, [r2, #8]
 8011b5e:	3b01      	subs	r3, #1
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	b410      	push	{r4}
 8011b64:	6093      	str	r3, [r2, #8]
 8011b66:	da08      	bge.n	8011b7a <__sfputc_r+0x1e>
 8011b68:	6994      	ldr	r4, [r2, #24]
 8011b6a:	42a3      	cmp	r3, r4
 8011b6c:	db01      	blt.n	8011b72 <__sfputc_r+0x16>
 8011b6e:	290a      	cmp	r1, #10
 8011b70:	d103      	bne.n	8011b7a <__sfputc_r+0x1e>
 8011b72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011b76:	f000 beed 	b.w	8012954 <__swbuf_r>
 8011b7a:	6813      	ldr	r3, [r2, #0]
 8011b7c:	1c58      	adds	r0, r3, #1
 8011b7e:	6010      	str	r0, [r2, #0]
 8011b80:	7019      	strb	r1, [r3, #0]
 8011b82:	4608      	mov	r0, r1
 8011b84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011b88:	4770      	bx	lr

08011b8a <__sfputs_r>:
 8011b8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b8c:	4606      	mov	r6, r0
 8011b8e:	460f      	mov	r7, r1
 8011b90:	4614      	mov	r4, r2
 8011b92:	18d5      	adds	r5, r2, r3
 8011b94:	42ac      	cmp	r4, r5
 8011b96:	d101      	bne.n	8011b9c <__sfputs_r+0x12>
 8011b98:	2000      	movs	r0, #0
 8011b9a:	e007      	b.n	8011bac <__sfputs_r+0x22>
 8011b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ba0:	463a      	mov	r2, r7
 8011ba2:	4630      	mov	r0, r6
 8011ba4:	f7ff ffda 	bl	8011b5c <__sfputc_r>
 8011ba8:	1c43      	adds	r3, r0, #1
 8011baa:	d1f3      	bne.n	8011b94 <__sfputs_r+0xa>
 8011bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011bb0 <_vfiprintf_r>:
 8011bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb4:	460d      	mov	r5, r1
 8011bb6:	b09d      	sub	sp, #116	; 0x74
 8011bb8:	4614      	mov	r4, r2
 8011bba:	4698      	mov	r8, r3
 8011bbc:	4606      	mov	r6, r0
 8011bbe:	b118      	cbz	r0, 8011bc8 <_vfiprintf_r+0x18>
 8011bc0:	6983      	ldr	r3, [r0, #24]
 8011bc2:	b90b      	cbnz	r3, 8011bc8 <_vfiprintf_r+0x18>
 8011bc4:	f001 fea0 	bl	8013908 <__sinit>
 8011bc8:	4b89      	ldr	r3, [pc, #548]	; (8011df0 <_vfiprintf_r+0x240>)
 8011bca:	429d      	cmp	r5, r3
 8011bcc:	d11b      	bne.n	8011c06 <_vfiprintf_r+0x56>
 8011bce:	6875      	ldr	r5, [r6, #4]
 8011bd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011bd2:	07d9      	lsls	r1, r3, #31
 8011bd4:	d405      	bmi.n	8011be2 <_vfiprintf_r+0x32>
 8011bd6:	89ab      	ldrh	r3, [r5, #12]
 8011bd8:	059a      	lsls	r2, r3, #22
 8011bda:	d402      	bmi.n	8011be2 <_vfiprintf_r+0x32>
 8011bdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011bde:	f001 ff36 	bl	8013a4e <__retarget_lock_acquire_recursive>
 8011be2:	89ab      	ldrh	r3, [r5, #12]
 8011be4:	071b      	lsls	r3, r3, #28
 8011be6:	d501      	bpl.n	8011bec <_vfiprintf_r+0x3c>
 8011be8:	692b      	ldr	r3, [r5, #16]
 8011bea:	b9eb      	cbnz	r3, 8011c28 <_vfiprintf_r+0x78>
 8011bec:	4629      	mov	r1, r5
 8011bee:	4630      	mov	r0, r6
 8011bf0:	f000 ff02 	bl	80129f8 <__swsetup_r>
 8011bf4:	b1c0      	cbz	r0, 8011c28 <_vfiprintf_r+0x78>
 8011bf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011bf8:	07dc      	lsls	r4, r3, #31
 8011bfa:	d50e      	bpl.n	8011c1a <_vfiprintf_r+0x6a>
 8011bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8011c00:	b01d      	add	sp, #116	; 0x74
 8011c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c06:	4b7b      	ldr	r3, [pc, #492]	; (8011df4 <_vfiprintf_r+0x244>)
 8011c08:	429d      	cmp	r5, r3
 8011c0a:	d101      	bne.n	8011c10 <_vfiprintf_r+0x60>
 8011c0c:	68b5      	ldr	r5, [r6, #8]
 8011c0e:	e7df      	b.n	8011bd0 <_vfiprintf_r+0x20>
 8011c10:	4b79      	ldr	r3, [pc, #484]	; (8011df8 <_vfiprintf_r+0x248>)
 8011c12:	429d      	cmp	r5, r3
 8011c14:	bf08      	it	eq
 8011c16:	68f5      	ldreq	r5, [r6, #12]
 8011c18:	e7da      	b.n	8011bd0 <_vfiprintf_r+0x20>
 8011c1a:	89ab      	ldrh	r3, [r5, #12]
 8011c1c:	0598      	lsls	r0, r3, #22
 8011c1e:	d4ed      	bmi.n	8011bfc <_vfiprintf_r+0x4c>
 8011c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011c22:	f001 ff15 	bl	8013a50 <__retarget_lock_release_recursive>
 8011c26:	e7e9      	b.n	8011bfc <_vfiprintf_r+0x4c>
 8011c28:	2300      	movs	r3, #0
 8011c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8011c2c:	2320      	movs	r3, #32
 8011c2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c32:	f8cd 800c 	str.w	r8, [sp, #12]
 8011c36:	2330      	movs	r3, #48	; 0x30
 8011c38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011dfc <_vfiprintf_r+0x24c>
 8011c3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011c40:	f04f 0901 	mov.w	r9, #1
 8011c44:	4623      	mov	r3, r4
 8011c46:	469a      	mov	sl, r3
 8011c48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c4c:	b10a      	cbz	r2, 8011c52 <_vfiprintf_r+0xa2>
 8011c4e:	2a25      	cmp	r2, #37	; 0x25
 8011c50:	d1f9      	bne.n	8011c46 <_vfiprintf_r+0x96>
 8011c52:	ebba 0b04 	subs.w	fp, sl, r4
 8011c56:	d00b      	beq.n	8011c70 <_vfiprintf_r+0xc0>
 8011c58:	465b      	mov	r3, fp
 8011c5a:	4622      	mov	r2, r4
 8011c5c:	4629      	mov	r1, r5
 8011c5e:	4630      	mov	r0, r6
 8011c60:	f7ff ff93 	bl	8011b8a <__sfputs_r>
 8011c64:	3001      	adds	r0, #1
 8011c66:	f000 80aa 	beq.w	8011dbe <_vfiprintf_r+0x20e>
 8011c6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011c6c:	445a      	add	r2, fp
 8011c6e:	9209      	str	r2, [sp, #36]	; 0x24
 8011c70:	f89a 3000 	ldrb.w	r3, [sl]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	f000 80a2 	beq.w	8011dbe <_vfiprintf_r+0x20e>
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8011c80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011c84:	f10a 0a01 	add.w	sl, sl, #1
 8011c88:	9304      	str	r3, [sp, #16]
 8011c8a:	9307      	str	r3, [sp, #28]
 8011c8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011c90:	931a      	str	r3, [sp, #104]	; 0x68
 8011c92:	4654      	mov	r4, sl
 8011c94:	2205      	movs	r2, #5
 8011c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c9a:	4858      	ldr	r0, [pc, #352]	; (8011dfc <_vfiprintf_r+0x24c>)
 8011c9c:	f7ee fb88 	bl	80003b0 <memchr>
 8011ca0:	9a04      	ldr	r2, [sp, #16]
 8011ca2:	b9d8      	cbnz	r0, 8011cdc <_vfiprintf_r+0x12c>
 8011ca4:	06d1      	lsls	r1, r2, #27
 8011ca6:	bf44      	itt	mi
 8011ca8:	2320      	movmi	r3, #32
 8011caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011cae:	0713      	lsls	r3, r2, #28
 8011cb0:	bf44      	itt	mi
 8011cb2:	232b      	movmi	r3, #43	; 0x2b
 8011cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8011cbc:	2b2a      	cmp	r3, #42	; 0x2a
 8011cbe:	d015      	beq.n	8011cec <_vfiprintf_r+0x13c>
 8011cc0:	9a07      	ldr	r2, [sp, #28]
 8011cc2:	4654      	mov	r4, sl
 8011cc4:	2000      	movs	r0, #0
 8011cc6:	f04f 0c0a 	mov.w	ip, #10
 8011cca:	4621      	mov	r1, r4
 8011ccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011cd0:	3b30      	subs	r3, #48	; 0x30
 8011cd2:	2b09      	cmp	r3, #9
 8011cd4:	d94e      	bls.n	8011d74 <_vfiprintf_r+0x1c4>
 8011cd6:	b1b0      	cbz	r0, 8011d06 <_vfiprintf_r+0x156>
 8011cd8:	9207      	str	r2, [sp, #28]
 8011cda:	e014      	b.n	8011d06 <_vfiprintf_r+0x156>
 8011cdc:	eba0 0308 	sub.w	r3, r0, r8
 8011ce0:	fa09 f303 	lsl.w	r3, r9, r3
 8011ce4:	4313      	orrs	r3, r2
 8011ce6:	9304      	str	r3, [sp, #16]
 8011ce8:	46a2      	mov	sl, r4
 8011cea:	e7d2      	b.n	8011c92 <_vfiprintf_r+0xe2>
 8011cec:	9b03      	ldr	r3, [sp, #12]
 8011cee:	1d19      	adds	r1, r3, #4
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	9103      	str	r1, [sp, #12]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	bfbb      	ittet	lt
 8011cf8:	425b      	neglt	r3, r3
 8011cfa:	f042 0202 	orrlt.w	r2, r2, #2
 8011cfe:	9307      	strge	r3, [sp, #28]
 8011d00:	9307      	strlt	r3, [sp, #28]
 8011d02:	bfb8      	it	lt
 8011d04:	9204      	strlt	r2, [sp, #16]
 8011d06:	7823      	ldrb	r3, [r4, #0]
 8011d08:	2b2e      	cmp	r3, #46	; 0x2e
 8011d0a:	d10c      	bne.n	8011d26 <_vfiprintf_r+0x176>
 8011d0c:	7863      	ldrb	r3, [r4, #1]
 8011d0e:	2b2a      	cmp	r3, #42	; 0x2a
 8011d10:	d135      	bne.n	8011d7e <_vfiprintf_r+0x1ce>
 8011d12:	9b03      	ldr	r3, [sp, #12]
 8011d14:	1d1a      	adds	r2, r3, #4
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	9203      	str	r2, [sp, #12]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	bfb8      	it	lt
 8011d1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d22:	3402      	adds	r4, #2
 8011d24:	9305      	str	r3, [sp, #20]
 8011d26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011e0c <_vfiprintf_r+0x25c>
 8011d2a:	7821      	ldrb	r1, [r4, #0]
 8011d2c:	2203      	movs	r2, #3
 8011d2e:	4650      	mov	r0, sl
 8011d30:	f7ee fb3e 	bl	80003b0 <memchr>
 8011d34:	b140      	cbz	r0, 8011d48 <_vfiprintf_r+0x198>
 8011d36:	2340      	movs	r3, #64	; 0x40
 8011d38:	eba0 000a 	sub.w	r0, r0, sl
 8011d3c:	fa03 f000 	lsl.w	r0, r3, r0
 8011d40:	9b04      	ldr	r3, [sp, #16]
 8011d42:	4303      	orrs	r3, r0
 8011d44:	3401      	adds	r4, #1
 8011d46:	9304      	str	r3, [sp, #16]
 8011d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d4c:	482c      	ldr	r0, [pc, #176]	; (8011e00 <_vfiprintf_r+0x250>)
 8011d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011d52:	2206      	movs	r2, #6
 8011d54:	f7ee fb2c 	bl	80003b0 <memchr>
 8011d58:	2800      	cmp	r0, #0
 8011d5a:	d03f      	beq.n	8011ddc <_vfiprintf_r+0x22c>
 8011d5c:	4b29      	ldr	r3, [pc, #164]	; (8011e04 <_vfiprintf_r+0x254>)
 8011d5e:	bb1b      	cbnz	r3, 8011da8 <_vfiprintf_r+0x1f8>
 8011d60:	9b03      	ldr	r3, [sp, #12]
 8011d62:	3307      	adds	r3, #7
 8011d64:	f023 0307 	bic.w	r3, r3, #7
 8011d68:	3308      	adds	r3, #8
 8011d6a:	9303      	str	r3, [sp, #12]
 8011d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d6e:	443b      	add	r3, r7
 8011d70:	9309      	str	r3, [sp, #36]	; 0x24
 8011d72:	e767      	b.n	8011c44 <_vfiprintf_r+0x94>
 8011d74:	fb0c 3202 	mla	r2, ip, r2, r3
 8011d78:	460c      	mov	r4, r1
 8011d7a:	2001      	movs	r0, #1
 8011d7c:	e7a5      	b.n	8011cca <_vfiprintf_r+0x11a>
 8011d7e:	2300      	movs	r3, #0
 8011d80:	3401      	adds	r4, #1
 8011d82:	9305      	str	r3, [sp, #20]
 8011d84:	4619      	mov	r1, r3
 8011d86:	f04f 0c0a 	mov.w	ip, #10
 8011d8a:	4620      	mov	r0, r4
 8011d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011d90:	3a30      	subs	r2, #48	; 0x30
 8011d92:	2a09      	cmp	r2, #9
 8011d94:	d903      	bls.n	8011d9e <_vfiprintf_r+0x1ee>
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d0c5      	beq.n	8011d26 <_vfiprintf_r+0x176>
 8011d9a:	9105      	str	r1, [sp, #20]
 8011d9c:	e7c3      	b.n	8011d26 <_vfiprintf_r+0x176>
 8011d9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011da2:	4604      	mov	r4, r0
 8011da4:	2301      	movs	r3, #1
 8011da6:	e7f0      	b.n	8011d8a <_vfiprintf_r+0x1da>
 8011da8:	ab03      	add	r3, sp, #12
 8011daa:	9300      	str	r3, [sp, #0]
 8011dac:	462a      	mov	r2, r5
 8011dae:	4b16      	ldr	r3, [pc, #88]	; (8011e08 <_vfiprintf_r+0x258>)
 8011db0:	a904      	add	r1, sp, #16
 8011db2:	4630      	mov	r0, r6
 8011db4:	f000 f8bc 	bl	8011f30 <_printf_float>
 8011db8:	4607      	mov	r7, r0
 8011dba:	1c78      	adds	r0, r7, #1
 8011dbc:	d1d6      	bne.n	8011d6c <_vfiprintf_r+0x1bc>
 8011dbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011dc0:	07d9      	lsls	r1, r3, #31
 8011dc2:	d405      	bmi.n	8011dd0 <_vfiprintf_r+0x220>
 8011dc4:	89ab      	ldrh	r3, [r5, #12]
 8011dc6:	059a      	lsls	r2, r3, #22
 8011dc8:	d402      	bmi.n	8011dd0 <_vfiprintf_r+0x220>
 8011dca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011dcc:	f001 fe40 	bl	8013a50 <__retarget_lock_release_recursive>
 8011dd0:	89ab      	ldrh	r3, [r5, #12]
 8011dd2:	065b      	lsls	r3, r3, #25
 8011dd4:	f53f af12 	bmi.w	8011bfc <_vfiprintf_r+0x4c>
 8011dd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011dda:	e711      	b.n	8011c00 <_vfiprintf_r+0x50>
 8011ddc:	ab03      	add	r3, sp, #12
 8011dde:	9300      	str	r3, [sp, #0]
 8011de0:	462a      	mov	r2, r5
 8011de2:	4b09      	ldr	r3, [pc, #36]	; (8011e08 <_vfiprintf_r+0x258>)
 8011de4:	a904      	add	r1, sp, #16
 8011de6:	4630      	mov	r0, r6
 8011de8:	f000 fb2e 	bl	8012448 <_printf_i>
 8011dec:	e7e4      	b.n	8011db8 <_vfiprintf_r+0x208>
 8011dee:	bf00      	nop
 8011df0:	0801d3c0 	.word	0x0801d3c0
 8011df4:	0801d3e0 	.word	0x0801d3e0
 8011df8:	0801d3a0 	.word	0x0801d3a0
 8011dfc:	0801d210 	.word	0x0801d210
 8011e00:	0801d21a 	.word	0x0801d21a
 8011e04:	08011f31 	.word	0x08011f31
 8011e08:	08011b8b 	.word	0x08011b8b
 8011e0c:	0801d216 	.word	0x0801d216

08011e10 <__cvt>:
 8011e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e12:	ed2d 8b02 	vpush	{d8}
 8011e16:	eeb0 8b40 	vmov.f64	d8, d0
 8011e1a:	b085      	sub	sp, #20
 8011e1c:	4617      	mov	r7, r2
 8011e1e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011e20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011e22:	ee18 2a90 	vmov	r2, s17
 8011e26:	f025 0520 	bic.w	r5, r5, #32
 8011e2a:	2a00      	cmp	r2, #0
 8011e2c:	bfb6      	itet	lt
 8011e2e:	222d      	movlt	r2, #45	; 0x2d
 8011e30:	2200      	movge	r2, #0
 8011e32:	eeb1 8b40 	vneglt.f64	d8, d0
 8011e36:	2d46      	cmp	r5, #70	; 0x46
 8011e38:	460c      	mov	r4, r1
 8011e3a:	701a      	strb	r2, [r3, #0]
 8011e3c:	d004      	beq.n	8011e48 <__cvt+0x38>
 8011e3e:	2d45      	cmp	r5, #69	; 0x45
 8011e40:	d100      	bne.n	8011e44 <__cvt+0x34>
 8011e42:	3401      	adds	r4, #1
 8011e44:	2102      	movs	r1, #2
 8011e46:	e000      	b.n	8011e4a <__cvt+0x3a>
 8011e48:	2103      	movs	r1, #3
 8011e4a:	ab03      	add	r3, sp, #12
 8011e4c:	9301      	str	r3, [sp, #4]
 8011e4e:	ab02      	add	r3, sp, #8
 8011e50:	9300      	str	r3, [sp, #0]
 8011e52:	4622      	mov	r2, r4
 8011e54:	4633      	mov	r3, r6
 8011e56:	eeb0 0b48 	vmov.f64	d0, d8
 8011e5a:	f000 fecd 	bl	8012bf8 <_dtoa_r>
 8011e5e:	2d47      	cmp	r5, #71	; 0x47
 8011e60:	d101      	bne.n	8011e66 <__cvt+0x56>
 8011e62:	07fb      	lsls	r3, r7, #31
 8011e64:	d51a      	bpl.n	8011e9c <__cvt+0x8c>
 8011e66:	2d46      	cmp	r5, #70	; 0x46
 8011e68:	eb00 0204 	add.w	r2, r0, r4
 8011e6c:	d10c      	bne.n	8011e88 <__cvt+0x78>
 8011e6e:	7803      	ldrb	r3, [r0, #0]
 8011e70:	2b30      	cmp	r3, #48	; 0x30
 8011e72:	d107      	bne.n	8011e84 <__cvt+0x74>
 8011e74:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e7c:	bf1c      	itt	ne
 8011e7e:	f1c4 0401 	rsbne	r4, r4, #1
 8011e82:	6034      	strne	r4, [r6, #0]
 8011e84:	6833      	ldr	r3, [r6, #0]
 8011e86:	441a      	add	r2, r3
 8011e88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e90:	bf08      	it	eq
 8011e92:	9203      	streq	r2, [sp, #12]
 8011e94:	2130      	movs	r1, #48	; 0x30
 8011e96:	9b03      	ldr	r3, [sp, #12]
 8011e98:	4293      	cmp	r3, r2
 8011e9a:	d307      	bcc.n	8011eac <__cvt+0x9c>
 8011e9c:	9b03      	ldr	r3, [sp, #12]
 8011e9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011ea0:	1a1b      	subs	r3, r3, r0
 8011ea2:	6013      	str	r3, [r2, #0]
 8011ea4:	b005      	add	sp, #20
 8011ea6:	ecbd 8b02 	vpop	{d8}
 8011eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011eac:	1c5c      	adds	r4, r3, #1
 8011eae:	9403      	str	r4, [sp, #12]
 8011eb0:	7019      	strb	r1, [r3, #0]
 8011eb2:	e7f0      	b.n	8011e96 <__cvt+0x86>

08011eb4 <__exponent>:
 8011eb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011eb6:	4603      	mov	r3, r0
 8011eb8:	2900      	cmp	r1, #0
 8011eba:	bfb8      	it	lt
 8011ebc:	4249      	neglt	r1, r1
 8011ebe:	f803 2b02 	strb.w	r2, [r3], #2
 8011ec2:	bfb4      	ite	lt
 8011ec4:	222d      	movlt	r2, #45	; 0x2d
 8011ec6:	222b      	movge	r2, #43	; 0x2b
 8011ec8:	2909      	cmp	r1, #9
 8011eca:	7042      	strb	r2, [r0, #1]
 8011ecc:	dd2a      	ble.n	8011f24 <__exponent+0x70>
 8011ece:	f10d 0407 	add.w	r4, sp, #7
 8011ed2:	46a4      	mov	ip, r4
 8011ed4:	270a      	movs	r7, #10
 8011ed6:	46a6      	mov	lr, r4
 8011ed8:	460a      	mov	r2, r1
 8011eda:	fb91 f6f7 	sdiv	r6, r1, r7
 8011ede:	fb07 1516 	mls	r5, r7, r6, r1
 8011ee2:	3530      	adds	r5, #48	; 0x30
 8011ee4:	2a63      	cmp	r2, #99	; 0x63
 8011ee6:	f104 34ff 	add.w	r4, r4, #4294967295
 8011eea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011eee:	4631      	mov	r1, r6
 8011ef0:	dcf1      	bgt.n	8011ed6 <__exponent+0x22>
 8011ef2:	3130      	adds	r1, #48	; 0x30
 8011ef4:	f1ae 0502 	sub.w	r5, lr, #2
 8011ef8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011efc:	1c44      	adds	r4, r0, #1
 8011efe:	4629      	mov	r1, r5
 8011f00:	4561      	cmp	r1, ip
 8011f02:	d30a      	bcc.n	8011f1a <__exponent+0x66>
 8011f04:	f10d 0209 	add.w	r2, sp, #9
 8011f08:	eba2 020e 	sub.w	r2, r2, lr
 8011f0c:	4565      	cmp	r5, ip
 8011f0e:	bf88      	it	hi
 8011f10:	2200      	movhi	r2, #0
 8011f12:	4413      	add	r3, r2
 8011f14:	1a18      	subs	r0, r3, r0
 8011f16:	b003      	add	sp, #12
 8011f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011f1e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011f22:	e7ed      	b.n	8011f00 <__exponent+0x4c>
 8011f24:	2330      	movs	r3, #48	; 0x30
 8011f26:	3130      	adds	r1, #48	; 0x30
 8011f28:	7083      	strb	r3, [r0, #2]
 8011f2a:	70c1      	strb	r1, [r0, #3]
 8011f2c:	1d03      	adds	r3, r0, #4
 8011f2e:	e7f1      	b.n	8011f14 <__exponent+0x60>

08011f30 <_printf_float>:
 8011f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f34:	b08b      	sub	sp, #44	; 0x2c
 8011f36:	460c      	mov	r4, r1
 8011f38:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8011f3c:	4616      	mov	r6, r2
 8011f3e:	461f      	mov	r7, r3
 8011f40:	4605      	mov	r5, r0
 8011f42:	f001 fd7f 	bl	8013a44 <_localeconv_r>
 8011f46:	f8d0 b000 	ldr.w	fp, [r0]
 8011f4a:	4658      	mov	r0, fp
 8011f4c:	f7ee fa28 	bl	80003a0 <strlen>
 8011f50:	2300      	movs	r3, #0
 8011f52:	9308      	str	r3, [sp, #32]
 8011f54:	f8d8 3000 	ldr.w	r3, [r8]
 8011f58:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011f5c:	6822      	ldr	r2, [r4, #0]
 8011f5e:	3307      	adds	r3, #7
 8011f60:	f023 0307 	bic.w	r3, r3, #7
 8011f64:	f103 0108 	add.w	r1, r3, #8
 8011f68:	f8c8 1000 	str.w	r1, [r8]
 8011f6c:	4682      	mov	sl, r0
 8011f6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011f72:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8011f76:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80121d8 <_printf_float+0x2a8>
 8011f7a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8011f7e:	eeb0 6bc0 	vabs.f64	d6, d0
 8011f82:	eeb4 6b47 	vcmp.f64	d6, d7
 8011f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f8a:	dd24      	ble.n	8011fd6 <_printf_float+0xa6>
 8011f8c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f94:	d502      	bpl.n	8011f9c <_printf_float+0x6c>
 8011f96:	232d      	movs	r3, #45	; 0x2d
 8011f98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f9c:	4b90      	ldr	r3, [pc, #576]	; (80121e0 <_printf_float+0x2b0>)
 8011f9e:	4891      	ldr	r0, [pc, #580]	; (80121e4 <_printf_float+0x2b4>)
 8011fa0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011fa4:	bf94      	ite	ls
 8011fa6:	4698      	movls	r8, r3
 8011fa8:	4680      	movhi	r8, r0
 8011faa:	2303      	movs	r3, #3
 8011fac:	6123      	str	r3, [r4, #16]
 8011fae:	f022 0204 	bic.w	r2, r2, #4
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	6022      	str	r2, [r4, #0]
 8011fb6:	9304      	str	r3, [sp, #16]
 8011fb8:	9700      	str	r7, [sp, #0]
 8011fba:	4633      	mov	r3, r6
 8011fbc:	aa09      	add	r2, sp, #36	; 0x24
 8011fbe:	4621      	mov	r1, r4
 8011fc0:	4628      	mov	r0, r5
 8011fc2:	f000 f9d3 	bl	801236c <_printf_common>
 8011fc6:	3001      	adds	r0, #1
 8011fc8:	f040 808a 	bne.w	80120e0 <_printf_float+0x1b0>
 8011fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8011fd0:	b00b      	add	sp, #44	; 0x2c
 8011fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd6:	eeb4 0b40 	vcmp.f64	d0, d0
 8011fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fde:	d709      	bvc.n	8011ff4 <_printf_float+0xc4>
 8011fe0:	ee10 3a90 	vmov	r3, s1
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	bfbc      	itt	lt
 8011fe8:	232d      	movlt	r3, #45	; 0x2d
 8011fea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011fee:	487e      	ldr	r0, [pc, #504]	; (80121e8 <_printf_float+0x2b8>)
 8011ff0:	4b7e      	ldr	r3, [pc, #504]	; (80121ec <_printf_float+0x2bc>)
 8011ff2:	e7d5      	b.n	8011fa0 <_printf_float+0x70>
 8011ff4:	6863      	ldr	r3, [r4, #4]
 8011ff6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8011ffa:	9104      	str	r1, [sp, #16]
 8011ffc:	1c59      	adds	r1, r3, #1
 8011ffe:	d13c      	bne.n	801207a <_printf_float+0x14a>
 8012000:	2306      	movs	r3, #6
 8012002:	6063      	str	r3, [r4, #4]
 8012004:	2300      	movs	r3, #0
 8012006:	9303      	str	r3, [sp, #12]
 8012008:	ab08      	add	r3, sp, #32
 801200a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801200e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8012012:	ab07      	add	r3, sp, #28
 8012014:	6861      	ldr	r1, [r4, #4]
 8012016:	9300      	str	r3, [sp, #0]
 8012018:	6022      	str	r2, [r4, #0]
 801201a:	f10d 031b 	add.w	r3, sp, #27
 801201e:	4628      	mov	r0, r5
 8012020:	f7ff fef6 	bl	8011e10 <__cvt>
 8012024:	9b04      	ldr	r3, [sp, #16]
 8012026:	9907      	ldr	r1, [sp, #28]
 8012028:	2b47      	cmp	r3, #71	; 0x47
 801202a:	4680      	mov	r8, r0
 801202c:	d108      	bne.n	8012040 <_printf_float+0x110>
 801202e:	1cc8      	adds	r0, r1, #3
 8012030:	db02      	blt.n	8012038 <_printf_float+0x108>
 8012032:	6863      	ldr	r3, [r4, #4]
 8012034:	4299      	cmp	r1, r3
 8012036:	dd41      	ble.n	80120bc <_printf_float+0x18c>
 8012038:	f1a9 0902 	sub.w	r9, r9, #2
 801203c:	fa5f f989 	uxtb.w	r9, r9
 8012040:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8012044:	d820      	bhi.n	8012088 <_printf_float+0x158>
 8012046:	3901      	subs	r1, #1
 8012048:	464a      	mov	r2, r9
 801204a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801204e:	9107      	str	r1, [sp, #28]
 8012050:	f7ff ff30 	bl	8011eb4 <__exponent>
 8012054:	9a08      	ldr	r2, [sp, #32]
 8012056:	9004      	str	r0, [sp, #16]
 8012058:	1813      	adds	r3, r2, r0
 801205a:	2a01      	cmp	r2, #1
 801205c:	6123      	str	r3, [r4, #16]
 801205e:	dc02      	bgt.n	8012066 <_printf_float+0x136>
 8012060:	6822      	ldr	r2, [r4, #0]
 8012062:	07d2      	lsls	r2, r2, #31
 8012064:	d501      	bpl.n	801206a <_printf_float+0x13a>
 8012066:	3301      	adds	r3, #1
 8012068:	6123      	str	r3, [r4, #16]
 801206a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d0a2      	beq.n	8011fb8 <_printf_float+0x88>
 8012072:	232d      	movs	r3, #45	; 0x2d
 8012074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012078:	e79e      	b.n	8011fb8 <_printf_float+0x88>
 801207a:	9904      	ldr	r1, [sp, #16]
 801207c:	2947      	cmp	r1, #71	; 0x47
 801207e:	d1c1      	bne.n	8012004 <_printf_float+0xd4>
 8012080:	2b00      	cmp	r3, #0
 8012082:	d1bf      	bne.n	8012004 <_printf_float+0xd4>
 8012084:	2301      	movs	r3, #1
 8012086:	e7bc      	b.n	8012002 <_printf_float+0xd2>
 8012088:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801208c:	d118      	bne.n	80120c0 <_printf_float+0x190>
 801208e:	2900      	cmp	r1, #0
 8012090:	6863      	ldr	r3, [r4, #4]
 8012092:	dd0b      	ble.n	80120ac <_printf_float+0x17c>
 8012094:	6121      	str	r1, [r4, #16]
 8012096:	b913      	cbnz	r3, 801209e <_printf_float+0x16e>
 8012098:	6822      	ldr	r2, [r4, #0]
 801209a:	07d0      	lsls	r0, r2, #31
 801209c:	d502      	bpl.n	80120a4 <_printf_float+0x174>
 801209e:	3301      	adds	r3, #1
 80120a0:	440b      	add	r3, r1
 80120a2:	6123      	str	r3, [r4, #16]
 80120a4:	2300      	movs	r3, #0
 80120a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80120a8:	9304      	str	r3, [sp, #16]
 80120aa:	e7de      	b.n	801206a <_printf_float+0x13a>
 80120ac:	b913      	cbnz	r3, 80120b4 <_printf_float+0x184>
 80120ae:	6822      	ldr	r2, [r4, #0]
 80120b0:	07d2      	lsls	r2, r2, #31
 80120b2:	d501      	bpl.n	80120b8 <_printf_float+0x188>
 80120b4:	3302      	adds	r3, #2
 80120b6:	e7f4      	b.n	80120a2 <_printf_float+0x172>
 80120b8:	2301      	movs	r3, #1
 80120ba:	e7f2      	b.n	80120a2 <_printf_float+0x172>
 80120bc:	f04f 0967 	mov.w	r9, #103	; 0x67
 80120c0:	9b08      	ldr	r3, [sp, #32]
 80120c2:	4299      	cmp	r1, r3
 80120c4:	db05      	blt.n	80120d2 <_printf_float+0x1a2>
 80120c6:	6823      	ldr	r3, [r4, #0]
 80120c8:	6121      	str	r1, [r4, #16]
 80120ca:	07d8      	lsls	r0, r3, #31
 80120cc:	d5ea      	bpl.n	80120a4 <_printf_float+0x174>
 80120ce:	1c4b      	adds	r3, r1, #1
 80120d0:	e7e7      	b.n	80120a2 <_printf_float+0x172>
 80120d2:	2900      	cmp	r1, #0
 80120d4:	bfd4      	ite	le
 80120d6:	f1c1 0202 	rsble	r2, r1, #2
 80120da:	2201      	movgt	r2, #1
 80120dc:	4413      	add	r3, r2
 80120de:	e7e0      	b.n	80120a2 <_printf_float+0x172>
 80120e0:	6823      	ldr	r3, [r4, #0]
 80120e2:	055a      	lsls	r2, r3, #21
 80120e4:	d407      	bmi.n	80120f6 <_printf_float+0x1c6>
 80120e6:	6923      	ldr	r3, [r4, #16]
 80120e8:	4642      	mov	r2, r8
 80120ea:	4631      	mov	r1, r6
 80120ec:	4628      	mov	r0, r5
 80120ee:	47b8      	blx	r7
 80120f0:	3001      	adds	r0, #1
 80120f2:	d12a      	bne.n	801214a <_printf_float+0x21a>
 80120f4:	e76a      	b.n	8011fcc <_printf_float+0x9c>
 80120f6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80120fa:	f240 80e2 	bls.w	80122c2 <_printf_float+0x392>
 80120fe:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8012102:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801210a:	d133      	bne.n	8012174 <_printf_float+0x244>
 801210c:	4a38      	ldr	r2, [pc, #224]	; (80121f0 <_printf_float+0x2c0>)
 801210e:	2301      	movs	r3, #1
 8012110:	4631      	mov	r1, r6
 8012112:	4628      	mov	r0, r5
 8012114:	47b8      	blx	r7
 8012116:	3001      	adds	r0, #1
 8012118:	f43f af58 	beq.w	8011fcc <_printf_float+0x9c>
 801211c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012120:	429a      	cmp	r2, r3
 8012122:	db02      	blt.n	801212a <_printf_float+0x1fa>
 8012124:	6823      	ldr	r3, [r4, #0]
 8012126:	07d8      	lsls	r0, r3, #31
 8012128:	d50f      	bpl.n	801214a <_printf_float+0x21a>
 801212a:	4653      	mov	r3, sl
 801212c:	465a      	mov	r2, fp
 801212e:	4631      	mov	r1, r6
 8012130:	4628      	mov	r0, r5
 8012132:	47b8      	blx	r7
 8012134:	3001      	adds	r0, #1
 8012136:	f43f af49 	beq.w	8011fcc <_printf_float+0x9c>
 801213a:	f04f 0800 	mov.w	r8, #0
 801213e:	f104 091a 	add.w	r9, r4, #26
 8012142:	9b08      	ldr	r3, [sp, #32]
 8012144:	3b01      	subs	r3, #1
 8012146:	4543      	cmp	r3, r8
 8012148:	dc09      	bgt.n	801215e <_printf_float+0x22e>
 801214a:	6823      	ldr	r3, [r4, #0]
 801214c:	079b      	lsls	r3, r3, #30
 801214e:	f100 8108 	bmi.w	8012362 <_printf_float+0x432>
 8012152:	68e0      	ldr	r0, [r4, #12]
 8012154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012156:	4298      	cmp	r0, r3
 8012158:	bfb8      	it	lt
 801215a:	4618      	movlt	r0, r3
 801215c:	e738      	b.n	8011fd0 <_printf_float+0xa0>
 801215e:	2301      	movs	r3, #1
 8012160:	464a      	mov	r2, r9
 8012162:	4631      	mov	r1, r6
 8012164:	4628      	mov	r0, r5
 8012166:	47b8      	blx	r7
 8012168:	3001      	adds	r0, #1
 801216a:	f43f af2f 	beq.w	8011fcc <_printf_float+0x9c>
 801216e:	f108 0801 	add.w	r8, r8, #1
 8012172:	e7e6      	b.n	8012142 <_printf_float+0x212>
 8012174:	9b07      	ldr	r3, [sp, #28]
 8012176:	2b00      	cmp	r3, #0
 8012178:	dc3c      	bgt.n	80121f4 <_printf_float+0x2c4>
 801217a:	4a1d      	ldr	r2, [pc, #116]	; (80121f0 <_printf_float+0x2c0>)
 801217c:	2301      	movs	r3, #1
 801217e:	4631      	mov	r1, r6
 8012180:	4628      	mov	r0, r5
 8012182:	47b8      	blx	r7
 8012184:	3001      	adds	r0, #1
 8012186:	f43f af21 	beq.w	8011fcc <_printf_float+0x9c>
 801218a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801218e:	4313      	orrs	r3, r2
 8012190:	d102      	bne.n	8012198 <_printf_float+0x268>
 8012192:	6823      	ldr	r3, [r4, #0]
 8012194:	07d9      	lsls	r1, r3, #31
 8012196:	d5d8      	bpl.n	801214a <_printf_float+0x21a>
 8012198:	4653      	mov	r3, sl
 801219a:	465a      	mov	r2, fp
 801219c:	4631      	mov	r1, r6
 801219e:	4628      	mov	r0, r5
 80121a0:	47b8      	blx	r7
 80121a2:	3001      	adds	r0, #1
 80121a4:	f43f af12 	beq.w	8011fcc <_printf_float+0x9c>
 80121a8:	f04f 0900 	mov.w	r9, #0
 80121ac:	f104 0a1a 	add.w	sl, r4, #26
 80121b0:	9b07      	ldr	r3, [sp, #28]
 80121b2:	425b      	negs	r3, r3
 80121b4:	454b      	cmp	r3, r9
 80121b6:	dc01      	bgt.n	80121bc <_printf_float+0x28c>
 80121b8:	9b08      	ldr	r3, [sp, #32]
 80121ba:	e795      	b.n	80120e8 <_printf_float+0x1b8>
 80121bc:	2301      	movs	r3, #1
 80121be:	4652      	mov	r2, sl
 80121c0:	4631      	mov	r1, r6
 80121c2:	4628      	mov	r0, r5
 80121c4:	47b8      	blx	r7
 80121c6:	3001      	adds	r0, #1
 80121c8:	f43f af00 	beq.w	8011fcc <_printf_float+0x9c>
 80121cc:	f109 0901 	add.w	r9, r9, #1
 80121d0:	e7ee      	b.n	80121b0 <_printf_float+0x280>
 80121d2:	bf00      	nop
 80121d4:	f3af 8000 	nop.w
 80121d8:	ffffffff 	.word	0xffffffff
 80121dc:	7fefffff 	.word	0x7fefffff
 80121e0:	0801d221 	.word	0x0801d221
 80121e4:	0801d225 	.word	0x0801d225
 80121e8:	0801d22d 	.word	0x0801d22d
 80121ec:	0801d229 	.word	0x0801d229
 80121f0:	0801d231 	.word	0x0801d231
 80121f4:	9a08      	ldr	r2, [sp, #32]
 80121f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80121f8:	429a      	cmp	r2, r3
 80121fa:	bfa8      	it	ge
 80121fc:	461a      	movge	r2, r3
 80121fe:	2a00      	cmp	r2, #0
 8012200:	4691      	mov	r9, r2
 8012202:	dc38      	bgt.n	8012276 <_printf_float+0x346>
 8012204:	2300      	movs	r3, #0
 8012206:	9305      	str	r3, [sp, #20]
 8012208:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801220c:	f104 021a 	add.w	r2, r4, #26
 8012210:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012212:	9905      	ldr	r1, [sp, #20]
 8012214:	9304      	str	r3, [sp, #16]
 8012216:	eba3 0309 	sub.w	r3, r3, r9
 801221a:	428b      	cmp	r3, r1
 801221c:	dc33      	bgt.n	8012286 <_printf_float+0x356>
 801221e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012222:	429a      	cmp	r2, r3
 8012224:	db3c      	blt.n	80122a0 <_printf_float+0x370>
 8012226:	6823      	ldr	r3, [r4, #0]
 8012228:	07da      	lsls	r2, r3, #31
 801222a:	d439      	bmi.n	80122a0 <_printf_float+0x370>
 801222c:	9b08      	ldr	r3, [sp, #32]
 801222e:	9a04      	ldr	r2, [sp, #16]
 8012230:	9907      	ldr	r1, [sp, #28]
 8012232:	1a9a      	subs	r2, r3, r2
 8012234:	eba3 0901 	sub.w	r9, r3, r1
 8012238:	4591      	cmp	r9, r2
 801223a:	bfa8      	it	ge
 801223c:	4691      	movge	r9, r2
 801223e:	f1b9 0f00 	cmp.w	r9, #0
 8012242:	dc35      	bgt.n	80122b0 <_printf_float+0x380>
 8012244:	f04f 0800 	mov.w	r8, #0
 8012248:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801224c:	f104 0a1a 	add.w	sl, r4, #26
 8012250:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012254:	1a9b      	subs	r3, r3, r2
 8012256:	eba3 0309 	sub.w	r3, r3, r9
 801225a:	4543      	cmp	r3, r8
 801225c:	f77f af75 	ble.w	801214a <_printf_float+0x21a>
 8012260:	2301      	movs	r3, #1
 8012262:	4652      	mov	r2, sl
 8012264:	4631      	mov	r1, r6
 8012266:	4628      	mov	r0, r5
 8012268:	47b8      	blx	r7
 801226a:	3001      	adds	r0, #1
 801226c:	f43f aeae 	beq.w	8011fcc <_printf_float+0x9c>
 8012270:	f108 0801 	add.w	r8, r8, #1
 8012274:	e7ec      	b.n	8012250 <_printf_float+0x320>
 8012276:	4613      	mov	r3, r2
 8012278:	4631      	mov	r1, r6
 801227a:	4642      	mov	r2, r8
 801227c:	4628      	mov	r0, r5
 801227e:	47b8      	blx	r7
 8012280:	3001      	adds	r0, #1
 8012282:	d1bf      	bne.n	8012204 <_printf_float+0x2d4>
 8012284:	e6a2      	b.n	8011fcc <_printf_float+0x9c>
 8012286:	2301      	movs	r3, #1
 8012288:	4631      	mov	r1, r6
 801228a:	4628      	mov	r0, r5
 801228c:	9204      	str	r2, [sp, #16]
 801228e:	47b8      	blx	r7
 8012290:	3001      	adds	r0, #1
 8012292:	f43f ae9b 	beq.w	8011fcc <_printf_float+0x9c>
 8012296:	9b05      	ldr	r3, [sp, #20]
 8012298:	9a04      	ldr	r2, [sp, #16]
 801229a:	3301      	adds	r3, #1
 801229c:	9305      	str	r3, [sp, #20]
 801229e:	e7b7      	b.n	8012210 <_printf_float+0x2e0>
 80122a0:	4653      	mov	r3, sl
 80122a2:	465a      	mov	r2, fp
 80122a4:	4631      	mov	r1, r6
 80122a6:	4628      	mov	r0, r5
 80122a8:	47b8      	blx	r7
 80122aa:	3001      	adds	r0, #1
 80122ac:	d1be      	bne.n	801222c <_printf_float+0x2fc>
 80122ae:	e68d      	b.n	8011fcc <_printf_float+0x9c>
 80122b0:	9a04      	ldr	r2, [sp, #16]
 80122b2:	464b      	mov	r3, r9
 80122b4:	4442      	add	r2, r8
 80122b6:	4631      	mov	r1, r6
 80122b8:	4628      	mov	r0, r5
 80122ba:	47b8      	blx	r7
 80122bc:	3001      	adds	r0, #1
 80122be:	d1c1      	bne.n	8012244 <_printf_float+0x314>
 80122c0:	e684      	b.n	8011fcc <_printf_float+0x9c>
 80122c2:	9a08      	ldr	r2, [sp, #32]
 80122c4:	2a01      	cmp	r2, #1
 80122c6:	dc01      	bgt.n	80122cc <_printf_float+0x39c>
 80122c8:	07db      	lsls	r3, r3, #31
 80122ca:	d537      	bpl.n	801233c <_printf_float+0x40c>
 80122cc:	2301      	movs	r3, #1
 80122ce:	4642      	mov	r2, r8
 80122d0:	4631      	mov	r1, r6
 80122d2:	4628      	mov	r0, r5
 80122d4:	47b8      	blx	r7
 80122d6:	3001      	adds	r0, #1
 80122d8:	f43f ae78 	beq.w	8011fcc <_printf_float+0x9c>
 80122dc:	4653      	mov	r3, sl
 80122de:	465a      	mov	r2, fp
 80122e0:	4631      	mov	r1, r6
 80122e2:	4628      	mov	r0, r5
 80122e4:	47b8      	blx	r7
 80122e6:	3001      	adds	r0, #1
 80122e8:	f43f ae70 	beq.w	8011fcc <_printf_float+0x9c>
 80122ec:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80122f0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80122f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122f8:	d01b      	beq.n	8012332 <_printf_float+0x402>
 80122fa:	9b08      	ldr	r3, [sp, #32]
 80122fc:	f108 0201 	add.w	r2, r8, #1
 8012300:	3b01      	subs	r3, #1
 8012302:	4631      	mov	r1, r6
 8012304:	4628      	mov	r0, r5
 8012306:	47b8      	blx	r7
 8012308:	3001      	adds	r0, #1
 801230a:	d10e      	bne.n	801232a <_printf_float+0x3fa>
 801230c:	e65e      	b.n	8011fcc <_printf_float+0x9c>
 801230e:	2301      	movs	r3, #1
 8012310:	464a      	mov	r2, r9
 8012312:	4631      	mov	r1, r6
 8012314:	4628      	mov	r0, r5
 8012316:	47b8      	blx	r7
 8012318:	3001      	adds	r0, #1
 801231a:	f43f ae57 	beq.w	8011fcc <_printf_float+0x9c>
 801231e:	f108 0801 	add.w	r8, r8, #1
 8012322:	9b08      	ldr	r3, [sp, #32]
 8012324:	3b01      	subs	r3, #1
 8012326:	4543      	cmp	r3, r8
 8012328:	dcf1      	bgt.n	801230e <_printf_float+0x3de>
 801232a:	9b04      	ldr	r3, [sp, #16]
 801232c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012330:	e6db      	b.n	80120ea <_printf_float+0x1ba>
 8012332:	f04f 0800 	mov.w	r8, #0
 8012336:	f104 091a 	add.w	r9, r4, #26
 801233a:	e7f2      	b.n	8012322 <_printf_float+0x3f2>
 801233c:	2301      	movs	r3, #1
 801233e:	4642      	mov	r2, r8
 8012340:	e7df      	b.n	8012302 <_printf_float+0x3d2>
 8012342:	2301      	movs	r3, #1
 8012344:	464a      	mov	r2, r9
 8012346:	4631      	mov	r1, r6
 8012348:	4628      	mov	r0, r5
 801234a:	47b8      	blx	r7
 801234c:	3001      	adds	r0, #1
 801234e:	f43f ae3d 	beq.w	8011fcc <_printf_float+0x9c>
 8012352:	f108 0801 	add.w	r8, r8, #1
 8012356:	68e3      	ldr	r3, [r4, #12]
 8012358:	9909      	ldr	r1, [sp, #36]	; 0x24
 801235a:	1a5b      	subs	r3, r3, r1
 801235c:	4543      	cmp	r3, r8
 801235e:	dcf0      	bgt.n	8012342 <_printf_float+0x412>
 8012360:	e6f7      	b.n	8012152 <_printf_float+0x222>
 8012362:	f04f 0800 	mov.w	r8, #0
 8012366:	f104 0919 	add.w	r9, r4, #25
 801236a:	e7f4      	b.n	8012356 <_printf_float+0x426>

0801236c <_printf_common>:
 801236c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012370:	4616      	mov	r6, r2
 8012372:	4699      	mov	r9, r3
 8012374:	688a      	ldr	r2, [r1, #8]
 8012376:	690b      	ldr	r3, [r1, #16]
 8012378:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801237c:	4293      	cmp	r3, r2
 801237e:	bfb8      	it	lt
 8012380:	4613      	movlt	r3, r2
 8012382:	6033      	str	r3, [r6, #0]
 8012384:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012388:	4607      	mov	r7, r0
 801238a:	460c      	mov	r4, r1
 801238c:	b10a      	cbz	r2, 8012392 <_printf_common+0x26>
 801238e:	3301      	adds	r3, #1
 8012390:	6033      	str	r3, [r6, #0]
 8012392:	6823      	ldr	r3, [r4, #0]
 8012394:	0699      	lsls	r1, r3, #26
 8012396:	bf42      	ittt	mi
 8012398:	6833      	ldrmi	r3, [r6, #0]
 801239a:	3302      	addmi	r3, #2
 801239c:	6033      	strmi	r3, [r6, #0]
 801239e:	6825      	ldr	r5, [r4, #0]
 80123a0:	f015 0506 	ands.w	r5, r5, #6
 80123a4:	d106      	bne.n	80123b4 <_printf_common+0x48>
 80123a6:	f104 0a19 	add.w	sl, r4, #25
 80123aa:	68e3      	ldr	r3, [r4, #12]
 80123ac:	6832      	ldr	r2, [r6, #0]
 80123ae:	1a9b      	subs	r3, r3, r2
 80123b0:	42ab      	cmp	r3, r5
 80123b2:	dc26      	bgt.n	8012402 <_printf_common+0x96>
 80123b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80123b8:	1e13      	subs	r3, r2, #0
 80123ba:	6822      	ldr	r2, [r4, #0]
 80123bc:	bf18      	it	ne
 80123be:	2301      	movne	r3, #1
 80123c0:	0692      	lsls	r2, r2, #26
 80123c2:	d42b      	bmi.n	801241c <_printf_common+0xb0>
 80123c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80123c8:	4649      	mov	r1, r9
 80123ca:	4638      	mov	r0, r7
 80123cc:	47c0      	blx	r8
 80123ce:	3001      	adds	r0, #1
 80123d0:	d01e      	beq.n	8012410 <_printf_common+0xa4>
 80123d2:	6823      	ldr	r3, [r4, #0]
 80123d4:	68e5      	ldr	r5, [r4, #12]
 80123d6:	6832      	ldr	r2, [r6, #0]
 80123d8:	f003 0306 	and.w	r3, r3, #6
 80123dc:	2b04      	cmp	r3, #4
 80123de:	bf08      	it	eq
 80123e0:	1aad      	subeq	r5, r5, r2
 80123e2:	68a3      	ldr	r3, [r4, #8]
 80123e4:	6922      	ldr	r2, [r4, #16]
 80123e6:	bf0c      	ite	eq
 80123e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80123ec:	2500      	movne	r5, #0
 80123ee:	4293      	cmp	r3, r2
 80123f0:	bfc4      	itt	gt
 80123f2:	1a9b      	subgt	r3, r3, r2
 80123f4:	18ed      	addgt	r5, r5, r3
 80123f6:	2600      	movs	r6, #0
 80123f8:	341a      	adds	r4, #26
 80123fa:	42b5      	cmp	r5, r6
 80123fc:	d11a      	bne.n	8012434 <_printf_common+0xc8>
 80123fe:	2000      	movs	r0, #0
 8012400:	e008      	b.n	8012414 <_printf_common+0xa8>
 8012402:	2301      	movs	r3, #1
 8012404:	4652      	mov	r2, sl
 8012406:	4649      	mov	r1, r9
 8012408:	4638      	mov	r0, r7
 801240a:	47c0      	blx	r8
 801240c:	3001      	adds	r0, #1
 801240e:	d103      	bne.n	8012418 <_printf_common+0xac>
 8012410:	f04f 30ff 	mov.w	r0, #4294967295
 8012414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012418:	3501      	adds	r5, #1
 801241a:	e7c6      	b.n	80123aa <_printf_common+0x3e>
 801241c:	18e1      	adds	r1, r4, r3
 801241e:	1c5a      	adds	r2, r3, #1
 8012420:	2030      	movs	r0, #48	; 0x30
 8012422:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012426:	4422      	add	r2, r4
 8012428:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801242c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012430:	3302      	adds	r3, #2
 8012432:	e7c7      	b.n	80123c4 <_printf_common+0x58>
 8012434:	2301      	movs	r3, #1
 8012436:	4622      	mov	r2, r4
 8012438:	4649      	mov	r1, r9
 801243a:	4638      	mov	r0, r7
 801243c:	47c0      	blx	r8
 801243e:	3001      	adds	r0, #1
 8012440:	d0e6      	beq.n	8012410 <_printf_common+0xa4>
 8012442:	3601      	adds	r6, #1
 8012444:	e7d9      	b.n	80123fa <_printf_common+0x8e>
	...

08012448 <_printf_i>:
 8012448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801244c:	7e0f      	ldrb	r7, [r1, #24]
 801244e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012450:	2f78      	cmp	r7, #120	; 0x78
 8012452:	4691      	mov	r9, r2
 8012454:	4680      	mov	r8, r0
 8012456:	460c      	mov	r4, r1
 8012458:	469a      	mov	sl, r3
 801245a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801245e:	d807      	bhi.n	8012470 <_printf_i+0x28>
 8012460:	2f62      	cmp	r7, #98	; 0x62
 8012462:	d80a      	bhi.n	801247a <_printf_i+0x32>
 8012464:	2f00      	cmp	r7, #0
 8012466:	f000 80d8 	beq.w	801261a <_printf_i+0x1d2>
 801246a:	2f58      	cmp	r7, #88	; 0x58
 801246c:	f000 80a3 	beq.w	80125b6 <_printf_i+0x16e>
 8012470:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012474:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012478:	e03a      	b.n	80124f0 <_printf_i+0xa8>
 801247a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801247e:	2b15      	cmp	r3, #21
 8012480:	d8f6      	bhi.n	8012470 <_printf_i+0x28>
 8012482:	a101      	add	r1, pc, #4	; (adr r1, 8012488 <_printf_i+0x40>)
 8012484:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012488:	080124e1 	.word	0x080124e1
 801248c:	080124f5 	.word	0x080124f5
 8012490:	08012471 	.word	0x08012471
 8012494:	08012471 	.word	0x08012471
 8012498:	08012471 	.word	0x08012471
 801249c:	08012471 	.word	0x08012471
 80124a0:	080124f5 	.word	0x080124f5
 80124a4:	08012471 	.word	0x08012471
 80124a8:	08012471 	.word	0x08012471
 80124ac:	08012471 	.word	0x08012471
 80124b0:	08012471 	.word	0x08012471
 80124b4:	08012601 	.word	0x08012601
 80124b8:	08012525 	.word	0x08012525
 80124bc:	080125e3 	.word	0x080125e3
 80124c0:	08012471 	.word	0x08012471
 80124c4:	08012471 	.word	0x08012471
 80124c8:	08012623 	.word	0x08012623
 80124cc:	08012471 	.word	0x08012471
 80124d0:	08012525 	.word	0x08012525
 80124d4:	08012471 	.word	0x08012471
 80124d8:	08012471 	.word	0x08012471
 80124dc:	080125eb 	.word	0x080125eb
 80124e0:	682b      	ldr	r3, [r5, #0]
 80124e2:	1d1a      	adds	r2, r3, #4
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	602a      	str	r2, [r5, #0]
 80124e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80124ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80124f0:	2301      	movs	r3, #1
 80124f2:	e0a3      	b.n	801263c <_printf_i+0x1f4>
 80124f4:	6820      	ldr	r0, [r4, #0]
 80124f6:	6829      	ldr	r1, [r5, #0]
 80124f8:	0606      	lsls	r6, r0, #24
 80124fa:	f101 0304 	add.w	r3, r1, #4
 80124fe:	d50a      	bpl.n	8012516 <_printf_i+0xce>
 8012500:	680e      	ldr	r6, [r1, #0]
 8012502:	602b      	str	r3, [r5, #0]
 8012504:	2e00      	cmp	r6, #0
 8012506:	da03      	bge.n	8012510 <_printf_i+0xc8>
 8012508:	232d      	movs	r3, #45	; 0x2d
 801250a:	4276      	negs	r6, r6
 801250c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012510:	485e      	ldr	r0, [pc, #376]	; (801268c <_printf_i+0x244>)
 8012512:	230a      	movs	r3, #10
 8012514:	e019      	b.n	801254a <_printf_i+0x102>
 8012516:	680e      	ldr	r6, [r1, #0]
 8012518:	602b      	str	r3, [r5, #0]
 801251a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801251e:	bf18      	it	ne
 8012520:	b236      	sxthne	r6, r6
 8012522:	e7ef      	b.n	8012504 <_printf_i+0xbc>
 8012524:	682b      	ldr	r3, [r5, #0]
 8012526:	6820      	ldr	r0, [r4, #0]
 8012528:	1d19      	adds	r1, r3, #4
 801252a:	6029      	str	r1, [r5, #0]
 801252c:	0601      	lsls	r1, r0, #24
 801252e:	d501      	bpl.n	8012534 <_printf_i+0xec>
 8012530:	681e      	ldr	r6, [r3, #0]
 8012532:	e002      	b.n	801253a <_printf_i+0xf2>
 8012534:	0646      	lsls	r6, r0, #25
 8012536:	d5fb      	bpl.n	8012530 <_printf_i+0xe8>
 8012538:	881e      	ldrh	r6, [r3, #0]
 801253a:	4854      	ldr	r0, [pc, #336]	; (801268c <_printf_i+0x244>)
 801253c:	2f6f      	cmp	r7, #111	; 0x6f
 801253e:	bf0c      	ite	eq
 8012540:	2308      	moveq	r3, #8
 8012542:	230a      	movne	r3, #10
 8012544:	2100      	movs	r1, #0
 8012546:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801254a:	6865      	ldr	r5, [r4, #4]
 801254c:	60a5      	str	r5, [r4, #8]
 801254e:	2d00      	cmp	r5, #0
 8012550:	bfa2      	ittt	ge
 8012552:	6821      	ldrge	r1, [r4, #0]
 8012554:	f021 0104 	bicge.w	r1, r1, #4
 8012558:	6021      	strge	r1, [r4, #0]
 801255a:	b90e      	cbnz	r6, 8012560 <_printf_i+0x118>
 801255c:	2d00      	cmp	r5, #0
 801255e:	d04d      	beq.n	80125fc <_printf_i+0x1b4>
 8012560:	4615      	mov	r5, r2
 8012562:	fbb6 f1f3 	udiv	r1, r6, r3
 8012566:	fb03 6711 	mls	r7, r3, r1, r6
 801256a:	5dc7      	ldrb	r7, [r0, r7]
 801256c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012570:	4637      	mov	r7, r6
 8012572:	42bb      	cmp	r3, r7
 8012574:	460e      	mov	r6, r1
 8012576:	d9f4      	bls.n	8012562 <_printf_i+0x11a>
 8012578:	2b08      	cmp	r3, #8
 801257a:	d10b      	bne.n	8012594 <_printf_i+0x14c>
 801257c:	6823      	ldr	r3, [r4, #0]
 801257e:	07de      	lsls	r6, r3, #31
 8012580:	d508      	bpl.n	8012594 <_printf_i+0x14c>
 8012582:	6923      	ldr	r3, [r4, #16]
 8012584:	6861      	ldr	r1, [r4, #4]
 8012586:	4299      	cmp	r1, r3
 8012588:	bfde      	ittt	le
 801258a:	2330      	movle	r3, #48	; 0x30
 801258c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012590:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012594:	1b52      	subs	r2, r2, r5
 8012596:	6122      	str	r2, [r4, #16]
 8012598:	f8cd a000 	str.w	sl, [sp]
 801259c:	464b      	mov	r3, r9
 801259e:	aa03      	add	r2, sp, #12
 80125a0:	4621      	mov	r1, r4
 80125a2:	4640      	mov	r0, r8
 80125a4:	f7ff fee2 	bl	801236c <_printf_common>
 80125a8:	3001      	adds	r0, #1
 80125aa:	d14c      	bne.n	8012646 <_printf_i+0x1fe>
 80125ac:	f04f 30ff 	mov.w	r0, #4294967295
 80125b0:	b004      	add	sp, #16
 80125b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125b6:	4835      	ldr	r0, [pc, #212]	; (801268c <_printf_i+0x244>)
 80125b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80125bc:	6829      	ldr	r1, [r5, #0]
 80125be:	6823      	ldr	r3, [r4, #0]
 80125c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80125c4:	6029      	str	r1, [r5, #0]
 80125c6:	061d      	lsls	r5, r3, #24
 80125c8:	d514      	bpl.n	80125f4 <_printf_i+0x1ac>
 80125ca:	07df      	lsls	r7, r3, #31
 80125cc:	bf44      	itt	mi
 80125ce:	f043 0320 	orrmi.w	r3, r3, #32
 80125d2:	6023      	strmi	r3, [r4, #0]
 80125d4:	b91e      	cbnz	r6, 80125de <_printf_i+0x196>
 80125d6:	6823      	ldr	r3, [r4, #0]
 80125d8:	f023 0320 	bic.w	r3, r3, #32
 80125dc:	6023      	str	r3, [r4, #0]
 80125de:	2310      	movs	r3, #16
 80125e0:	e7b0      	b.n	8012544 <_printf_i+0xfc>
 80125e2:	6823      	ldr	r3, [r4, #0]
 80125e4:	f043 0320 	orr.w	r3, r3, #32
 80125e8:	6023      	str	r3, [r4, #0]
 80125ea:	2378      	movs	r3, #120	; 0x78
 80125ec:	4828      	ldr	r0, [pc, #160]	; (8012690 <_printf_i+0x248>)
 80125ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80125f2:	e7e3      	b.n	80125bc <_printf_i+0x174>
 80125f4:	0659      	lsls	r1, r3, #25
 80125f6:	bf48      	it	mi
 80125f8:	b2b6      	uxthmi	r6, r6
 80125fa:	e7e6      	b.n	80125ca <_printf_i+0x182>
 80125fc:	4615      	mov	r5, r2
 80125fe:	e7bb      	b.n	8012578 <_printf_i+0x130>
 8012600:	682b      	ldr	r3, [r5, #0]
 8012602:	6826      	ldr	r6, [r4, #0]
 8012604:	6961      	ldr	r1, [r4, #20]
 8012606:	1d18      	adds	r0, r3, #4
 8012608:	6028      	str	r0, [r5, #0]
 801260a:	0635      	lsls	r5, r6, #24
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	d501      	bpl.n	8012614 <_printf_i+0x1cc>
 8012610:	6019      	str	r1, [r3, #0]
 8012612:	e002      	b.n	801261a <_printf_i+0x1d2>
 8012614:	0670      	lsls	r0, r6, #25
 8012616:	d5fb      	bpl.n	8012610 <_printf_i+0x1c8>
 8012618:	8019      	strh	r1, [r3, #0]
 801261a:	2300      	movs	r3, #0
 801261c:	6123      	str	r3, [r4, #16]
 801261e:	4615      	mov	r5, r2
 8012620:	e7ba      	b.n	8012598 <_printf_i+0x150>
 8012622:	682b      	ldr	r3, [r5, #0]
 8012624:	1d1a      	adds	r2, r3, #4
 8012626:	602a      	str	r2, [r5, #0]
 8012628:	681d      	ldr	r5, [r3, #0]
 801262a:	6862      	ldr	r2, [r4, #4]
 801262c:	2100      	movs	r1, #0
 801262e:	4628      	mov	r0, r5
 8012630:	f7ed febe 	bl	80003b0 <memchr>
 8012634:	b108      	cbz	r0, 801263a <_printf_i+0x1f2>
 8012636:	1b40      	subs	r0, r0, r5
 8012638:	6060      	str	r0, [r4, #4]
 801263a:	6863      	ldr	r3, [r4, #4]
 801263c:	6123      	str	r3, [r4, #16]
 801263e:	2300      	movs	r3, #0
 8012640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012644:	e7a8      	b.n	8012598 <_printf_i+0x150>
 8012646:	6923      	ldr	r3, [r4, #16]
 8012648:	462a      	mov	r2, r5
 801264a:	4649      	mov	r1, r9
 801264c:	4640      	mov	r0, r8
 801264e:	47d0      	blx	sl
 8012650:	3001      	adds	r0, #1
 8012652:	d0ab      	beq.n	80125ac <_printf_i+0x164>
 8012654:	6823      	ldr	r3, [r4, #0]
 8012656:	079b      	lsls	r3, r3, #30
 8012658:	d413      	bmi.n	8012682 <_printf_i+0x23a>
 801265a:	68e0      	ldr	r0, [r4, #12]
 801265c:	9b03      	ldr	r3, [sp, #12]
 801265e:	4298      	cmp	r0, r3
 8012660:	bfb8      	it	lt
 8012662:	4618      	movlt	r0, r3
 8012664:	e7a4      	b.n	80125b0 <_printf_i+0x168>
 8012666:	2301      	movs	r3, #1
 8012668:	4632      	mov	r2, r6
 801266a:	4649      	mov	r1, r9
 801266c:	4640      	mov	r0, r8
 801266e:	47d0      	blx	sl
 8012670:	3001      	adds	r0, #1
 8012672:	d09b      	beq.n	80125ac <_printf_i+0x164>
 8012674:	3501      	adds	r5, #1
 8012676:	68e3      	ldr	r3, [r4, #12]
 8012678:	9903      	ldr	r1, [sp, #12]
 801267a:	1a5b      	subs	r3, r3, r1
 801267c:	42ab      	cmp	r3, r5
 801267e:	dcf2      	bgt.n	8012666 <_printf_i+0x21e>
 8012680:	e7eb      	b.n	801265a <_printf_i+0x212>
 8012682:	2500      	movs	r5, #0
 8012684:	f104 0619 	add.w	r6, r4, #25
 8012688:	e7f5      	b.n	8012676 <_printf_i+0x22e>
 801268a:	bf00      	nop
 801268c:	0801d233 	.word	0x0801d233
 8012690:	0801d244 	.word	0x0801d244

08012694 <rand>:
 8012694:	4b16      	ldr	r3, [pc, #88]	; (80126f0 <rand+0x5c>)
 8012696:	b510      	push	{r4, lr}
 8012698:	681c      	ldr	r4, [r3, #0]
 801269a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801269c:	b9b3      	cbnz	r3, 80126cc <rand+0x38>
 801269e:	2018      	movs	r0, #24
 80126a0:	f001 fa3c 	bl	8013b1c <malloc>
 80126a4:	63a0      	str	r0, [r4, #56]	; 0x38
 80126a6:	b928      	cbnz	r0, 80126b4 <rand+0x20>
 80126a8:	4602      	mov	r2, r0
 80126aa:	4b12      	ldr	r3, [pc, #72]	; (80126f4 <rand+0x60>)
 80126ac:	4812      	ldr	r0, [pc, #72]	; (80126f8 <rand+0x64>)
 80126ae:	214e      	movs	r1, #78	; 0x4e
 80126b0:	f7ff f9e0 	bl	8011a74 <__assert_func>
 80126b4:	4a11      	ldr	r2, [pc, #68]	; (80126fc <rand+0x68>)
 80126b6:	4b12      	ldr	r3, [pc, #72]	; (8012700 <rand+0x6c>)
 80126b8:	e9c0 2300 	strd	r2, r3, [r0]
 80126bc:	4b11      	ldr	r3, [pc, #68]	; (8012704 <rand+0x70>)
 80126be:	6083      	str	r3, [r0, #8]
 80126c0:	230b      	movs	r3, #11
 80126c2:	8183      	strh	r3, [r0, #12]
 80126c4:	2201      	movs	r2, #1
 80126c6:	2300      	movs	r3, #0
 80126c8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80126cc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80126ce:	4a0e      	ldr	r2, [pc, #56]	; (8012708 <rand+0x74>)
 80126d0:	6920      	ldr	r0, [r4, #16]
 80126d2:	6963      	ldr	r3, [r4, #20]
 80126d4:	490d      	ldr	r1, [pc, #52]	; (801270c <rand+0x78>)
 80126d6:	4342      	muls	r2, r0
 80126d8:	fb01 2203 	mla	r2, r1, r3, r2
 80126dc:	fba0 0101 	umull	r0, r1, r0, r1
 80126e0:	1c43      	adds	r3, r0, #1
 80126e2:	eb42 0001 	adc.w	r0, r2, r1
 80126e6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80126ea:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80126ee:	bd10      	pop	{r4, pc}
 80126f0:	24000354 	.word	0x24000354
 80126f4:	0801d255 	.word	0x0801d255
 80126f8:	0801d26c 	.word	0x0801d26c
 80126fc:	abcd330e 	.word	0xabcd330e
 8012700:	e66d1234 	.word	0xe66d1234
 8012704:	0005deec 	.word	0x0005deec
 8012708:	5851f42d 	.word	0x5851f42d
 801270c:	4c957f2d 	.word	0x4c957f2d

08012710 <siprintf>:
 8012710:	b40e      	push	{r1, r2, r3}
 8012712:	b500      	push	{lr}
 8012714:	b09c      	sub	sp, #112	; 0x70
 8012716:	ab1d      	add	r3, sp, #116	; 0x74
 8012718:	9002      	str	r0, [sp, #8]
 801271a:	9006      	str	r0, [sp, #24]
 801271c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012720:	4809      	ldr	r0, [pc, #36]	; (8012748 <siprintf+0x38>)
 8012722:	9107      	str	r1, [sp, #28]
 8012724:	9104      	str	r1, [sp, #16]
 8012726:	4909      	ldr	r1, [pc, #36]	; (801274c <siprintf+0x3c>)
 8012728:	f853 2b04 	ldr.w	r2, [r3], #4
 801272c:	9105      	str	r1, [sp, #20]
 801272e:	6800      	ldr	r0, [r0, #0]
 8012730:	9301      	str	r3, [sp, #4]
 8012732:	a902      	add	r1, sp, #8
 8012734:	f001 ff18 	bl	8014568 <_svfiprintf_r>
 8012738:	9b02      	ldr	r3, [sp, #8]
 801273a:	2200      	movs	r2, #0
 801273c:	701a      	strb	r2, [r3, #0]
 801273e:	b01c      	add	sp, #112	; 0x70
 8012740:	f85d eb04 	ldr.w	lr, [sp], #4
 8012744:	b003      	add	sp, #12
 8012746:	4770      	bx	lr
 8012748:	24000354 	.word	0x24000354
 801274c:	ffff0208 	.word	0xffff0208

08012750 <strcpy>:
 8012750:	4603      	mov	r3, r0
 8012752:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012756:	f803 2b01 	strb.w	r2, [r3], #1
 801275a:	2a00      	cmp	r2, #0
 801275c:	d1f9      	bne.n	8012752 <strcpy+0x2>
 801275e:	4770      	bx	lr

08012760 <strcspn>:
 8012760:	b570      	push	{r4, r5, r6, lr}
 8012762:	4603      	mov	r3, r0
 8012764:	461e      	mov	r6, r3
 8012766:	f813 4b01 	ldrb.w	r4, [r3], #1
 801276a:	b144      	cbz	r4, 801277e <strcspn+0x1e>
 801276c:	1e4a      	subs	r2, r1, #1
 801276e:	e001      	b.n	8012774 <strcspn+0x14>
 8012770:	42a5      	cmp	r5, r4
 8012772:	d004      	beq.n	801277e <strcspn+0x1e>
 8012774:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8012778:	2d00      	cmp	r5, #0
 801277a:	d1f9      	bne.n	8012770 <strcspn+0x10>
 801277c:	e7f2      	b.n	8012764 <strcspn+0x4>
 801277e:	1a30      	subs	r0, r6, r0
 8012780:	bd70      	pop	{r4, r5, r6, pc}
	...

08012784 <strtok>:
 8012784:	4b16      	ldr	r3, [pc, #88]	; (80127e0 <strtok+0x5c>)
 8012786:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012788:	681e      	ldr	r6, [r3, #0]
 801278a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 801278c:	4605      	mov	r5, r0
 801278e:	b9fc      	cbnz	r4, 80127d0 <strtok+0x4c>
 8012790:	2050      	movs	r0, #80	; 0x50
 8012792:	9101      	str	r1, [sp, #4]
 8012794:	f001 f9c2 	bl	8013b1c <malloc>
 8012798:	9901      	ldr	r1, [sp, #4]
 801279a:	65b0      	str	r0, [r6, #88]	; 0x58
 801279c:	4602      	mov	r2, r0
 801279e:	b920      	cbnz	r0, 80127aa <strtok+0x26>
 80127a0:	4b10      	ldr	r3, [pc, #64]	; (80127e4 <strtok+0x60>)
 80127a2:	4811      	ldr	r0, [pc, #68]	; (80127e8 <strtok+0x64>)
 80127a4:	2157      	movs	r1, #87	; 0x57
 80127a6:	f7ff f965 	bl	8011a74 <__assert_func>
 80127aa:	e9c0 4400 	strd	r4, r4, [r0]
 80127ae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80127b2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80127b6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80127ba:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80127be:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80127c2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80127c6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80127ca:	6184      	str	r4, [r0, #24]
 80127cc:	7704      	strb	r4, [r0, #28]
 80127ce:	6244      	str	r4, [r0, #36]	; 0x24
 80127d0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80127d2:	2301      	movs	r3, #1
 80127d4:	4628      	mov	r0, r5
 80127d6:	b002      	add	sp, #8
 80127d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80127dc:	f000 b806 	b.w	80127ec <__strtok_r>
 80127e0:	24000354 	.word	0x24000354
 80127e4:	0801d255 	.word	0x0801d255
 80127e8:	0801d2c7 	.word	0x0801d2c7

080127ec <__strtok_r>:
 80127ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80127ee:	b908      	cbnz	r0, 80127f4 <__strtok_r+0x8>
 80127f0:	6810      	ldr	r0, [r2, #0]
 80127f2:	b188      	cbz	r0, 8012818 <__strtok_r+0x2c>
 80127f4:	4604      	mov	r4, r0
 80127f6:	4620      	mov	r0, r4
 80127f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80127fc:	460f      	mov	r7, r1
 80127fe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012802:	b91e      	cbnz	r6, 801280c <__strtok_r+0x20>
 8012804:	b965      	cbnz	r5, 8012820 <__strtok_r+0x34>
 8012806:	6015      	str	r5, [r2, #0]
 8012808:	4628      	mov	r0, r5
 801280a:	e005      	b.n	8012818 <__strtok_r+0x2c>
 801280c:	42b5      	cmp	r5, r6
 801280e:	d1f6      	bne.n	80127fe <__strtok_r+0x12>
 8012810:	2b00      	cmp	r3, #0
 8012812:	d1f0      	bne.n	80127f6 <__strtok_r+0xa>
 8012814:	6014      	str	r4, [r2, #0]
 8012816:	7003      	strb	r3, [r0, #0]
 8012818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801281a:	461c      	mov	r4, r3
 801281c:	e00c      	b.n	8012838 <__strtok_r+0x4c>
 801281e:	b915      	cbnz	r5, 8012826 <__strtok_r+0x3a>
 8012820:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012824:	460e      	mov	r6, r1
 8012826:	f816 5b01 	ldrb.w	r5, [r6], #1
 801282a:	42ab      	cmp	r3, r5
 801282c:	d1f7      	bne.n	801281e <__strtok_r+0x32>
 801282e:	2b00      	cmp	r3, #0
 8012830:	d0f3      	beq.n	801281a <__strtok_r+0x2e>
 8012832:	2300      	movs	r3, #0
 8012834:	f804 3c01 	strb.w	r3, [r4, #-1]
 8012838:	6014      	str	r4, [r2, #0]
 801283a:	e7ed      	b.n	8012818 <__strtok_r+0x2c>

0801283c <_strtol_l.constprop.0>:
 801283c:	2b01      	cmp	r3, #1
 801283e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012842:	d001      	beq.n	8012848 <_strtol_l.constprop.0+0xc>
 8012844:	2b24      	cmp	r3, #36	; 0x24
 8012846:	d906      	bls.n	8012856 <_strtol_l.constprop.0+0x1a>
 8012848:	f7ff f936 	bl	8011ab8 <__errno>
 801284c:	2316      	movs	r3, #22
 801284e:	6003      	str	r3, [r0, #0]
 8012850:	2000      	movs	r0, #0
 8012852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012856:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801293c <_strtol_l.constprop.0+0x100>
 801285a:	460d      	mov	r5, r1
 801285c:	462e      	mov	r6, r5
 801285e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012862:	f814 700c 	ldrb.w	r7, [r4, ip]
 8012866:	f017 0708 	ands.w	r7, r7, #8
 801286a:	d1f7      	bne.n	801285c <_strtol_l.constprop.0+0x20>
 801286c:	2c2d      	cmp	r4, #45	; 0x2d
 801286e:	d132      	bne.n	80128d6 <_strtol_l.constprop.0+0x9a>
 8012870:	782c      	ldrb	r4, [r5, #0]
 8012872:	2701      	movs	r7, #1
 8012874:	1cb5      	adds	r5, r6, #2
 8012876:	2b00      	cmp	r3, #0
 8012878:	d05b      	beq.n	8012932 <_strtol_l.constprop.0+0xf6>
 801287a:	2b10      	cmp	r3, #16
 801287c:	d109      	bne.n	8012892 <_strtol_l.constprop.0+0x56>
 801287e:	2c30      	cmp	r4, #48	; 0x30
 8012880:	d107      	bne.n	8012892 <_strtol_l.constprop.0+0x56>
 8012882:	782c      	ldrb	r4, [r5, #0]
 8012884:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8012888:	2c58      	cmp	r4, #88	; 0x58
 801288a:	d14d      	bne.n	8012928 <_strtol_l.constprop.0+0xec>
 801288c:	786c      	ldrb	r4, [r5, #1]
 801288e:	2310      	movs	r3, #16
 8012890:	3502      	adds	r5, #2
 8012892:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8012896:	f108 38ff 	add.w	r8, r8, #4294967295
 801289a:	f04f 0c00 	mov.w	ip, #0
 801289e:	fbb8 f9f3 	udiv	r9, r8, r3
 80128a2:	4666      	mov	r6, ip
 80128a4:	fb03 8a19 	mls	sl, r3, r9, r8
 80128a8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80128ac:	f1be 0f09 	cmp.w	lr, #9
 80128b0:	d816      	bhi.n	80128e0 <_strtol_l.constprop.0+0xa4>
 80128b2:	4674      	mov	r4, lr
 80128b4:	42a3      	cmp	r3, r4
 80128b6:	dd24      	ble.n	8012902 <_strtol_l.constprop.0+0xc6>
 80128b8:	f1bc 0f00 	cmp.w	ip, #0
 80128bc:	db1e      	blt.n	80128fc <_strtol_l.constprop.0+0xc0>
 80128be:	45b1      	cmp	r9, r6
 80128c0:	d31c      	bcc.n	80128fc <_strtol_l.constprop.0+0xc0>
 80128c2:	d101      	bne.n	80128c8 <_strtol_l.constprop.0+0x8c>
 80128c4:	45a2      	cmp	sl, r4
 80128c6:	db19      	blt.n	80128fc <_strtol_l.constprop.0+0xc0>
 80128c8:	fb06 4603 	mla	r6, r6, r3, r4
 80128cc:	f04f 0c01 	mov.w	ip, #1
 80128d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80128d4:	e7e8      	b.n	80128a8 <_strtol_l.constprop.0+0x6c>
 80128d6:	2c2b      	cmp	r4, #43	; 0x2b
 80128d8:	bf04      	itt	eq
 80128da:	782c      	ldrbeq	r4, [r5, #0]
 80128dc:	1cb5      	addeq	r5, r6, #2
 80128de:	e7ca      	b.n	8012876 <_strtol_l.constprop.0+0x3a>
 80128e0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80128e4:	f1be 0f19 	cmp.w	lr, #25
 80128e8:	d801      	bhi.n	80128ee <_strtol_l.constprop.0+0xb2>
 80128ea:	3c37      	subs	r4, #55	; 0x37
 80128ec:	e7e2      	b.n	80128b4 <_strtol_l.constprop.0+0x78>
 80128ee:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80128f2:	f1be 0f19 	cmp.w	lr, #25
 80128f6:	d804      	bhi.n	8012902 <_strtol_l.constprop.0+0xc6>
 80128f8:	3c57      	subs	r4, #87	; 0x57
 80128fa:	e7db      	b.n	80128b4 <_strtol_l.constprop.0+0x78>
 80128fc:	f04f 3cff 	mov.w	ip, #4294967295
 8012900:	e7e6      	b.n	80128d0 <_strtol_l.constprop.0+0x94>
 8012902:	f1bc 0f00 	cmp.w	ip, #0
 8012906:	da05      	bge.n	8012914 <_strtol_l.constprop.0+0xd8>
 8012908:	2322      	movs	r3, #34	; 0x22
 801290a:	6003      	str	r3, [r0, #0]
 801290c:	4646      	mov	r6, r8
 801290e:	b942      	cbnz	r2, 8012922 <_strtol_l.constprop.0+0xe6>
 8012910:	4630      	mov	r0, r6
 8012912:	e79e      	b.n	8012852 <_strtol_l.constprop.0+0x16>
 8012914:	b107      	cbz	r7, 8012918 <_strtol_l.constprop.0+0xdc>
 8012916:	4276      	negs	r6, r6
 8012918:	2a00      	cmp	r2, #0
 801291a:	d0f9      	beq.n	8012910 <_strtol_l.constprop.0+0xd4>
 801291c:	f1bc 0f00 	cmp.w	ip, #0
 8012920:	d000      	beq.n	8012924 <_strtol_l.constprop.0+0xe8>
 8012922:	1e69      	subs	r1, r5, #1
 8012924:	6011      	str	r1, [r2, #0]
 8012926:	e7f3      	b.n	8012910 <_strtol_l.constprop.0+0xd4>
 8012928:	2430      	movs	r4, #48	; 0x30
 801292a:	2b00      	cmp	r3, #0
 801292c:	d1b1      	bne.n	8012892 <_strtol_l.constprop.0+0x56>
 801292e:	2308      	movs	r3, #8
 8012930:	e7af      	b.n	8012892 <_strtol_l.constprop.0+0x56>
 8012932:	2c30      	cmp	r4, #48	; 0x30
 8012934:	d0a5      	beq.n	8012882 <_strtol_l.constprop.0+0x46>
 8012936:	230a      	movs	r3, #10
 8012938:	e7ab      	b.n	8012892 <_strtol_l.constprop.0+0x56>
 801293a:	bf00      	nop
 801293c:	0801d109 	.word	0x0801d109

08012940 <strtol>:
 8012940:	4613      	mov	r3, r2
 8012942:	460a      	mov	r2, r1
 8012944:	4601      	mov	r1, r0
 8012946:	4802      	ldr	r0, [pc, #8]	; (8012950 <strtol+0x10>)
 8012948:	6800      	ldr	r0, [r0, #0]
 801294a:	f7ff bf77 	b.w	801283c <_strtol_l.constprop.0>
 801294e:	bf00      	nop
 8012950:	24000354 	.word	0x24000354

08012954 <__swbuf_r>:
 8012954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012956:	460e      	mov	r6, r1
 8012958:	4614      	mov	r4, r2
 801295a:	4605      	mov	r5, r0
 801295c:	b118      	cbz	r0, 8012966 <__swbuf_r+0x12>
 801295e:	6983      	ldr	r3, [r0, #24]
 8012960:	b90b      	cbnz	r3, 8012966 <__swbuf_r+0x12>
 8012962:	f000 ffd1 	bl	8013908 <__sinit>
 8012966:	4b21      	ldr	r3, [pc, #132]	; (80129ec <__swbuf_r+0x98>)
 8012968:	429c      	cmp	r4, r3
 801296a:	d12b      	bne.n	80129c4 <__swbuf_r+0x70>
 801296c:	686c      	ldr	r4, [r5, #4]
 801296e:	69a3      	ldr	r3, [r4, #24]
 8012970:	60a3      	str	r3, [r4, #8]
 8012972:	89a3      	ldrh	r3, [r4, #12]
 8012974:	071a      	lsls	r2, r3, #28
 8012976:	d52f      	bpl.n	80129d8 <__swbuf_r+0x84>
 8012978:	6923      	ldr	r3, [r4, #16]
 801297a:	b36b      	cbz	r3, 80129d8 <__swbuf_r+0x84>
 801297c:	6923      	ldr	r3, [r4, #16]
 801297e:	6820      	ldr	r0, [r4, #0]
 8012980:	1ac0      	subs	r0, r0, r3
 8012982:	6963      	ldr	r3, [r4, #20]
 8012984:	b2f6      	uxtb	r6, r6
 8012986:	4283      	cmp	r3, r0
 8012988:	4637      	mov	r7, r6
 801298a:	dc04      	bgt.n	8012996 <__swbuf_r+0x42>
 801298c:	4621      	mov	r1, r4
 801298e:	4628      	mov	r0, r5
 8012990:	f000 ff26 	bl	80137e0 <_fflush_r>
 8012994:	bb30      	cbnz	r0, 80129e4 <__swbuf_r+0x90>
 8012996:	68a3      	ldr	r3, [r4, #8]
 8012998:	3b01      	subs	r3, #1
 801299a:	60a3      	str	r3, [r4, #8]
 801299c:	6823      	ldr	r3, [r4, #0]
 801299e:	1c5a      	adds	r2, r3, #1
 80129a0:	6022      	str	r2, [r4, #0]
 80129a2:	701e      	strb	r6, [r3, #0]
 80129a4:	6963      	ldr	r3, [r4, #20]
 80129a6:	3001      	adds	r0, #1
 80129a8:	4283      	cmp	r3, r0
 80129aa:	d004      	beq.n	80129b6 <__swbuf_r+0x62>
 80129ac:	89a3      	ldrh	r3, [r4, #12]
 80129ae:	07db      	lsls	r3, r3, #31
 80129b0:	d506      	bpl.n	80129c0 <__swbuf_r+0x6c>
 80129b2:	2e0a      	cmp	r6, #10
 80129b4:	d104      	bne.n	80129c0 <__swbuf_r+0x6c>
 80129b6:	4621      	mov	r1, r4
 80129b8:	4628      	mov	r0, r5
 80129ba:	f000 ff11 	bl	80137e0 <_fflush_r>
 80129be:	b988      	cbnz	r0, 80129e4 <__swbuf_r+0x90>
 80129c0:	4638      	mov	r0, r7
 80129c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80129c4:	4b0a      	ldr	r3, [pc, #40]	; (80129f0 <__swbuf_r+0x9c>)
 80129c6:	429c      	cmp	r4, r3
 80129c8:	d101      	bne.n	80129ce <__swbuf_r+0x7a>
 80129ca:	68ac      	ldr	r4, [r5, #8]
 80129cc:	e7cf      	b.n	801296e <__swbuf_r+0x1a>
 80129ce:	4b09      	ldr	r3, [pc, #36]	; (80129f4 <__swbuf_r+0xa0>)
 80129d0:	429c      	cmp	r4, r3
 80129d2:	bf08      	it	eq
 80129d4:	68ec      	ldreq	r4, [r5, #12]
 80129d6:	e7ca      	b.n	801296e <__swbuf_r+0x1a>
 80129d8:	4621      	mov	r1, r4
 80129da:	4628      	mov	r0, r5
 80129dc:	f000 f80c 	bl	80129f8 <__swsetup_r>
 80129e0:	2800      	cmp	r0, #0
 80129e2:	d0cb      	beq.n	801297c <__swbuf_r+0x28>
 80129e4:	f04f 37ff 	mov.w	r7, #4294967295
 80129e8:	e7ea      	b.n	80129c0 <__swbuf_r+0x6c>
 80129ea:	bf00      	nop
 80129ec:	0801d3c0 	.word	0x0801d3c0
 80129f0:	0801d3e0 	.word	0x0801d3e0
 80129f4:	0801d3a0 	.word	0x0801d3a0

080129f8 <__swsetup_r>:
 80129f8:	4b32      	ldr	r3, [pc, #200]	; (8012ac4 <__swsetup_r+0xcc>)
 80129fa:	b570      	push	{r4, r5, r6, lr}
 80129fc:	681d      	ldr	r5, [r3, #0]
 80129fe:	4606      	mov	r6, r0
 8012a00:	460c      	mov	r4, r1
 8012a02:	b125      	cbz	r5, 8012a0e <__swsetup_r+0x16>
 8012a04:	69ab      	ldr	r3, [r5, #24]
 8012a06:	b913      	cbnz	r3, 8012a0e <__swsetup_r+0x16>
 8012a08:	4628      	mov	r0, r5
 8012a0a:	f000 ff7d 	bl	8013908 <__sinit>
 8012a0e:	4b2e      	ldr	r3, [pc, #184]	; (8012ac8 <__swsetup_r+0xd0>)
 8012a10:	429c      	cmp	r4, r3
 8012a12:	d10f      	bne.n	8012a34 <__swsetup_r+0x3c>
 8012a14:	686c      	ldr	r4, [r5, #4]
 8012a16:	89a3      	ldrh	r3, [r4, #12]
 8012a18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a1c:	0719      	lsls	r1, r3, #28
 8012a1e:	d42c      	bmi.n	8012a7a <__swsetup_r+0x82>
 8012a20:	06dd      	lsls	r5, r3, #27
 8012a22:	d411      	bmi.n	8012a48 <__swsetup_r+0x50>
 8012a24:	2309      	movs	r3, #9
 8012a26:	6033      	str	r3, [r6, #0]
 8012a28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012a2c:	81a3      	strh	r3, [r4, #12]
 8012a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8012a32:	e03e      	b.n	8012ab2 <__swsetup_r+0xba>
 8012a34:	4b25      	ldr	r3, [pc, #148]	; (8012acc <__swsetup_r+0xd4>)
 8012a36:	429c      	cmp	r4, r3
 8012a38:	d101      	bne.n	8012a3e <__swsetup_r+0x46>
 8012a3a:	68ac      	ldr	r4, [r5, #8]
 8012a3c:	e7eb      	b.n	8012a16 <__swsetup_r+0x1e>
 8012a3e:	4b24      	ldr	r3, [pc, #144]	; (8012ad0 <__swsetup_r+0xd8>)
 8012a40:	429c      	cmp	r4, r3
 8012a42:	bf08      	it	eq
 8012a44:	68ec      	ldreq	r4, [r5, #12]
 8012a46:	e7e6      	b.n	8012a16 <__swsetup_r+0x1e>
 8012a48:	0758      	lsls	r0, r3, #29
 8012a4a:	d512      	bpl.n	8012a72 <__swsetup_r+0x7a>
 8012a4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a4e:	b141      	cbz	r1, 8012a62 <__swsetup_r+0x6a>
 8012a50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a54:	4299      	cmp	r1, r3
 8012a56:	d002      	beq.n	8012a5e <__swsetup_r+0x66>
 8012a58:	4630      	mov	r0, r6
 8012a5a:	f001 fc1b 	bl	8014294 <_free_r>
 8012a5e:	2300      	movs	r3, #0
 8012a60:	6363      	str	r3, [r4, #52]	; 0x34
 8012a62:	89a3      	ldrh	r3, [r4, #12]
 8012a64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012a68:	81a3      	strh	r3, [r4, #12]
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	6063      	str	r3, [r4, #4]
 8012a6e:	6923      	ldr	r3, [r4, #16]
 8012a70:	6023      	str	r3, [r4, #0]
 8012a72:	89a3      	ldrh	r3, [r4, #12]
 8012a74:	f043 0308 	orr.w	r3, r3, #8
 8012a78:	81a3      	strh	r3, [r4, #12]
 8012a7a:	6923      	ldr	r3, [r4, #16]
 8012a7c:	b94b      	cbnz	r3, 8012a92 <__swsetup_r+0x9a>
 8012a7e:	89a3      	ldrh	r3, [r4, #12]
 8012a80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a88:	d003      	beq.n	8012a92 <__swsetup_r+0x9a>
 8012a8a:	4621      	mov	r1, r4
 8012a8c:	4630      	mov	r0, r6
 8012a8e:	f001 f805 	bl	8013a9c <__smakebuf_r>
 8012a92:	89a0      	ldrh	r0, [r4, #12]
 8012a94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a98:	f010 0301 	ands.w	r3, r0, #1
 8012a9c:	d00a      	beq.n	8012ab4 <__swsetup_r+0xbc>
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	60a3      	str	r3, [r4, #8]
 8012aa2:	6963      	ldr	r3, [r4, #20]
 8012aa4:	425b      	negs	r3, r3
 8012aa6:	61a3      	str	r3, [r4, #24]
 8012aa8:	6923      	ldr	r3, [r4, #16]
 8012aaa:	b943      	cbnz	r3, 8012abe <__swsetup_r+0xc6>
 8012aac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012ab0:	d1ba      	bne.n	8012a28 <__swsetup_r+0x30>
 8012ab2:	bd70      	pop	{r4, r5, r6, pc}
 8012ab4:	0781      	lsls	r1, r0, #30
 8012ab6:	bf58      	it	pl
 8012ab8:	6963      	ldrpl	r3, [r4, #20]
 8012aba:	60a3      	str	r3, [r4, #8]
 8012abc:	e7f4      	b.n	8012aa8 <__swsetup_r+0xb0>
 8012abe:	2000      	movs	r0, #0
 8012ac0:	e7f7      	b.n	8012ab2 <__swsetup_r+0xba>
 8012ac2:	bf00      	nop
 8012ac4:	24000354 	.word	0x24000354
 8012ac8:	0801d3c0 	.word	0x0801d3c0
 8012acc:	0801d3e0 	.word	0x0801d3e0
 8012ad0:	0801d3a0 	.word	0x0801d3a0

08012ad4 <abort>:
 8012ad4:	b508      	push	{r3, lr}
 8012ad6:	2006      	movs	r0, #6
 8012ad8:	f001 fe7e 	bl	80147d8 <raise>
 8012adc:	2001      	movs	r0, #1
 8012ade:	f7f3 ff75 	bl	80069cc <_exit>

08012ae2 <quorem>:
 8012ae2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ae6:	6903      	ldr	r3, [r0, #16]
 8012ae8:	690c      	ldr	r4, [r1, #16]
 8012aea:	42a3      	cmp	r3, r4
 8012aec:	4607      	mov	r7, r0
 8012aee:	f2c0 8081 	blt.w	8012bf4 <quorem+0x112>
 8012af2:	3c01      	subs	r4, #1
 8012af4:	f101 0814 	add.w	r8, r1, #20
 8012af8:	f100 0514 	add.w	r5, r0, #20
 8012afc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012b00:	9301      	str	r3, [sp, #4]
 8012b02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012b06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012b0a:	3301      	adds	r3, #1
 8012b0c:	429a      	cmp	r2, r3
 8012b0e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012b12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012b16:	fbb2 f6f3 	udiv	r6, r2, r3
 8012b1a:	d331      	bcc.n	8012b80 <quorem+0x9e>
 8012b1c:	f04f 0e00 	mov.w	lr, #0
 8012b20:	4640      	mov	r0, r8
 8012b22:	46ac      	mov	ip, r5
 8012b24:	46f2      	mov	sl, lr
 8012b26:	f850 2b04 	ldr.w	r2, [r0], #4
 8012b2a:	b293      	uxth	r3, r2
 8012b2c:	fb06 e303 	mla	r3, r6, r3, lr
 8012b30:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012b34:	b29b      	uxth	r3, r3
 8012b36:	ebaa 0303 	sub.w	r3, sl, r3
 8012b3a:	f8dc a000 	ldr.w	sl, [ip]
 8012b3e:	0c12      	lsrs	r2, r2, #16
 8012b40:	fa13 f38a 	uxtah	r3, r3, sl
 8012b44:	fb06 e202 	mla	r2, r6, r2, lr
 8012b48:	9300      	str	r3, [sp, #0]
 8012b4a:	9b00      	ldr	r3, [sp, #0]
 8012b4c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012b50:	b292      	uxth	r2, r2
 8012b52:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012b56:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012b5a:	f8bd 3000 	ldrh.w	r3, [sp]
 8012b5e:	4581      	cmp	r9, r0
 8012b60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012b64:	f84c 3b04 	str.w	r3, [ip], #4
 8012b68:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012b6c:	d2db      	bcs.n	8012b26 <quorem+0x44>
 8012b6e:	f855 300b 	ldr.w	r3, [r5, fp]
 8012b72:	b92b      	cbnz	r3, 8012b80 <quorem+0x9e>
 8012b74:	9b01      	ldr	r3, [sp, #4]
 8012b76:	3b04      	subs	r3, #4
 8012b78:	429d      	cmp	r5, r3
 8012b7a:	461a      	mov	r2, r3
 8012b7c:	d32e      	bcc.n	8012bdc <quorem+0xfa>
 8012b7e:	613c      	str	r4, [r7, #16]
 8012b80:	4638      	mov	r0, r7
 8012b82:	f001 fa6f 	bl	8014064 <__mcmp>
 8012b86:	2800      	cmp	r0, #0
 8012b88:	db24      	blt.n	8012bd4 <quorem+0xf2>
 8012b8a:	3601      	adds	r6, #1
 8012b8c:	4628      	mov	r0, r5
 8012b8e:	f04f 0c00 	mov.w	ip, #0
 8012b92:	f858 2b04 	ldr.w	r2, [r8], #4
 8012b96:	f8d0 e000 	ldr.w	lr, [r0]
 8012b9a:	b293      	uxth	r3, r2
 8012b9c:	ebac 0303 	sub.w	r3, ip, r3
 8012ba0:	0c12      	lsrs	r2, r2, #16
 8012ba2:	fa13 f38e 	uxtah	r3, r3, lr
 8012ba6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012baa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012bae:	b29b      	uxth	r3, r3
 8012bb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012bb4:	45c1      	cmp	r9, r8
 8012bb6:	f840 3b04 	str.w	r3, [r0], #4
 8012bba:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012bbe:	d2e8      	bcs.n	8012b92 <quorem+0xb0>
 8012bc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012bc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012bc8:	b922      	cbnz	r2, 8012bd4 <quorem+0xf2>
 8012bca:	3b04      	subs	r3, #4
 8012bcc:	429d      	cmp	r5, r3
 8012bce:	461a      	mov	r2, r3
 8012bd0:	d30a      	bcc.n	8012be8 <quorem+0x106>
 8012bd2:	613c      	str	r4, [r7, #16]
 8012bd4:	4630      	mov	r0, r6
 8012bd6:	b003      	add	sp, #12
 8012bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bdc:	6812      	ldr	r2, [r2, #0]
 8012bde:	3b04      	subs	r3, #4
 8012be0:	2a00      	cmp	r2, #0
 8012be2:	d1cc      	bne.n	8012b7e <quorem+0x9c>
 8012be4:	3c01      	subs	r4, #1
 8012be6:	e7c7      	b.n	8012b78 <quorem+0x96>
 8012be8:	6812      	ldr	r2, [r2, #0]
 8012bea:	3b04      	subs	r3, #4
 8012bec:	2a00      	cmp	r2, #0
 8012bee:	d1f0      	bne.n	8012bd2 <quorem+0xf0>
 8012bf0:	3c01      	subs	r4, #1
 8012bf2:	e7eb      	b.n	8012bcc <quorem+0xea>
 8012bf4:	2000      	movs	r0, #0
 8012bf6:	e7ee      	b.n	8012bd6 <quorem+0xf4>

08012bf8 <_dtoa_r>:
 8012bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bfc:	ed2d 8b02 	vpush	{d8}
 8012c00:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012c02:	b091      	sub	sp, #68	; 0x44
 8012c04:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012c08:	ec59 8b10 	vmov	r8, r9, d0
 8012c0c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8012c0e:	9106      	str	r1, [sp, #24]
 8012c10:	4606      	mov	r6, r0
 8012c12:	9208      	str	r2, [sp, #32]
 8012c14:	930c      	str	r3, [sp, #48]	; 0x30
 8012c16:	b975      	cbnz	r5, 8012c36 <_dtoa_r+0x3e>
 8012c18:	2010      	movs	r0, #16
 8012c1a:	f000 ff7f 	bl	8013b1c <malloc>
 8012c1e:	4602      	mov	r2, r0
 8012c20:	6270      	str	r0, [r6, #36]	; 0x24
 8012c22:	b920      	cbnz	r0, 8012c2e <_dtoa_r+0x36>
 8012c24:	4baa      	ldr	r3, [pc, #680]	; (8012ed0 <_dtoa_r+0x2d8>)
 8012c26:	21ea      	movs	r1, #234	; 0xea
 8012c28:	48aa      	ldr	r0, [pc, #680]	; (8012ed4 <_dtoa_r+0x2dc>)
 8012c2a:	f7fe ff23 	bl	8011a74 <__assert_func>
 8012c2e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012c32:	6005      	str	r5, [r0, #0]
 8012c34:	60c5      	str	r5, [r0, #12]
 8012c36:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012c38:	6819      	ldr	r1, [r3, #0]
 8012c3a:	b151      	cbz	r1, 8012c52 <_dtoa_r+0x5a>
 8012c3c:	685a      	ldr	r2, [r3, #4]
 8012c3e:	604a      	str	r2, [r1, #4]
 8012c40:	2301      	movs	r3, #1
 8012c42:	4093      	lsls	r3, r2
 8012c44:	608b      	str	r3, [r1, #8]
 8012c46:	4630      	mov	r0, r6
 8012c48:	f000 ffca 	bl	8013be0 <_Bfree>
 8012c4c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012c4e:	2200      	movs	r2, #0
 8012c50:	601a      	str	r2, [r3, #0]
 8012c52:	f1b9 0300 	subs.w	r3, r9, #0
 8012c56:	bfbb      	ittet	lt
 8012c58:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012c5c:	9303      	strlt	r3, [sp, #12]
 8012c5e:	2300      	movge	r3, #0
 8012c60:	2201      	movlt	r2, #1
 8012c62:	bfac      	ite	ge
 8012c64:	6023      	strge	r3, [r4, #0]
 8012c66:	6022      	strlt	r2, [r4, #0]
 8012c68:	4b9b      	ldr	r3, [pc, #620]	; (8012ed8 <_dtoa_r+0x2e0>)
 8012c6a:	9c03      	ldr	r4, [sp, #12]
 8012c6c:	43a3      	bics	r3, r4
 8012c6e:	d11c      	bne.n	8012caa <_dtoa_r+0xb2>
 8012c70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012c72:	f242 730f 	movw	r3, #9999	; 0x270f
 8012c76:	6013      	str	r3, [r2, #0]
 8012c78:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8012c7c:	ea53 0308 	orrs.w	r3, r3, r8
 8012c80:	f000 84fd 	beq.w	801367e <_dtoa_r+0xa86>
 8012c84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012c86:	b963      	cbnz	r3, 8012ca2 <_dtoa_r+0xaa>
 8012c88:	4b94      	ldr	r3, [pc, #592]	; (8012edc <_dtoa_r+0x2e4>)
 8012c8a:	e01f      	b.n	8012ccc <_dtoa_r+0xd4>
 8012c8c:	4b94      	ldr	r3, [pc, #592]	; (8012ee0 <_dtoa_r+0x2e8>)
 8012c8e:	9301      	str	r3, [sp, #4]
 8012c90:	3308      	adds	r3, #8
 8012c92:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012c94:	6013      	str	r3, [r2, #0]
 8012c96:	9801      	ldr	r0, [sp, #4]
 8012c98:	b011      	add	sp, #68	; 0x44
 8012c9a:	ecbd 8b02 	vpop	{d8}
 8012c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ca2:	4b8e      	ldr	r3, [pc, #568]	; (8012edc <_dtoa_r+0x2e4>)
 8012ca4:	9301      	str	r3, [sp, #4]
 8012ca6:	3303      	adds	r3, #3
 8012ca8:	e7f3      	b.n	8012c92 <_dtoa_r+0x9a>
 8012caa:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012cae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cb6:	d10b      	bne.n	8012cd0 <_dtoa_r+0xd8>
 8012cb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012cba:	2301      	movs	r3, #1
 8012cbc:	6013      	str	r3, [r2, #0]
 8012cbe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	f000 84d9 	beq.w	8013678 <_dtoa_r+0xa80>
 8012cc6:	4887      	ldr	r0, [pc, #540]	; (8012ee4 <_dtoa_r+0x2ec>)
 8012cc8:	6018      	str	r0, [r3, #0]
 8012cca:	1e43      	subs	r3, r0, #1
 8012ccc:	9301      	str	r3, [sp, #4]
 8012cce:	e7e2      	b.n	8012c96 <_dtoa_r+0x9e>
 8012cd0:	a90f      	add	r1, sp, #60	; 0x3c
 8012cd2:	aa0e      	add	r2, sp, #56	; 0x38
 8012cd4:	4630      	mov	r0, r6
 8012cd6:	eeb0 0b48 	vmov.f64	d0, d8
 8012cda:	f001 fa69 	bl	80141b0 <__d2b>
 8012cde:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8012ce2:	4605      	mov	r5, r0
 8012ce4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012ce6:	2900      	cmp	r1, #0
 8012ce8:	d046      	beq.n	8012d78 <_dtoa_r+0x180>
 8012cea:	ee18 4a90 	vmov	r4, s17
 8012cee:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012cf2:	ec53 2b18 	vmov	r2, r3, d8
 8012cf6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8012cfa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012cfe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012d02:	2400      	movs	r4, #0
 8012d04:	ec43 2b16 	vmov	d6, r2, r3
 8012d08:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8012d0c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8012eb8 <_dtoa_r+0x2c0>
 8012d10:	ee36 7b47 	vsub.f64	d7, d6, d7
 8012d14:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8012ec0 <_dtoa_r+0x2c8>
 8012d18:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012d1c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8012ec8 <_dtoa_r+0x2d0>
 8012d20:	ee07 1a90 	vmov	s15, r1
 8012d24:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012d28:	eeb0 7b46 	vmov.f64	d7, d6
 8012d2c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012d30:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012d34:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d3c:	ee16 ba90 	vmov	fp, s13
 8012d40:	940a      	str	r4, [sp, #40]	; 0x28
 8012d42:	d508      	bpl.n	8012d56 <_dtoa_r+0x15e>
 8012d44:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012d48:	eeb4 6b47 	vcmp.f64	d6, d7
 8012d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d50:	bf18      	it	ne
 8012d52:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8012d56:	f1bb 0f16 	cmp.w	fp, #22
 8012d5a:	d82f      	bhi.n	8012dbc <_dtoa_r+0x1c4>
 8012d5c:	4b62      	ldr	r3, [pc, #392]	; (8012ee8 <_dtoa_r+0x2f0>)
 8012d5e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012d62:	ed93 7b00 	vldr	d7, [r3]
 8012d66:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d6e:	d501      	bpl.n	8012d74 <_dtoa_r+0x17c>
 8012d70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012d74:	2300      	movs	r3, #0
 8012d76:	e022      	b.n	8012dbe <_dtoa_r+0x1c6>
 8012d78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012d7a:	4401      	add	r1, r0
 8012d7c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8012d80:	2b20      	cmp	r3, #32
 8012d82:	bfc1      	itttt	gt
 8012d84:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012d88:	fa04 f303 	lslgt.w	r3, r4, r3
 8012d8c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8012d90:	fa28 f804 	lsrgt.w	r8, r8, r4
 8012d94:	bfd6      	itet	le
 8012d96:	f1c3 0320 	rsble	r3, r3, #32
 8012d9a:	ea43 0808 	orrgt.w	r8, r3, r8
 8012d9e:	fa08 f803 	lslle.w	r8, r8, r3
 8012da2:	ee07 8a90 	vmov	s15, r8
 8012da6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012daa:	3901      	subs	r1, #1
 8012dac:	ee17 4a90 	vmov	r4, s15
 8012db0:	ec53 2b17 	vmov	r2, r3, d7
 8012db4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8012db8:	2401      	movs	r4, #1
 8012dba:	e7a3      	b.n	8012d04 <_dtoa_r+0x10c>
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8012dc0:	1a43      	subs	r3, r0, r1
 8012dc2:	1e5a      	subs	r2, r3, #1
 8012dc4:	bf45      	ittet	mi
 8012dc6:	f1c3 0301 	rsbmi	r3, r3, #1
 8012dca:	9304      	strmi	r3, [sp, #16]
 8012dcc:	2300      	movpl	r3, #0
 8012dce:	2300      	movmi	r3, #0
 8012dd0:	9205      	str	r2, [sp, #20]
 8012dd2:	bf54      	ite	pl
 8012dd4:	9304      	strpl	r3, [sp, #16]
 8012dd6:	9305      	strmi	r3, [sp, #20]
 8012dd8:	f1bb 0f00 	cmp.w	fp, #0
 8012ddc:	db18      	blt.n	8012e10 <_dtoa_r+0x218>
 8012dde:	9b05      	ldr	r3, [sp, #20]
 8012de0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8012de4:	445b      	add	r3, fp
 8012de6:	9305      	str	r3, [sp, #20]
 8012de8:	2300      	movs	r3, #0
 8012dea:	9a06      	ldr	r2, [sp, #24]
 8012dec:	2a09      	cmp	r2, #9
 8012dee:	d849      	bhi.n	8012e84 <_dtoa_r+0x28c>
 8012df0:	2a05      	cmp	r2, #5
 8012df2:	bfc4      	itt	gt
 8012df4:	3a04      	subgt	r2, #4
 8012df6:	9206      	strgt	r2, [sp, #24]
 8012df8:	9a06      	ldr	r2, [sp, #24]
 8012dfa:	f1a2 0202 	sub.w	r2, r2, #2
 8012dfe:	bfcc      	ite	gt
 8012e00:	2400      	movgt	r4, #0
 8012e02:	2401      	movle	r4, #1
 8012e04:	2a03      	cmp	r2, #3
 8012e06:	d848      	bhi.n	8012e9a <_dtoa_r+0x2a2>
 8012e08:	e8df f002 	tbb	[pc, r2]
 8012e0c:	3a2c2e0b 	.word	0x3a2c2e0b
 8012e10:	9b04      	ldr	r3, [sp, #16]
 8012e12:	2200      	movs	r2, #0
 8012e14:	eba3 030b 	sub.w	r3, r3, fp
 8012e18:	9304      	str	r3, [sp, #16]
 8012e1a:	9209      	str	r2, [sp, #36]	; 0x24
 8012e1c:	f1cb 0300 	rsb	r3, fp, #0
 8012e20:	e7e3      	b.n	8012dea <_dtoa_r+0x1f2>
 8012e22:	2200      	movs	r2, #0
 8012e24:	9207      	str	r2, [sp, #28]
 8012e26:	9a08      	ldr	r2, [sp, #32]
 8012e28:	2a00      	cmp	r2, #0
 8012e2a:	dc39      	bgt.n	8012ea0 <_dtoa_r+0x2a8>
 8012e2c:	f04f 0a01 	mov.w	sl, #1
 8012e30:	46d1      	mov	r9, sl
 8012e32:	4652      	mov	r2, sl
 8012e34:	f8cd a020 	str.w	sl, [sp, #32]
 8012e38:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8012e3a:	2100      	movs	r1, #0
 8012e3c:	6079      	str	r1, [r7, #4]
 8012e3e:	2004      	movs	r0, #4
 8012e40:	f100 0c14 	add.w	ip, r0, #20
 8012e44:	4594      	cmp	ip, r2
 8012e46:	6879      	ldr	r1, [r7, #4]
 8012e48:	d92f      	bls.n	8012eaa <_dtoa_r+0x2b2>
 8012e4a:	4630      	mov	r0, r6
 8012e4c:	930d      	str	r3, [sp, #52]	; 0x34
 8012e4e:	f000 fe87 	bl	8013b60 <_Balloc>
 8012e52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012e54:	9001      	str	r0, [sp, #4]
 8012e56:	4602      	mov	r2, r0
 8012e58:	2800      	cmp	r0, #0
 8012e5a:	d149      	bne.n	8012ef0 <_dtoa_r+0x2f8>
 8012e5c:	4b23      	ldr	r3, [pc, #140]	; (8012eec <_dtoa_r+0x2f4>)
 8012e5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012e62:	e6e1      	b.n	8012c28 <_dtoa_r+0x30>
 8012e64:	2201      	movs	r2, #1
 8012e66:	e7dd      	b.n	8012e24 <_dtoa_r+0x22c>
 8012e68:	2200      	movs	r2, #0
 8012e6a:	9207      	str	r2, [sp, #28]
 8012e6c:	9a08      	ldr	r2, [sp, #32]
 8012e6e:	eb0b 0a02 	add.w	sl, fp, r2
 8012e72:	f10a 0901 	add.w	r9, sl, #1
 8012e76:	464a      	mov	r2, r9
 8012e78:	2a01      	cmp	r2, #1
 8012e7a:	bfb8      	it	lt
 8012e7c:	2201      	movlt	r2, #1
 8012e7e:	e7db      	b.n	8012e38 <_dtoa_r+0x240>
 8012e80:	2201      	movs	r2, #1
 8012e82:	e7f2      	b.n	8012e6a <_dtoa_r+0x272>
 8012e84:	2401      	movs	r4, #1
 8012e86:	2200      	movs	r2, #0
 8012e88:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8012e8c:	f04f 3aff 	mov.w	sl, #4294967295
 8012e90:	2100      	movs	r1, #0
 8012e92:	46d1      	mov	r9, sl
 8012e94:	2212      	movs	r2, #18
 8012e96:	9108      	str	r1, [sp, #32]
 8012e98:	e7ce      	b.n	8012e38 <_dtoa_r+0x240>
 8012e9a:	2201      	movs	r2, #1
 8012e9c:	9207      	str	r2, [sp, #28]
 8012e9e:	e7f5      	b.n	8012e8c <_dtoa_r+0x294>
 8012ea0:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012ea4:	46d1      	mov	r9, sl
 8012ea6:	4652      	mov	r2, sl
 8012ea8:	e7c6      	b.n	8012e38 <_dtoa_r+0x240>
 8012eaa:	3101      	adds	r1, #1
 8012eac:	6079      	str	r1, [r7, #4]
 8012eae:	0040      	lsls	r0, r0, #1
 8012eb0:	e7c6      	b.n	8012e40 <_dtoa_r+0x248>
 8012eb2:	bf00      	nop
 8012eb4:	f3af 8000 	nop.w
 8012eb8:	636f4361 	.word	0x636f4361
 8012ebc:	3fd287a7 	.word	0x3fd287a7
 8012ec0:	8b60c8b3 	.word	0x8b60c8b3
 8012ec4:	3fc68a28 	.word	0x3fc68a28
 8012ec8:	509f79fb 	.word	0x509f79fb
 8012ecc:	3fd34413 	.word	0x3fd34413
 8012ed0:	0801d255 	.word	0x0801d255
 8012ed4:	0801d331 	.word	0x0801d331
 8012ed8:	7ff00000 	.word	0x7ff00000
 8012edc:	0801d32d 	.word	0x0801d32d
 8012ee0:	0801d324 	.word	0x0801d324
 8012ee4:	0801d232 	.word	0x0801d232
 8012ee8:	0801d488 	.word	0x0801d488
 8012eec:	0801d38c 	.word	0x0801d38c
 8012ef0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8012ef2:	9901      	ldr	r1, [sp, #4]
 8012ef4:	6011      	str	r1, [r2, #0]
 8012ef6:	f1b9 0f0e 	cmp.w	r9, #14
 8012efa:	d86c      	bhi.n	8012fd6 <_dtoa_r+0x3de>
 8012efc:	2c00      	cmp	r4, #0
 8012efe:	d06a      	beq.n	8012fd6 <_dtoa_r+0x3de>
 8012f00:	f1bb 0f00 	cmp.w	fp, #0
 8012f04:	f340 80a0 	ble.w	8013048 <_dtoa_r+0x450>
 8012f08:	49c1      	ldr	r1, [pc, #772]	; (8013210 <_dtoa_r+0x618>)
 8012f0a:	f00b 020f 	and.w	r2, fp, #15
 8012f0e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8012f12:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012f16:	ed92 7b00 	vldr	d7, [r2]
 8012f1a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8012f1e:	f000 8087 	beq.w	8013030 <_dtoa_r+0x438>
 8012f22:	4abc      	ldr	r2, [pc, #752]	; (8013214 <_dtoa_r+0x61c>)
 8012f24:	ed92 6b08 	vldr	d6, [r2, #32]
 8012f28:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8012f2c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012f30:	f001 010f 	and.w	r1, r1, #15
 8012f34:	2203      	movs	r2, #3
 8012f36:	48b7      	ldr	r0, [pc, #732]	; (8013214 <_dtoa_r+0x61c>)
 8012f38:	2900      	cmp	r1, #0
 8012f3a:	d17b      	bne.n	8013034 <_dtoa_r+0x43c>
 8012f3c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012f40:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012f44:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012f48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012f4a:	2900      	cmp	r1, #0
 8012f4c:	f000 80a2 	beq.w	8013094 <_dtoa_r+0x49c>
 8012f50:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012f54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012f58:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f60:	f140 8098 	bpl.w	8013094 <_dtoa_r+0x49c>
 8012f64:	f1b9 0f00 	cmp.w	r9, #0
 8012f68:	f000 8094 	beq.w	8013094 <_dtoa_r+0x49c>
 8012f6c:	f1ba 0f00 	cmp.w	sl, #0
 8012f70:	dd2f      	ble.n	8012fd2 <_dtoa_r+0x3da>
 8012f72:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8012f76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012f7a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012f7e:	f10b 37ff 	add.w	r7, fp, #4294967295
 8012f82:	3201      	adds	r2, #1
 8012f84:	4650      	mov	r0, sl
 8012f86:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012f8a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8012f8e:	ee07 2a90 	vmov	s15, r2
 8012f92:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012f96:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012f9a:	ee15 4a90 	vmov	r4, s11
 8012f9e:	ec52 1b15 	vmov	r1, r2, d5
 8012fa2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8012fa6:	2800      	cmp	r0, #0
 8012fa8:	d177      	bne.n	801309a <_dtoa_r+0x4a2>
 8012faa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012fae:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012fb2:	ec42 1b17 	vmov	d7, r1, r2
 8012fb6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fbe:	f300 8263 	bgt.w	8013488 <_dtoa_r+0x890>
 8012fc2:	eeb1 7b47 	vneg.f64	d7, d7
 8012fc6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fce:	f100 8258 	bmi.w	8013482 <_dtoa_r+0x88a>
 8012fd2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012fd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012fd8:	2a00      	cmp	r2, #0
 8012fda:	f2c0 811d 	blt.w	8013218 <_dtoa_r+0x620>
 8012fde:	f1bb 0f0e 	cmp.w	fp, #14
 8012fe2:	f300 8119 	bgt.w	8013218 <_dtoa_r+0x620>
 8012fe6:	4b8a      	ldr	r3, [pc, #552]	; (8013210 <_dtoa_r+0x618>)
 8012fe8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012fec:	ed93 6b00 	vldr	d6, [r3]
 8012ff0:	9b08      	ldr	r3, [sp, #32]
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	f280 80b7 	bge.w	8013166 <_dtoa_r+0x56e>
 8012ff8:	f1b9 0f00 	cmp.w	r9, #0
 8012ffc:	f300 80b3 	bgt.w	8013166 <_dtoa_r+0x56e>
 8013000:	f040 823f 	bne.w	8013482 <_dtoa_r+0x88a>
 8013004:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8013008:	ee26 6b07 	vmul.f64	d6, d6, d7
 801300c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013010:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013018:	464c      	mov	r4, r9
 801301a:	464f      	mov	r7, r9
 801301c:	f280 8215 	bge.w	801344a <_dtoa_r+0x852>
 8013020:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013024:	2331      	movs	r3, #49	; 0x31
 8013026:	f808 3b01 	strb.w	r3, [r8], #1
 801302a:	f10b 0b01 	add.w	fp, fp, #1
 801302e:	e211      	b.n	8013454 <_dtoa_r+0x85c>
 8013030:	2202      	movs	r2, #2
 8013032:	e780      	b.n	8012f36 <_dtoa_r+0x33e>
 8013034:	07cc      	lsls	r4, r1, #31
 8013036:	d504      	bpl.n	8013042 <_dtoa_r+0x44a>
 8013038:	ed90 6b00 	vldr	d6, [r0]
 801303c:	3201      	adds	r2, #1
 801303e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013042:	1049      	asrs	r1, r1, #1
 8013044:	3008      	adds	r0, #8
 8013046:	e777      	b.n	8012f38 <_dtoa_r+0x340>
 8013048:	d022      	beq.n	8013090 <_dtoa_r+0x498>
 801304a:	f1cb 0100 	rsb	r1, fp, #0
 801304e:	4a70      	ldr	r2, [pc, #448]	; (8013210 <_dtoa_r+0x618>)
 8013050:	f001 000f 	and.w	r0, r1, #15
 8013054:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013058:	ed92 7b00 	vldr	d7, [r2]
 801305c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013060:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013064:	486b      	ldr	r0, [pc, #428]	; (8013214 <_dtoa_r+0x61c>)
 8013066:	1109      	asrs	r1, r1, #4
 8013068:	2400      	movs	r4, #0
 801306a:	2202      	movs	r2, #2
 801306c:	b929      	cbnz	r1, 801307a <_dtoa_r+0x482>
 801306e:	2c00      	cmp	r4, #0
 8013070:	f43f af6a 	beq.w	8012f48 <_dtoa_r+0x350>
 8013074:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013078:	e766      	b.n	8012f48 <_dtoa_r+0x350>
 801307a:	07cf      	lsls	r7, r1, #31
 801307c:	d505      	bpl.n	801308a <_dtoa_r+0x492>
 801307e:	ed90 6b00 	vldr	d6, [r0]
 8013082:	3201      	adds	r2, #1
 8013084:	2401      	movs	r4, #1
 8013086:	ee27 7b06 	vmul.f64	d7, d7, d6
 801308a:	1049      	asrs	r1, r1, #1
 801308c:	3008      	adds	r0, #8
 801308e:	e7ed      	b.n	801306c <_dtoa_r+0x474>
 8013090:	2202      	movs	r2, #2
 8013092:	e759      	b.n	8012f48 <_dtoa_r+0x350>
 8013094:	465f      	mov	r7, fp
 8013096:	4648      	mov	r0, r9
 8013098:	e775      	b.n	8012f86 <_dtoa_r+0x38e>
 801309a:	ec42 1b17 	vmov	d7, r1, r2
 801309e:	4a5c      	ldr	r2, [pc, #368]	; (8013210 <_dtoa_r+0x618>)
 80130a0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80130a4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80130a8:	9a01      	ldr	r2, [sp, #4]
 80130aa:	1814      	adds	r4, r2, r0
 80130ac:	9a07      	ldr	r2, [sp, #28]
 80130ae:	b352      	cbz	r2, 8013106 <_dtoa_r+0x50e>
 80130b0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80130b4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80130b8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80130bc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80130c0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80130c4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80130c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80130cc:	ee14 2a90 	vmov	r2, s9
 80130d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80130d4:	3230      	adds	r2, #48	; 0x30
 80130d6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80130da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80130de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130e2:	f808 2b01 	strb.w	r2, [r8], #1
 80130e6:	d439      	bmi.n	801315c <_dtoa_r+0x564>
 80130e8:	ee32 5b46 	vsub.f64	d5, d2, d6
 80130ec:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80130f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130f4:	d472      	bmi.n	80131dc <_dtoa_r+0x5e4>
 80130f6:	45a0      	cmp	r8, r4
 80130f8:	f43f af6b 	beq.w	8012fd2 <_dtoa_r+0x3da>
 80130fc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013100:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013104:	e7e0      	b.n	80130c8 <_dtoa_r+0x4d0>
 8013106:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801310a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801310e:	4621      	mov	r1, r4
 8013110:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8013114:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013118:	ee14 2a90 	vmov	r2, s9
 801311c:	3230      	adds	r2, #48	; 0x30
 801311e:	f808 2b01 	strb.w	r2, [r8], #1
 8013122:	45a0      	cmp	r8, r4
 8013124:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013128:	ee36 6b45 	vsub.f64	d6, d6, d5
 801312c:	d118      	bne.n	8013160 <_dtoa_r+0x568>
 801312e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8013132:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013136:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801313a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801313e:	dc4d      	bgt.n	80131dc <_dtoa_r+0x5e4>
 8013140:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013144:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801314c:	f57f af41 	bpl.w	8012fd2 <_dtoa_r+0x3da>
 8013150:	4688      	mov	r8, r1
 8013152:	3901      	subs	r1, #1
 8013154:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8013158:	2b30      	cmp	r3, #48	; 0x30
 801315a:	d0f9      	beq.n	8013150 <_dtoa_r+0x558>
 801315c:	46bb      	mov	fp, r7
 801315e:	e02a      	b.n	80131b6 <_dtoa_r+0x5be>
 8013160:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013164:	e7d6      	b.n	8013114 <_dtoa_r+0x51c>
 8013166:	ed9d 7b02 	vldr	d7, [sp, #8]
 801316a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801316e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013172:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013176:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801317a:	ee15 3a10 	vmov	r3, s10
 801317e:	3330      	adds	r3, #48	; 0x30
 8013180:	f808 3b01 	strb.w	r3, [r8], #1
 8013184:	9b01      	ldr	r3, [sp, #4]
 8013186:	eba8 0303 	sub.w	r3, r8, r3
 801318a:	4599      	cmp	r9, r3
 801318c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013190:	eea3 7b46 	vfms.f64	d7, d3, d6
 8013194:	d133      	bne.n	80131fe <_dtoa_r+0x606>
 8013196:	ee37 7b07 	vadd.f64	d7, d7, d7
 801319a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801319e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131a2:	dc1a      	bgt.n	80131da <_dtoa_r+0x5e2>
 80131a4:	eeb4 7b46 	vcmp.f64	d7, d6
 80131a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131ac:	d103      	bne.n	80131b6 <_dtoa_r+0x5be>
 80131ae:	ee15 3a10 	vmov	r3, s10
 80131b2:	07d9      	lsls	r1, r3, #31
 80131b4:	d411      	bmi.n	80131da <_dtoa_r+0x5e2>
 80131b6:	4629      	mov	r1, r5
 80131b8:	4630      	mov	r0, r6
 80131ba:	f000 fd11 	bl	8013be0 <_Bfree>
 80131be:	2300      	movs	r3, #0
 80131c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80131c2:	f888 3000 	strb.w	r3, [r8]
 80131c6:	f10b 0301 	add.w	r3, fp, #1
 80131ca:	6013      	str	r3, [r2, #0]
 80131cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	f43f ad61 	beq.w	8012c96 <_dtoa_r+0x9e>
 80131d4:	f8c3 8000 	str.w	r8, [r3]
 80131d8:	e55d      	b.n	8012c96 <_dtoa_r+0x9e>
 80131da:	465f      	mov	r7, fp
 80131dc:	4643      	mov	r3, r8
 80131de:	4698      	mov	r8, r3
 80131e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80131e4:	2a39      	cmp	r2, #57	; 0x39
 80131e6:	d106      	bne.n	80131f6 <_dtoa_r+0x5fe>
 80131e8:	9a01      	ldr	r2, [sp, #4]
 80131ea:	429a      	cmp	r2, r3
 80131ec:	d1f7      	bne.n	80131de <_dtoa_r+0x5e6>
 80131ee:	9901      	ldr	r1, [sp, #4]
 80131f0:	2230      	movs	r2, #48	; 0x30
 80131f2:	3701      	adds	r7, #1
 80131f4:	700a      	strb	r2, [r1, #0]
 80131f6:	781a      	ldrb	r2, [r3, #0]
 80131f8:	3201      	adds	r2, #1
 80131fa:	701a      	strb	r2, [r3, #0]
 80131fc:	e7ae      	b.n	801315c <_dtoa_r+0x564>
 80131fe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013202:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801320a:	d1b2      	bne.n	8013172 <_dtoa_r+0x57a>
 801320c:	e7d3      	b.n	80131b6 <_dtoa_r+0x5be>
 801320e:	bf00      	nop
 8013210:	0801d488 	.word	0x0801d488
 8013214:	0801d460 	.word	0x0801d460
 8013218:	9907      	ldr	r1, [sp, #28]
 801321a:	2900      	cmp	r1, #0
 801321c:	f000 80d0 	beq.w	80133c0 <_dtoa_r+0x7c8>
 8013220:	9906      	ldr	r1, [sp, #24]
 8013222:	2901      	cmp	r1, #1
 8013224:	f300 80b4 	bgt.w	8013390 <_dtoa_r+0x798>
 8013228:	990a      	ldr	r1, [sp, #40]	; 0x28
 801322a:	2900      	cmp	r1, #0
 801322c:	f000 80ac 	beq.w	8013388 <_dtoa_r+0x790>
 8013230:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013234:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8013238:	461c      	mov	r4, r3
 801323a:	930a      	str	r3, [sp, #40]	; 0x28
 801323c:	9b04      	ldr	r3, [sp, #16]
 801323e:	4413      	add	r3, r2
 8013240:	9304      	str	r3, [sp, #16]
 8013242:	9b05      	ldr	r3, [sp, #20]
 8013244:	2101      	movs	r1, #1
 8013246:	4413      	add	r3, r2
 8013248:	4630      	mov	r0, r6
 801324a:	9305      	str	r3, [sp, #20]
 801324c:	f000 fd80 	bl	8013d50 <__i2b>
 8013250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013252:	4607      	mov	r7, r0
 8013254:	f1b8 0f00 	cmp.w	r8, #0
 8013258:	dd0d      	ble.n	8013276 <_dtoa_r+0x67e>
 801325a:	9a05      	ldr	r2, [sp, #20]
 801325c:	2a00      	cmp	r2, #0
 801325e:	dd0a      	ble.n	8013276 <_dtoa_r+0x67e>
 8013260:	4542      	cmp	r2, r8
 8013262:	9904      	ldr	r1, [sp, #16]
 8013264:	bfa8      	it	ge
 8013266:	4642      	movge	r2, r8
 8013268:	1a89      	subs	r1, r1, r2
 801326a:	9104      	str	r1, [sp, #16]
 801326c:	9905      	ldr	r1, [sp, #20]
 801326e:	eba8 0802 	sub.w	r8, r8, r2
 8013272:	1a8a      	subs	r2, r1, r2
 8013274:	9205      	str	r2, [sp, #20]
 8013276:	b303      	cbz	r3, 80132ba <_dtoa_r+0x6c2>
 8013278:	9a07      	ldr	r2, [sp, #28]
 801327a:	2a00      	cmp	r2, #0
 801327c:	f000 80a5 	beq.w	80133ca <_dtoa_r+0x7d2>
 8013280:	2c00      	cmp	r4, #0
 8013282:	dd13      	ble.n	80132ac <_dtoa_r+0x6b4>
 8013284:	4639      	mov	r1, r7
 8013286:	4622      	mov	r2, r4
 8013288:	4630      	mov	r0, r6
 801328a:	930d      	str	r3, [sp, #52]	; 0x34
 801328c:	f000 fe20 	bl	8013ed0 <__pow5mult>
 8013290:	462a      	mov	r2, r5
 8013292:	4601      	mov	r1, r0
 8013294:	4607      	mov	r7, r0
 8013296:	4630      	mov	r0, r6
 8013298:	f000 fd70 	bl	8013d7c <__multiply>
 801329c:	4629      	mov	r1, r5
 801329e:	900a      	str	r0, [sp, #40]	; 0x28
 80132a0:	4630      	mov	r0, r6
 80132a2:	f000 fc9d 	bl	8013be0 <_Bfree>
 80132a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80132a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80132aa:	4615      	mov	r5, r2
 80132ac:	1b1a      	subs	r2, r3, r4
 80132ae:	d004      	beq.n	80132ba <_dtoa_r+0x6c2>
 80132b0:	4629      	mov	r1, r5
 80132b2:	4630      	mov	r0, r6
 80132b4:	f000 fe0c 	bl	8013ed0 <__pow5mult>
 80132b8:	4605      	mov	r5, r0
 80132ba:	2101      	movs	r1, #1
 80132bc:	4630      	mov	r0, r6
 80132be:	f000 fd47 	bl	8013d50 <__i2b>
 80132c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	4604      	mov	r4, r0
 80132c8:	f340 8081 	ble.w	80133ce <_dtoa_r+0x7d6>
 80132cc:	461a      	mov	r2, r3
 80132ce:	4601      	mov	r1, r0
 80132d0:	4630      	mov	r0, r6
 80132d2:	f000 fdfd 	bl	8013ed0 <__pow5mult>
 80132d6:	9b06      	ldr	r3, [sp, #24]
 80132d8:	2b01      	cmp	r3, #1
 80132da:	4604      	mov	r4, r0
 80132dc:	dd7a      	ble.n	80133d4 <_dtoa_r+0x7dc>
 80132de:	2300      	movs	r3, #0
 80132e0:	930a      	str	r3, [sp, #40]	; 0x28
 80132e2:	6922      	ldr	r2, [r4, #16]
 80132e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80132e8:	6910      	ldr	r0, [r2, #16]
 80132ea:	f000 fce1 	bl	8013cb0 <__hi0bits>
 80132ee:	f1c0 0020 	rsb	r0, r0, #32
 80132f2:	9b05      	ldr	r3, [sp, #20]
 80132f4:	4418      	add	r0, r3
 80132f6:	f010 001f 	ands.w	r0, r0, #31
 80132fa:	f000 808c 	beq.w	8013416 <_dtoa_r+0x81e>
 80132fe:	f1c0 0220 	rsb	r2, r0, #32
 8013302:	2a04      	cmp	r2, #4
 8013304:	f340 8085 	ble.w	8013412 <_dtoa_r+0x81a>
 8013308:	f1c0 001c 	rsb	r0, r0, #28
 801330c:	9b04      	ldr	r3, [sp, #16]
 801330e:	4403      	add	r3, r0
 8013310:	9304      	str	r3, [sp, #16]
 8013312:	9b05      	ldr	r3, [sp, #20]
 8013314:	4403      	add	r3, r0
 8013316:	4480      	add	r8, r0
 8013318:	9305      	str	r3, [sp, #20]
 801331a:	9b04      	ldr	r3, [sp, #16]
 801331c:	2b00      	cmp	r3, #0
 801331e:	dd05      	ble.n	801332c <_dtoa_r+0x734>
 8013320:	4629      	mov	r1, r5
 8013322:	461a      	mov	r2, r3
 8013324:	4630      	mov	r0, r6
 8013326:	f000 fe2d 	bl	8013f84 <__lshift>
 801332a:	4605      	mov	r5, r0
 801332c:	9b05      	ldr	r3, [sp, #20]
 801332e:	2b00      	cmp	r3, #0
 8013330:	dd05      	ble.n	801333e <_dtoa_r+0x746>
 8013332:	4621      	mov	r1, r4
 8013334:	461a      	mov	r2, r3
 8013336:	4630      	mov	r0, r6
 8013338:	f000 fe24 	bl	8013f84 <__lshift>
 801333c:	4604      	mov	r4, r0
 801333e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013340:	2b00      	cmp	r3, #0
 8013342:	d06a      	beq.n	801341a <_dtoa_r+0x822>
 8013344:	4621      	mov	r1, r4
 8013346:	4628      	mov	r0, r5
 8013348:	f000 fe8c 	bl	8014064 <__mcmp>
 801334c:	2800      	cmp	r0, #0
 801334e:	da64      	bge.n	801341a <_dtoa_r+0x822>
 8013350:	2300      	movs	r3, #0
 8013352:	4629      	mov	r1, r5
 8013354:	220a      	movs	r2, #10
 8013356:	4630      	mov	r0, r6
 8013358:	f000 fc64 	bl	8013c24 <__multadd>
 801335c:	9b07      	ldr	r3, [sp, #28]
 801335e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013362:	4605      	mov	r5, r0
 8013364:	2b00      	cmp	r3, #0
 8013366:	f000 8191 	beq.w	801368c <_dtoa_r+0xa94>
 801336a:	4639      	mov	r1, r7
 801336c:	2300      	movs	r3, #0
 801336e:	220a      	movs	r2, #10
 8013370:	4630      	mov	r0, r6
 8013372:	f000 fc57 	bl	8013c24 <__multadd>
 8013376:	f1ba 0f00 	cmp.w	sl, #0
 801337a:	4607      	mov	r7, r0
 801337c:	f300 808d 	bgt.w	801349a <_dtoa_r+0x8a2>
 8013380:	9b06      	ldr	r3, [sp, #24]
 8013382:	2b02      	cmp	r3, #2
 8013384:	dc50      	bgt.n	8013428 <_dtoa_r+0x830>
 8013386:	e088      	b.n	801349a <_dtoa_r+0x8a2>
 8013388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801338a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801338e:	e751      	b.n	8013234 <_dtoa_r+0x63c>
 8013390:	f109 34ff 	add.w	r4, r9, #4294967295
 8013394:	42a3      	cmp	r3, r4
 8013396:	bfbf      	itttt	lt
 8013398:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 801339a:	1ae3      	sublt	r3, r4, r3
 801339c:	18d2      	addlt	r2, r2, r3
 801339e:	9209      	strlt	r2, [sp, #36]	; 0x24
 80133a0:	bfb6      	itet	lt
 80133a2:	4623      	movlt	r3, r4
 80133a4:	1b1c      	subge	r4, r3, r4
 80133a6:	2400      	movlt	r4, #0
 80133a8:	f1b9 0f00 	cmp.w	r9, #0
 80133ac:	bfb5      	itete	lt
 80133ae:	9a04      	ldrlt	r2, [sp, #16]
 80133b0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80133b4:	eba2 0809 	sublt.w	r8, r2, r9
 80133b8:	464a      	movge	r2, r9
 80133ba:	bfb8      	it	lt
 80133bc:	2200      	movlt	r2, #0
 80133be:	e73c      	b.n	801323a <_dtoa_r+0x642>
 80133c0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80133c4:	9f07      	ldr	r7, [sp, #28]
 80133c6:	461c      	mov	r4, r3
 80133c8:	e744      	b.n	8013254 <_dtoa_r+0x65c>
 80133ca:	461a      	mov	r2, r3
 80133cc:	e770      	b.n	80132b0 <_dtoa_r+0x6b8>
 80133ce:	9b06      	ldr	r3, [sp, #24]
 80133d0:	2b01      	cmp	r3, #1
 80133d2:	dc18      	bgt.n	8013406 <_dtoa_r+0x80e>
 80133d4:	9b02      	ldr	r3, [sp, #8]
 80133d6:	b9b3      	cbnz	r3, 8013406 <_dtoa_r+0x80e>
 80133d8:	9b03      	ldr	r3, [sp, #12]
 80133da:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80133de:	b9a2      	cbnz	r2, 801340a <_dtoa_r+0x812>
 80133e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80133e4:	0d12      	lsrs	r2, r2, #20
 80133e6:	0512      	lsls	r2, r2, #20
 80133e8:	b18a      	cbz	r2, 801340e <_dtoa_r+0x816>
 80133ea:	9b04      	ldr	r3, [sp, #16]
 80133ec:	3301      	adds	r3, #1
 80133ee:	9304      	str	r3, [sp, #16]
 80133f0:	9b05      	ldr	r3, [sp, #20]
 80133f2:	3301      	adds	r3, #1
 80133f4:	9305      	str	r3, [sp, #20]
 80133f6:	2301      	movs	r3, #1
 80133f8:	930a      	str	r3, [sp, #40]	; 0x28
 80133fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	f47f af70 	bne.w	80132e2 <_dtoa_r+0x6ea>
 8013402:	2001      	movs	r0, #1
 8013404:	e775      	b.n	80132f2 <_dtoa_r+0x6fa>
 8013406:	2300      	movs	r3, #0
 8013408:	e7f6      	b.n	80133f8 <_dtoa_r+0x800>
 801340a:	9b02      	ldr	r3, [sp, #8]
 801340c:	e7f4      	b.n	80133f8 <_dtoa_r+0x800>
 801340e:	920a      	str	r2, [sp, #40]	; 0x28
 8013410:	e7f3      	b.n	80133fa <_dtoa_r+0x802>
 8013412:	d082      	beq.n	801331a <_dtoa_r+0x722>
 8013414:	4610      	mov	r0, r2
 8013416:	301c      	adds	r0, #28
 8013418:	e778      	b.n	801330c <_dtoa_r+0x714>
 801341a:	f1b9 0f00 	cmp.w	r9, #0
 801341e:	dc37      	bgt.n	8013490 <_dtoa_r+0x898>
 8013420:	9b06      	ldr	r3, [sp, #24]
 8013422:	2b02      	cmp	r3, #2
 8013424:	dd34      	ble.n	8013490 <_dtoa_r+0x898>
 8013426:	46ca      	mov	sl, r9
 8013428:	f1ba 0f00 	cmp.w	sl, #0
 801342c:	d10d      	bne.n	801344a <_dtoa_r+0x852>
 801342e:	4621      	mov	r1, r4
 8013430:	4653      	mov	r3, sl
 8013432:	2205      	movs	r2, #5
 8013434:	4630      	mov	r0, r6
 8013436:	f000 fbf5 	bl	8013c24 <__multadd>
 801343a:	4601      	mov	r1, r0
 801343c:	4604      	mov	r4, r0
 801343e:	4628      	mov	r0, r5
 8013440:	f000 fe10 	bl	8014064 <__mcmp>
 8013444:	2800      	cmp	r0, #0
 8013446:	f73f adeb 	bgt.w	8013020 <_dtoa_r+0x428>
 801344a:	9b08      	ldr	r3, [sp, #32]
 801344c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013450:	ea6f 0b03 	mvn.w	fp, r3
 8013454:	f04f 0900 	mov.w	r9, #0
 8013458:	4621      	mov	r1, r4
 801345a:	4630      	mov	r0, r6
 801345c:	f000 fbc0 	bl	8013be0 <_Bfree>
 8013460:	2f00      	cmp	r7, #0
 8013462:	f43f aea8 	beq.w	80131b6 <_dtoa_r+0x5be>
 8013466:	f1b9 0f00 	cmp.w	r9, #0
 801346a:	d005      	beq.n	8013478 <_dtoa_r+0x880>
 801346c:	45b9      	cmp	r9, r7
 801346e:	d003      	beq.n	8013478 <_dtoa_r+0x880>
 8013470:	4649      	mov	r1, r9
 8013472:	4630      	mov	r0, r6
 8013474:	f000 fbb4 	bl	8013be0 <_Bfree>
 8013478:	4639      	mov	r1, r7
 801347a:	4630      	mov	r0, r6
 801347c:	f000 fbb0 	bl	8013be0 <_Bfree>
 8013480:	e699      	b.n	80131b6 <_dtoa_r+0x5be>
 8013482:	2400      	movs	r4, #0
 8013484:	4627      	mov	r7, r4
 8013486:	e7e0      	b.n	801344a <_dtoa_r+0x852>
 8013488:	46bb      	mov	fp, r7
 801348a:	4604      	mov	r4, r0
 801348c:	4607      	mov	r7, r0
 801348e:	e5c7      	b.n	8013020 <_dtoa_r+0x428>
 8013490:	9b07      	ldr	r3, [sp, #28]
 8013492:	46ca      	mov	sl, r9
 8013494:	2b00      	cmp	r3, #0
 8013496:	f000 8100 	beq.w	801369a <_dtoa_r+0xaa2>
 801349a:	f1b8 0f00 	cmp.w	r8, #0
 801349e:	dd05      	ble.n	80134ac <_dtoa_r+0x8b4>
 80134a0:	4639      	mov	r1, r7
 80134a2:	4642      	mov	r2, r8
 80134a4:	4630      	mov	r0, r6
 80134a6:	f000 fd6d 	bl	8013f84 <__lshift>
 80134aa:	4607      	mov	r7, r0
 80134ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d05d      	beq.n	801356e <_dtoa_r+0x976>
 80134b2:	6879      	ldr	r1, [r7, #4]
 80134b4:	4630      	mov	r0, r6
 80134b6:	f000 fb53 	bl	8013b60 <_Balloc>
 80134ba:	4680      	mov	r8, r0
 80134bc:	b928      	cbnz	r0, 80134ca <_dtoa_r+0x8d2>
 80134be:	4b82      	ldr	r3, [pc, #520]	; (80136c8 <_dtoa_r+0xad0>)
 80134c0:	4602      	mov	r2, r0
 80134c2:	f240 21ea 	movw	r1, #746	; 0x2ea
 80134c6:	f7ff bbaf 	b.w	8012c28 <_dtoa_r+0x30>
 80134ca:	693a      	ldr	r2, [r7, #16]
 80134cc:	3202      	adds	r2, #2
 80134ce:	0092      	lsls	r2, r2, #2
 80134d0:	f107 010c 	add.w	r1, r7, #12
 80134d4:	300c      	adds	r0, #12
 80134d6:	f7fe fb2b 	bl	8011b30 <memcpy>
 80134da:	2201      	movs	r2, #1
 80134dc:	4641      	mov	r1, r8
 80134de:	4630      	mov	r0, r6
 80134e0:	f000 fd50 	bl	8013f84 <__lshift>
 80134e4:	9b01      	ldr	r3, [sp, #4]
 80134e6:	3301      	adds	r3, #1
 80134e8:	9304      	str	r3, [sp, #16]
 80134ea:	9b01      	ldr	r3, [sp, #4]
 80134ec:	4453      	add	r3, sl
 80134ee:	9308      	str	r3, [sp, #32]
 80134f0:	9b02      	ldr	r3, [sp, #8]
 80134f2:	f003 0301 	and.w	r3, r3, #1
 80134f6:	46b9      	mov	r9, r7
 80134f8:	9307      	str	r3, [sp, #28]
 80134fa:	4607      	mov	r7, r0
 80134fc:	9b04      	ldr	r3, [sp, #16]
 80134fe:	4621      	mov	r1, r4
 8013500:	3b01      	subs	r3, #1
 8013502:	4628      	mov	r0, r5
 8013504:	9302      	str	r3, [sp, #8]
 8013506:	f7ff faec 	bl	8012ae2 <quorem>
 801350a:	4603      	mov	r3, r0
 801350c:	3330      	adds	r3, #48	; 0x30
 801350e:	9005      	str	r0, [sp, #20]
 8013510:	4649      	mov	r1, r9
 8013512:	4628      	mov	r0, r5
 8013514:	9309      	str	r3, [sp, #36]	; 0x24
 8013516:	f000 fda5 	bl	8014064 <__mcmp>
 801351a:	463a      	mov	r2, r7
 801351c:	4682      	mov	sl, r0
 801351e:	4621      	mov	r1, r4
 8013520:	4630      	mov	r0, r6
 8013522:	f000 fdbb 	bl	801409c <__mdiff>
 8013526:	68c2      	ldr	r2, [r0, #12]
 8013528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801352a:	4680      	mov	r8, r0
 801352c:	bb0a      	cbnz	r2, 8013572 <_dtoa_r+0x97a>
 801352e:	4601      	mov	r1, r0
 8013530:	4628      	mov	r0, r5
 8013532:	f000 fd97 	bl	8014064 <__mcmp>
 8013536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013538:	4602      	mov	r2, r0
 801353a:	4641      	mov	r1, r8
 801353c:	4630      	mov	r0, r6
 801353e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8013542:	f000 fb4d 	bl	8013be0 <_Bfree>
 8013546:	9b06      	ldr	r3, [sp, #24]
 8013548:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801354a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801354e:	ea43 0102 	orr.w	r1, r3, r2
 8013552:	9b07      	ldr	r3, [sp, #28]
 8013554:	430b      	orrs	r3, r1
 8013556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013558:	d10d      	bne.n	8013576 <_dtoa_r+0x97e>
 801355a:	2b39      	cmp	r3, #57	; 0x39
 801355c:	d029      	beq.n	80135b2 <_dtoa_r+0x9ba>
 801355e:	f1ba 0f00 	cmp.w	sl, #0
 8013562:	dd01      	ble.n	8013568 <_dtoa_r+0x970>
 8013564:	9b05      	ldr	r3, [sp, #20]
 8013566:	3331      	adds	r3, #49	; 0x31
 8013568:	9a02      	ldr	r2, [sp, #8]
 801356a:	7013      	strb	r3, [r2, #0]
 801356c:	e774      	b.n	8013458 <_dtoa_r+0x860>
 801356e:	4638      	mov	r0, r7
 8013570:	e7b8      	b.n	80134e4 <_dtoa_r+0x8ec>
 8013572:	2201      	movs	r2, #1
 8013574:	e7e1      	b.n	801353a <_dtoa_r+0x942>
 8013576:	f1ba 0f00 	cmp.w	sl, #0
 801357a:	db06      	blt.n	801358a <_dtoa_r+0x992>
 801357c:	9906      	ldr	r1, [sp, #24]
 801357e:	ea41 0a0a 	orr.w	sl, r1, sl
 8013582:	9907      	ldr	r1, [sp, #28]
 8013584:	ea5a 0101 	orrs.w	r1, sl, r1
 8013588:	d120      	bne.n	80135cc <_dtoa_r+0x9d4>
 801358a:	2a00      	cmp	r2, #0
 801358c:	ddec      	ble.n	8013568 <_dtoa_r+0x970>
 801358e:	4629      	mov	r1, r5
 8013590:	2201      	movs	r2, #1
 8013592:	4630      	mov	r0, r6
 8013594:	9304      	str	r3, [sp, #16]
 8013596:	f000 fcf5 	bl	8013f84 <__lshift>
 801359a:	4621      	mov	r1, r4
 801359c:	4605      	mov	r5, r0
 801359e:	f000 fd61 	bl	8014064 <__mcmp>
 80135a2:	2800      	cmp	r0, #0
 80135a4:	9b04      	ldr	r3, [sp, #16]
 80135a6:	dc02      	bgt.n	80135ae <_dtoa_r+0x9b6>
 80135a8:	d1de      	bne.n	8013568 <_dtoa_r+0x970>
 80135aa:	07da      	lsls	r2, r3, #31
 80135ac:	d5dc      	bpl.n	8013568 <_dtoa_r+0x970>
 80135ae:	2b39      	cmp	r3, #57	; 0x39
 80135b0:	d1d8      	bne.n	8013564 <_dtoa_r+0x96c>
 80135b2:	9a02      	ldr	r2, [sp, #8]
 80135b4:	2339      	movs	r3, #57	; 0x39
 80135b6:	7013      	strb	r3, [r2, #0]
 80135b8:	4643      	mov	r3, r8
 80135ba:	4698      	mov	r8, r3
 80135bc:	3b01      	subs	r3, #1
 80135be:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80135c2:	2a39      	cmp	r2, #57	; 0x39
 80135c4:	d051      	beq.n	801366a <_dtoa_r+0xa72>
 80135c6:	3201      	adds	r2, #1
 80135c8:	701a      	strb	r2, [r3, #0]
 80135ca:	e745      	b.n	8013458 <_dtoa_r+0x860>
 80135cc:	2a00      	cmp	r2, #0
 80135ce:	dd03      	ble.n	80135d8 <_dtoa_r+0x9e0>
 80135d0:	2b39      	cmp	r3, #57	; 0x39
 80135d2:	d0ee      	beq.n	80135b2 <_dtoa_r+0x9ba>
 80135d4:	3301      	adds	r3, #1
 80135d6:	e7c7      	b.n	8013568 <_dtoa_r+0x970>
 80135d8:	9a04      	ldr	r2, [sp, #16]
 80135da:	9908      	ldr	r1, [sp, #32]
 80135dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80135e0:	428a      	cmp	r2, r1
 80135e2:	d02b      	beq.n	801363c <_dtoa_r+0xa44>
 80135e4:	4629      	mov	r1, r5
 80135e6:	2300      	movs	r3, #0
 80135e8:	220a      	movs	r2, #10
 80135ea:	4630      	mov	r0, r6
 80135ec:	f000 fb1a 	bl	8013c24 <__multadd>
 80135f0:	45b9      	cmp	r9, r7
 80135f2:	4605      	mov	r5, r0
 80135f4:	f04f 0300 	mov.w	r3, #0
 80135f8:	f04f 020a 	mov.w	r2, #10
 80135fc:	4649      	mov	r1, r9
 80135fe:	4630      	mov	r0, r6
 8013600:	d107      	bne.n	8013612 <_dtoa_r+0xa1a>
 8013602:	f000 fb0f 	bl	8013c24 <__multadd>
 8013606:	4681      	mov	r9, r0
 8013608:	4607      	mov	r7, r0
 801360a:	9b04      	ldr	r3, [sp, #16]
 801360c:	3301      	adds	r3, #1
 801360e:	9304      	str	r3, [sp, #16]
 8013610:	e774      	b.n	80134fc <_dtoa_r+0x904>
 8013612:	f000 fb07 	bl	8013c24 <__multadd>
 8013616:	4639      	mov	r1, r7
 8013618:	4681      	mov	r9, r0
 801361a:	2300      	movs	r3, #0
 801361c:	220a      	movs	r2, #10
 801361e:	4630      	mov	r0, r6
 8013620:	f000 fb00 	bl	8013c24 <__multadd>
 8013624:	4607      	mov	r7, r0
 8013626:	e7f0      	b.n	801360a <_dtoa_r+0xa12>
 8013628:	f1ba 0f00 	cmp.w	sl, #0
 801362c:	9a01      	ldr	r2, [sp, #4]
 801362e:	bfcc      	ite	gt
 8013630:	46d0      	movgt	r8, sl
 8013632:	f04f 0801 	movle.w	r8, #1
 8013636:	4490      	add	r8, r2
 8013638:	f04f 0900 	mov.w	r9, #0
 801363c:	4629      	mov	r1, r5
 801363e:	2201      	movs	r2, #1
 8013640:	4630      	mov	r0, r6
 8013642:	9302      	str	r3, [sp, #8]
 8013644:	f000 fc9e 	bl	8013f84 <__lshift>
 8013648:	4621      	mov	r1, r4
 801364a:	4605      	mov	r5, r0
 801364c:	f000 fd0a 	bl	8014064 <__mcmp>
 8013650:	2800      	cmp	r0, #0
 8013652:	dcb1      	bgt.n	80135b8 <_dtoa_r+0x9c0>
 8013654:	d102      	bne.n	801365c <_dtoa_r+0xa64>
 8013656:	9b02      	ldr	r3, [sp, #8]
 8013658:	07db      	lsls	r3, r3, #31
 801365a:	d4ad      	bmi.n	80135b8 <_dtoa_r+0x9c0>
 801365c:	4643      	mov	r3, r8
 801365e:	4698      	mov	r8, r3
 8013660:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013664:	2a30      	cmp	r2, #48	; 0x30
 8013666:	d0fa      	beq.n	801365e <_dtoa_r+0xa66>
 8013668:	e6f6      	b.n	8013458 <_dtoa_r+0x860>
 801366a:	9a01      	ldr	r2, [sp, #4]
 801366c:	429a      	cmp	r2, r3
 801366e:	d1a4      	bne.n	80135ba <_dtoa_r+0x9c2>
 8013670:	f10b 0b01 	add.w	fp, fp, #1
 8013674:	2331      	movs	r3, #49	; 0x31
 8013676:	e778      	b.n	801356a <_dtoa_r+0x972>
 8013678:	4b14      	ldr	r3, [pc, #80]	; (80136cc <_dtoa_r+0xad4>)
 801367a:	f7ff bb27 	b.w	8012ccc <_dtoa_r+0xd4>
 801367e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013680:	2b00      	cmp	r3, #0
 8013682:	f47f ab03 	bne.w	8012c8c <_dtoa_r+0x94>
 8013686:	4b12      	ldr	r3, [pc, #72]	; (80136d0 <_dtoa_r+0xad8>)
 8013688:	f7ff bb20 	b.w	8012ccc <_dtoa_r+0xd4>
 801368c:	f1ba 0f00 	cmp.w	sl, #0
 8013690:	dc03      	bgt.n	801369a <_dtoa_r+0xaa2>
 8013692:	9b06      	ldr	r3, [sp, #24]
 8013694:	2b02      	cmp	r3, #2
 8013696:	f73f aec7 	bgt.w	8013428 <_dtoa_r+0x830>
 801369a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801369e:	4621      	mov	r1, r4
 80136a0:	4628      	mov	r0, r5
 80136a2:	f7ff fa1e 	bl	8012ae2 <quorem>
 80136a6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80136aa:	f808 3b01 	strb.w	r3, [r8], #1
 80136ae:	9a01      	ldr	r2, [sp, #4]
 80136b0:	eba8 0202 	sub.w	r2, r8, r2
 80136b4:	4592      	cmp	sl, r2
 80136b6:	ddb7      	ble.n	8013628 <_dtoa_r+0xa30>
 80136b8:	4629      	mov	r1, r5
 80136ba:	2300      	movs	r3, #0
 80136bc:	220a      	movs	r2, #10
 80136be:	4630      	mov	r0, r6
 80136c0:	f000 fab0 	bl	8013c24 <__multadd>
 80136c4:	4605      	mov	r5, r0
 80136c6:	e7ea      	b.n	801369e <_dtoa_r+0xaa6>
 80136c8:	0801d38c 	.word	0x0801d38c
 80136cc:	0801d231 	.word	0x0801d231
 80136d0:	0801d324 	.word	0x0801d324

080136d4 <__sflush_r>:
 80136d4:	898a      	ldrh	r2, [r1, #12]
 80136d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136da:	4605      	mov	r5, r0
 80136dc:	0710      	lsls	r0, r2, #28
 80136de:	460c      	mov	r4, r1
 80136e0:	d458      	bmi.n	8013794 <__sflush_r+0xc0>
 80136e2:	684b      	ldr	r3, [r1, #4]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	dc05      	bgt.n	80136f4 <__sflush_r+0x20>
 80136e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	dc02      	bgt.n	80136f4 <__sflush_r+0x20>
 80136ee:	2000      	movs	r0, #0
 80136f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80136f6:	2e00      	cmp	r6, #0
 80136f8:	d0f9      	beq.n	80136ee <__sflush_r+0x1a>
 80136fa:	2300      	movs	r3, #0
 80136fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013700:	682f      	ldr	r7, [r5, #0]
 8013702:	602b      	str	r3, [r5, #0]
 8013704:	d032      	beq.n	801376c <__sflush_r+0x98>
 8013706:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013708:	89a3      	ldrh	r3, [r4, #12]
 801370a:	075a      	lsls	r2, r3, #29
 801370c:	d505      	bpl.n	801371a <__sflush_r+0x46>
 801370e:	6863      	ldr	r3, [r4, #4]
 8013710:	1ac0      	subs	r0, r0, r3
 8013712:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013714:	b10b      	cbz	r3, 801371a <__sflush_r+0x46>
 8013716:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013718:	1ac0      	subs	r0, r0, r3
 801371a:	2300      	movs	r3, #0
 801371c:	4602      	mov	r2, r0
 801371e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013720:	6a21      	ldr	r1, [r4, #32]
 8013722:	4628      	mov	r0, r5
 8013724:	47b0      	blx	r6
 8013726:	1c43      	adds	r3, r0, #1
 8013728:	89a3      	ldrh	r3, [r4, #12]
 801372a:	d106      	bne.n	801373a <__sflush_r+0x66>
 801372c:	6829      	ldr	r1, [r5, #0]
 801372e:	291d      	cmp	r1, #29
 8013730:	d82c      	bhi.n	801378c <__sflush_r+0xb8>
 8013732:	4a2a      	ldr	r2, [pc, #168]	; (80137dc <__sflush_r+0x108>)
 8013734:	40ca      	lsrs	r2, r1
 8013736:	07d6      	lsls	r6, r2, #31
 8013738:	d528      	bpl.n	801378c <__sflush_r+0xb8>
 801373a:	2200      	movs	r2, #0
 801373c:	6062      	str	r2, [r4, #4]
 801373e:	04d9      	lsls	r1, r3, #19
 8013740:	6922      	ldr	r2, [r4, #16]
 8013742:	6022      	str	r2, [r4, #0]
 8013744:	d504      	bpl.n	8013750 <__sflush_r+0x7c>
 8013746:	1c42      	adds	r2, r0, #1
 8013748:	d101      	bne.n	801374e <__sflush_r+0x7a>
 801374a:	682b      	ldr	r3, [r5, #0]
 801374c:	b903      	cbnz	r3, 8013750 <__sflush_r+0x7c>
 801374e:	6560      	str	r0, [r4, #84]	; 0x54
 8013750:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013752:	602f      	str	r7, [r5, #0]
 8013754:	2900      	cmp	r1, #0
 8013756:	d0ca      	beq.n	80136ee <__sflush_r+0x1a>
 8013758:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801375c:	4299      	cmp	r1, r3
 801375e:	d002      	beq.n	8013766 <__sflush_r+0x92>
 8013760:	4628      	mov	r0, r5
 8013762:	f000 fd97 	bl	8014294 <_free_r>
 8013766:	2000      	movs	r0, #0
 8013768:	6360      	str	r0, [r4, #52]	; 0x34
 801376a:	e7c1      	b.n	80136f0 <__sflush_r+0x1c>
 801376c:	6a21      	ldr	r1, [r4, #32]
 801376e:	2301      	movs	r3, #1
 8013770:	4628      	mov	r0, r5
 8013772:	47b0      	blx	r6
 8013774:	1c41      	adds	r1, r0, #1
 8013776:	d1c7      	bne.n	8013708 <__sflush_r+0x34>
 8013778:	682b      	ldr	r3, [r5, #0]
 801377a:	2b00      	cmp	r3, #0
 801377c:	d0c4      	beq.n	8013708 <__sflush_r+0x34>
 801377e:	2b1d      	cmp	r3, #29
 8013780:	d001      	beq.n	8013786 <__sflush_r+0xb2>
 8013782:	2b16      	cmp	r3, #22
 8013784:	d101      	bne.n	801378a <__sflush_r+0xb6>
 8013786:	602f      	str	r7, [r5, #0]
 8013788:	e7b1      	b.n	80136ee <__sflush_r+0x1a>
 801378a:	89a3      	ldrh	r3, [r4, #12]
 801378c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013790:	81a3      	strh	r3, [r4, #12]
 8013792:	e7ad      	b.n	80136f0 <__sflush_r+0x1c>
 8013794:	690f      	ldr	r7, [r1, #16]
 8013796:	2f00      	cmp	r7, #0
 8013798:	d0a9      	beq.n	80136ee <__sflush_r+0x1a>
 801379a:	0793      	lsls	r3, r2, #30
 801379c:	680e      	ldr	r6, [r1, #0]
 801379e:	bf08      	it	eq
 80137a0:	694b      	ldreq	r3, [r1, #20]
 80137a2:	600f      	str	r7, [r1, #0]
 80137a4:	bf18      	it	ne
 80137a6:	2300      	movne	r3, #0
 80137a8:	eba6 0807 	sub.w	r8, r6, r7
 80137ac:	608b      	str	r3, [r1, #8]
 80137ae:	f1b8 0f00 	cmp.w	r8, #0
 80137b2:	dd9c      	ble.n	80136ee <__sflush_r+0x1a>
 80137b4:	6a21      	ldr	r1, [r4, #32]
 80137b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80137b8:	4643      	mov	r3, r8
 80137ba:	463a      	mov	r2, r7
 80137bc:	4628      	mov	r0, r5
 80137be:	47b0      	blx	r6
 80137c0:	2800      	cmp	r0, #0
 80137c2:	dc06      	bgt.n	80137d2 <__sflush_r+0xfe>
 80137c4:	89a3      	ldrh	r3, [r4, #12]
 80137c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80137ca:	81a3      	strh	r3, [r4, #12]
 80137cc:	f04f 30ff 	mov.w	r0, #4294967295
 80137d0:	e78e      	b.n	80136f0 <__sflush_r+0x1c>
 80137d2:	4407      	add	r7, r0
 80137d4:	eba8 0800 	sub.w	r8, r8, r0
 80137d8:	e7e9      	b.n	80137ae <__sflush_r+0xda>
 80137da:	bf00      	nop
 80137dc:	20400001 	.word	0x20400001

080137e0 <_fflush_r>:
 80137e0:	b538      	push	{r3, r4, r5, lr}
 80137e2:	690b      	ldr	r3, [r1, #16]
 80137e4:	4605      	mov	r5, r0
 80137e6:	460c      	mov	r4, r1
 80137e8:	b913      	cbnz	r3, 80137f0 <_fflush_r+0x10>
 80137ea:	2500      	movs	r5, #0
 80137ec:	4628      	mov	r0, r5
 80137ee:	bd38      	pop	{r3, r4, r5, pc}
 80137f0:	b118      	cbz	r0, 80137fa <_fflush_r+0x1a>
 80137f2:	6983      	ldr	r3, [r0, #24]
 80137f4:	b90b      	cbnz	r3, 80137fa <_fflush_r+0x1a>
 80137f6:	f000 f887 	bl	8013908 <__sinit>
 80137fa:	4b14      	ldr	r3, [pc, #80]	; (801384c <_fflush_r+0x6c>)
 80137fc:	429c      	cmp	r4, r3
 80137fe:	d11b      	bne.n	8013838 <_fflush_r+0x58>
 8013800:	686c      	ldr	r4, [r5, #4]
 8013802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d0ef      	beq.n	80137ea <_fflush_r+0xa>
 801380a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801380c:	07d0      	lsls	r0, r2, #31
 801380e:	d404      	bmi.n	801381a <_fflush_r+0x3a>
 8013810:	0599      	lsls	r1, r3, #22
 8013812:	d402      	bmi.n	801381a <_fflush_r+0x3a>
 8013814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013816:	f000 f91a 	bl	8013a4e <__retarget_lock_acquire_recursive>
 801381a:	4628      	mov	r0, r5
 801381c:	4621      	mov	r1, r4
 801381e:	f7ff ff59 	bl	80136d4 <__sflush_r>
 8013822:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013824:	07da      	lsls	r2, r3, #31
 8013826:	4605      	mov	r5, r0
 8013828:	d4e0      	bmi.n	80137ec <_fflush_r+0xc>
 801382a:	89a3      	ldrh	r3, [r4, #12]
 801382c:	059b      	lsls	r3, r3, #22
 801382e:	d4dd      	bmi.n	80137ec <_fflush_r+0xc>
 8013830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013832:	f000 f90d 	bl	8013a50 <__retarget_lock_release_recursive>
 8013836:	e7d9      	b.n	80137ec <_fflush_r+0xc>
 8013838:	4b05      	ldr	r3, [pc, #20]	; (8013850 <_fflush_r+0x70>)
 801383a:	429c      	cmp	r4, r3
 801383c:	d101      	bne.n	8013842 <_fflush_r+0x62>
 801383e:	68ac      	ldr	r4, [r5, #8]
 8013840:	e7df      	b.n	8013802 <_fflush_r+0x22>
 8013842:	4b04      	ldr	r3, [pc, #16]	; (8013854 <_fflush_r+0x74>)
 8013844:	429c      	cmp	r4, r3
 8013846:	bf08      	it	eq
 8013848:	68ec      	ldreq	r4, [r5, #12]
 801384a:	e7da      	b.n	8013802 <_fflush_r+0x22>
 801384c:	0801d3c0 	.word	0x0801d3c0
 8013850:	0801d3e0 	.word	0x0801d3e0
 8013854:	0801d3a0 	.word	0x0801d3a0

08013858 <std>:
 8013858:	2300      	movs	r3, #0
 801385a:	b510      	push	{r4, lr}
 801385c:	4604      	mov	r4, r0
 801385e:	e9c0 3300 	strd	r3, r3, [r0]
 8013862:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013866:	6083      	str	r3, [r0, #8]
 8013868:	8181      	strh	r1, [r0, #12]
 801386a:	6643      	str	r3, [r0, #100]	; 0x64
 801386c:	81c2      	strh	r2, [r0, #14]
 801386e:	6183      	str	r3, [r0, #24]
 8013870:	4619      	mov	r1, r3
 8013872:	2208      	movs	r2, #8
 8013874:	305c      	adds	r0, #92	; 0x5c
 8013876:	f7fe f969 	bl	8011b4c <memset>
 801387a:	4b05      	ldr	r3, [pc, #20]	; (8013890 <std+0x38>)
 801387c:	6263      	str	r3, [r4, #36]	; 0x24
 801387e:	4b05      	ldr	r3, [pc, #20]	; (8013894 <std+0x3c>)
 8013880:	62a3      	str	r3, [r4, #40]	; 0x28
 8013882:	4b05      	ldr	r3, [pc, #20]	; (8013898 <std+0x40>)
 8013884:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013886:	4b05      	ldr	r3, [pc, #20]	; (801389c <std+0x44>)
 8013888:	6224      	str	r4, [r4, #32]
 801388a:	6323      	str	r3, [r4, #48]	; 0x30
 801388c:	bd10      	pop	{r4, pc}
 801388e:	bf00      	nop
 8013890:	08014811 	.word	0x08014811
 8013894:	08014833 	.word	0x08014833
 8013898:	0801486b 	.word	0x0801486b
 801389c:	0801488f 	.word	0x0801488f

080138a0 <_cleanup_r>:
 80138a0:	4901      	ldr	r1, [pc, #4]	; (80138a8 <_cleanup_r+0x8>)
 80138a2:	f000 b8af 	b.w	8013a04 <_fwalk_reent>
 80138a6:	bf00      	nop
 80138a8:	080137e1 	.word	0x080137e1

080138ac <__sfmoreglue>:
 80138ac:	b570      	push	{r4, r5, r6, lr}
 80138ae:	2268      	movs	r2, #104	; 0x68
 80138b0:	1e4d      	subs	r5, r1, #1
 80138b2:	4355      	muls	r5, r2
 80138b4:	460e      	mov	r6, r1
 80138b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80138ba:	f000 fd57 	bl	801436c <_malloc_r>
 80138be:	4604      	mov	r4, r0
 80138c0:	b140      	cbz	r0, 80138d4 <__sfmoreglue+0x28>
 80138c2:	2100      	movs	r1, #0
 80138c4:	e9c0 1600 	strd	r1, r6, [r0]
 80138c8:	300c      	adds	r0, #12
 80138ca:	60a0      	str	r0, [r4, #8]
 80138cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80138d0:	f7fe f93c 	bl	8011b4c <memset>
 80138d4:	4620      	mov	r0, r4
 80138d6:	bd70      	pop	{r4, r5, r6, pc}

080138d8 <__sfp_lock_acquire>:
 80138d8:	4801      	ldr	r0, [pc, #4]	; (80138e0 <__sfp_lock_acquire+0x8>)
 80138da:	f000 b8b8 	b.w	8013a4e <__retarget_lock_acquire_recursive>
 80138de:	bf00      	nop
 80138e0:	2400d249 	.word	0x2400d249

080138e4 <__sfp_lock_release>:
 80138e4:	4801      	ldr	r0, [pc, #4]	; (80138ec <__sfp_lock_release+0x8>)
 80138e6:	f000 b8b3 	b.w	8013a50 <__retarget_lock_release_recursive>
 80138ea:	bf00      	nop
 80138ec:	2400d249 	.word	0x2400d249

080138f0 <__sinit_lock_acquire>:
 80138f0:	4801      	ldr	r0, [pc, #4]	; (80138f8 <__sinit_lock_acquire+0x8>)
 80138f2:	f000 b8ac 	b.w	8013a4e <__retarget_lock_acquire_recursive>
 80138f6:	bf00      	nop
 80138f8:	2400d24a 	.word	0x2400d24a

080138fc <__sinit_lock_release>:
 80138fc:	4801      	ldr	r0, [pc, #4]	; (8013904 <__sinit_lock_release+0x8>)
 80138fe:	f000 b8a7 	b.w	8013a50 <__retarget_lock_release_recursive>
 8013902:	bf00      	nop
 8013904:	2400d24a 	.word	0x2400d24a

08013908 <__sinit>:
 8013908:	b510      	push	{r4, lr}
 801390a:	4604      	mov	r4, r0
 801390c:	f7ff fff0 	bl	80138f0 <__sinit_lock_acquire>
 8013910:	69a3      	ldr	r3, [r4, #24]
 8013912:	b11b      	cbz	r3, 801391c <__sinit+0x14>
 8013914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013918:	f7ff bff0 	b.w	80138fc <__sinit_lock_release>
 801391c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013920:	6523      	str	r3, [r4, #80]	; 0x50
 8013922:	4b13      	ldr	r3, [pc, #76]	; (8013970 <__sinit+0x68>)
 8013924:	4a13      	ldr	r2, [pc, #76]	; (8013974 <__sinit+0x6c>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	62a2      	str	r2, [r4, #40]	; 0x28
 801392a:	42a3      	cmp	r3, r4
 801392c:	bf04      	itt	eq
 801392e:	2301      	moveq	r3, #1
 8013930:	61a3      	streq	r3, [r4, #24]
 8013932:	4620      	mov	r0, r4
 8013934:	f000 f820 	bl	8013978 <__sfp>
 8013938:	6060      	str	r0, [r4, #4]
 801393a:	4620      	mov	r0, r4
 801393c:	f000 f81c 	bl	8013978 <__sfp>
 8013940:	60a0      	str	r0, [r4, #8]
 8013942:	4620      	mov	r0, r4
 8013944:	f000 f818 	bl	8013978 <__sfp>
 8013948:	2200      	movs	r2, #0
 801394a:	60e0      	str	r0, [r4, #12]
 801394c:	2104      	movs	r1, #4
 801394e:	6860      	ldr	r0, [r4, #4]
 8013950:	f7ff ff82 	bl	8013858 <std>
 8013954:	68a0      	ldr	r0, [r4, #8]
 8013956:	2201      	movs	r2, #1
 8013958:	2109      	movs	r1, #9
 801395a:	f7ff ff7d 	bl	8013858 <std>
 801395e:	68e0      	ldr	r0, [r4, #12]
 8013960:	2202      	movs	r2, #2
 8013962:	2112      	movs	r1, #18
 8013964:	f7ff ff78 	bl	8013858 <std>
 8013968:	2301      	movs	r3, #1
 801396a:	61a3      	str	r3, [r4, #24]
 801396c:	e7d2      	b.n	8013914 <__sinit+0xc>
 801396e:	bf00      	nop
 8013970:	0801d20c 	.word	0x0801d20c
 8013974:	080138a1 	.word	0x080138a1

08013978 <__sfp>:
 8013978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801397a:	4607      	mov	r7, r0
 801397c:	f7ff ffac 	bl	80138d8 <__sfp_lock_acquire>
 8013980:	4b1e      	ldr	r3, [pc, #120]	; (80139fc <__sfp+0x84>)
 8013982:	681e      	ldr	r6, [r3, #0]
 8013984:	69b3      	ldr	r3, [r6, #24]
 8013986:	b913      	cbnz	r3, 801398e <__sfp+0x16>
 8013988:	4630      	mov	r0, r6
 801398a:	f7ff ffbd 	bl	8013908 <__sinit>
 801398e:	3648      	adds	r6, #72	; 0x48
 8013990:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013994:	3b01      	subs	r3, #1
 8013996:	d503      	bpl.n	80139a0 <__sfp+0x28>
 8013998:	6833      	ldr	r3, [r6, #0]
 801399a:	b30b      	cbz	r3, 80139e0 <__sfp+0x68>
 801399c:	6836      	ldr	r6, [r6, #0]
 801399e:	e7f7      	b.n	8013990 <__sfp+0x18>
 80139a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80139a4:	b9d5      	cbnz	r5, 80139dc <__sfp+0x64>
 80139a6:	4b16      	ldr	r3, [pc, #88]	; (8013a00 <__sfp+0x88>)
 80139a8:	60e3      	str	r3, [r4, #12]
 80139aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80139ae:	6665      	str	r5, [r4, #100]	; 0x64
 80139b0:	f000 f84c 	bl	8013a4c <__retarget_lock_init_recursive>
 80139b4:	f7ff ff96 	bl	80138e4 <__sfp_lock_release>
 80139b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80139bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80139c0:	6025      	str	r5, [r4, #0]
 80139c2:	61a5      	str	r5, [r4, #24]
 80139c4:	2208      	movs	r2, #8
 80139c6:	4629      	mov	r1, r5
 80139c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80139cc:	f7fe f8be 	bl	8011b4c <memset>
 80139d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80139d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80139d8:	4620      	mov	r0, r4
 80139da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139dc:	3468      	adds	r4, #104	; 0x68
 80139de:	e7d9      	b.n	8013994 <__sfp+0x1c>
 80139e0:	2104      	movs	r1, #4
 80139e2:	4638      	mov	r0, r7
 80139e4:	f7ff ff62 	bl	80138ac <__sfmoreglue>
 80139e8:	4604      	mov	r4, r0
 80139ea:	6030      	str	r0, [r6, #0]
 80139ec:	2800      	cmp	r0, #0
 80139ee:	d1d5      	bne.n	801399c <__sfp+0x24>
 80139f0:	f7ff ff78 	bl	80138e4 <__sfp_lock_release>
 80139f4:	230c      	movs	r3, #12
 80139f6:	603b      	str	r3, [r7, #0]
 80139f8:	e7ee      	b.n	80139d8 <__sfp+0x60>
 80139fa:	bf00      	nop
 80139fc:	0801d20c 	.word	0x0801d20c
 8013a00:	ffff0001 	.word	0xffff0001

08013a04 <_fwalk_reent>:
 8013a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a08:	4606      	mov	r6, r0
 8013a0a:	4688      	mov	r8, r1
 8013a0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013a10:	2700      	movs	r7, #0
 8013a12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013a16:	f1b9 0901 	subs.w	r9, r9, #1
 8013a1a:	d505      	bpl.n	8013a28 <_fwalk_reent+0x24>
 8013a1c:	6824      	ldr	r4, [r4, #0]
 8013a1e:	2c00      	cmp	r4, #0
 8013a20:	d1f7      	bne.n	8013a12 <_fwalk_reent+0xe>
 8013a22:	4638      	mov	r0, r7
 8013a24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a28:	89ab      	ldrh	r3, [r5, #12]
 8013a2a:	2b01      	cmp	r3, #1
 8013a2c:	d907      	bls.n	8013a3e <_fwalk_reent+0x3a>
 8013a2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013a32:	3301      	adds	r3, #1
 8013a34:	d003      	beq.n	8013a3e <_fwalk_reent+0x3a>
 8013a36:	4629      	mov	r1, r5
 8013a38:	4630      	mov	r0, r6
 8013a3a:	47c0      	blx	r8
 8013a3c:	4307      	orrs	r7, r0
 8013a3e:	3568      	adds	r5, #104	; 0x68
 8013a40:	e7e9      	b.n	8013a16 <_fwalk_reent+0x12>
	...

08013a44 <_localeconv_r>:
 8013a44:	4800      	ldr	r0, [pc, #0]	; (8013a48 <_localeconv_r+0x4>)
 8013a46:	4770      	bx	lr
 8013a48:	240004a8 	.word	0x240004a8

08013a4c <__retarget_lock_init_recursive>:
 8013a4c:	4770      	bx	lr

08013a4e <__retarget_lock_acquire_recursive>:
 8013a4e:	4770      	bx	lr

08013a50 <__retarget_lock_release_recursive>:
 8013a50:	4770      	bx	lr

08013a52 <__swhatbuf_r>:
 8013a52:	b570      	push	{r4, r5, r6, lr}
 8013a54:	460e      	mov	r6, r1
 8013a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a5a:	2900      	cmp	r1, #0
 8013a5c:	b096      	sub	sp, #88	; 0x58
 8013a5e:	4614      	mov	r4, r2
 8013a60:	461d      	mov	r5, r3
 8013a62:	da08      	bge.n	8013a76 <__swhatbuf_r+0x24>
 8013a64:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013a68:	2200      	movs	r2, #0
 8013a6a:	602a      	str	r2, [r5, #0]
 8013a6c:	061a      	lsls	r2, r3, #24
 8013a6e:	d410      	bmi.n	8013a92 <__swhatbuf_r+0x40>
 8013a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013a74:	e00e      	b.n	8013a94 <__swhatbuf_r+0x42>
 8013a76:	466a      	mov	r2, sp
 8013a78:	f000 ff30 	bl	80148dc <_fstat_r>
 8013a7c:	2800      	cmp	r0, #0
 8013a7e:	dbf1      	blt.n	8013a64 <__swhatbuf_r+0x12>
 8013a80:	9a01      	ldr	r2, [sp, #4]
 8013a82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013a86:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013a8a:	425a      	negs	r2, r3
 8013a8c:	415a      	adcs	r2, r3
 8013a8e:	602a      	str	r2, [r5, #0]
 8013a90:	e7ee      	b.n	8013a70 <__swhatbuf_r+0x1e>
 8013a92:	2340      	movs	r3, #64	; 0x40
 8013a94:	2000      	movs	r0, #0
 8013a96:	6023      	str	r3, [r4, #0]
 8013a98:	b016      	add	sp, #88	; 0x58
 8013a9a:	bd70      	pop	{r4, r5, r6, pc}

08013a9c <__smakebuf_r>:
 8013a9c:	898b      	ldrh	r3, [r1, #12]
 8013a9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013aa0:	079d      	lsls	r5, r3, #30
 8013aa2:	4606      	mov	r6, r0
 8013aa4:	460c      	mov	r4, r1
 8013aa6:	d507      	bpl.n	8013ab8 <__smakebuf_r+0x1c>
 8013aa8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013aac:	6023      	str	r3, [r4, #0]
 8013aae:	6123      	str	r3, [r4, #16]
 8013ab0:	2301      	movs	r3, #1
 8013ab2:	6163      	str	r3, [r4, #20]
 8013ab4:	b002      	add	sp, #8
 8013ab6:	bd70      	pop	{r4, r5, r6, pc}
 8013ab8:	ab01      	add	r3, sp, #4
 8013aba:	466a      	mov	r2, sp
 8013abc:	f7ff ffc9 	bl	8013a52 <__swhatbuf_r>
 8013ac0:	9900      	ldr	r1, [sp, #0]
 8013ac2:	4605      	mov	r5, r0
 8013ac4:	4630      	mov	r0, r6
 8013ac6:	f000 fc51 	bl	801436c <_malloc_r>
 8013aca:	b948      	cbnz	r0, 8013ae0 <__smakebuf_r+0x44>
 8013acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ad0:	059a      	lsls	r2, r3, #22
 8013ad2:	d4ef      	bmi.n	8013ab4 <__smakebuf_r+0x18>
 8013ad4:	f023 0303 	bic.w	r3, r3, #3
 8013ad8:	f043 0302 	orr.w	r3, r3, #2
 8013adc:	81a3      	strh	r3, [r4, #12]
 8013ade:	e7e3      	b.n	8013aa8 <__smakebuf_r+0xc>
 8013ae0:	4b0d      	ldr	r3, [pc, #52]	; (8013b18 <__smakebuf_r+0x7c>)
 8013ae2:	62b3      	str	r3, [r6, #40]	; 0x28
 8013ae4:	89a3      	ldrh	r3, [r4, #12]
 8013ae6:	6020      	str	r0, [r4, #0]
 8013ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013aec:	81a3      	strh	r3, [r4, #12]
 8013aee:	9b00      	ldr	r3, [sp, #0]
 8013af0:	6163      	str	r3, [r4, #20]
 8013af2:	9b01      	ldr	r3, [sp, #4]
 8013af4:	6120      	str	r0, [r4, #16]
 8013af6:	b15b      	cbz	r3, 8013b10 <__smakebuf_r+0x74>
 8013af8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013afc:	4630      	mov	r0, r6
 8013afe:	f000 feff 	bl	8014900 <_isatty_r>
 8013b02:	b128      	cbz	r0, 8013b10 <__smakebuf_r+0x74>
 8013b04:	89a3      	ldrh	r3, [r4, #12]
 8013b06:	f023 0303 	bic.w	r3, r3, #3
 8013b0a:	f043 0301 	orr.w	r3, r3, #1
 8013b0e:	81a3      	strh	r3, [r4, #12]
 8013b10:	89a0      	ldrh	r0, [r4, #12]
 8013b12:	4305      	orrs	r5, r0
 8013b14:	81a5      	strh	r5, [r4, #12]
 8013b16:	e7cd      	b.n	8013ab4 <__smakebuf_r+0x18>
 8013b18:	080138a1 	.word	0x080138a1

08013b1c <malloc>:
 8013b1c:	4b02      	ldr	r3, [pc, #8]	; (8013b28 <malloc+0xc>)
 8013b1e:	4601      	mov	r1, r0
 8013b20:	6818      	ldr	r0, [r3, #0]
 8013b22:	f000 bc23 	b.w	801436c <_malloc_r>
 8013b26:	bf00      	nop
 8013b28:	24000354 	.word	0x24000354

08013b2c <memmove>:
 8013b2c:	4288      	cmp	r0, r1
 8013b2e:	b510      	push	{r4, lr}
 8013b30:	eb01 0402 	add.w	r4, r1, r2
 8013b34:	d902      	bls.n	8013b3c <memmove+0x10>
 8013b36:	4284      	cmp	r4, r0
 8013b38:	4623      	mov	r3, r4
 8013b3a:	d807      	bhi.n	8013b4c <memmove+0x20>
 8013b3c:	1e43      	subs	r3, r0, #1
 8013b3e:	42a1      	cmp	r1, r4
 8013b40:	d008      	beq.n	8013b54 <memmove+0x28>
 8013b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013b46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013b4a:	e7f8      	b.n	8013b3e <memmove+0x12>
 8013b4c:	4402      	add	r2, r0
 8013b4e:	4601      	mov	r1, r0
 8013b50:	428a      	cmp	r2, r1
 8013b52:	d100      	bne.n	8013b56 <memmove+0x2a>
 8013b54:	bd10      	pop	{r4, pc}
 8013b56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013b5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013b5e:	e7f7      	b.n	8013b50 <memmove+0x24>

08013b60 <_Balloc>:
 8013b60:	b570      	push	{r4, r5, r6, lr}
 8013b62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013b64:	4604      	mov	r4, r0
 8013b66:	460d      	mov	r5, r1
 8013b68:	b976      	cbnz	r6, 8013b88 <_Balloc+0x28>
 8013b6a:	2010      	movs	r0, #16
 8013b6c:	f7ff ffd6 	bl	8013b1c <malloc>
 8013b70:	4602      	mov	r2, r0
 8013b72:	6260      	str	r0, [r4, #36]	; 0x24
 8013b74:	b920      	cbnz	r0, 8013b80 <_Balloc+0x20>
 8013b76:	4b18      	ldr	r3, [pc, #96]	; (8013bd8 <_Balloc+0x78>)
 8013b78:	4818      	ldr	r0, [pc, #96]	; (8013bdc <_Balloc+0x7c>)
 8013b7a:	2166      	movs	r1, #102	; 0x66
 8013b7c:	f7fd ff7a 	bl	8011a74 <__assert_func>
 8013b80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013b84:	6006      	str	r6, [r0, #0]
 8013b86:	60c6      	str	r6, [r0, #12]
 8013b88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013b8a:	68f3      	ldr	r3, [r6, #12]
 8013b8c:	b183      	cbz	r3, 8013bb0 <_Balloc+0x50>
 8013b8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013b90:	68db      	ldr	r3, [r3, #12]
 8013b92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013b96:	b9b8      	cbnz	r0, 8013bc8 <_Balloc+0x68>
 8013b98:	2101      	movs	r1, #1
 8013b9a:	fa01 f605 	lsl.w	r6, r1, r5
 8013b9e:	1d72      	adds	r2, r6, #5
 8013ba0:	0092      	lsls	r2, r2, #2
 8013ba2:	4620      	mov	r0, r4
 8013ba4:	f000 fb60 	bl	8014268 <_calloc_r>
 8013ba8:	b160      	cbz	r0, 8013bc4 <_Balloc+0x64>
 8013baa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013bae:	e00e      	b.n	8013bce <_Balloc+0x6e>
 8013bb0:	2221      	movs	r2, #33	; 0x21
 8013bb2:	2104      	movs	r1, #4
 8013bb4:	4620      	mov	r0, r4
 8013bb6:	f000 fb57 	bl	8014268 <_calloc_r>
 8013bba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013bbc:	60f0      	str	r0, [r6, #12]
 8013bbe:	68db      	ldr	r3, [r3, #12]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d1e4      	bne.n	8013b8e <_Balloc+0x2e>
 8013bc4:	2000      	movs	r0, #0
 8013bc6:	bd70      	pop	{r4, r5, r6, pc}
 8013bc8:	6802      	ldr	r2, [r0, #0]
 8013bca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013bce:	2300      	movs	r3, #0
 8013bd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013bd4:	e7f7      	b.n	8013bc6 <_Balloc+0x66>
 8013bd6:	bf00      	nop
 8013bd8:	0801d255 	.word	0x0801d255
 8013bdc:	0801d400 	.word	0x0801d400

08013be0 <_Bfree>:
 8013be0:	b570      	push	{r4, r5, r6, lr}
 8013be2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013be4:	4605      	mov	r5, r0
 8013be6:	460c      	mov	r4, r1
 8013be8:	b976      	cbnz	r6, 8013c08 <_Bfree+0x28>
 8013bea:	2010      	movs	r0, #16
 8013bec:	f7ff ff96 	bl	8013b1c <malloc>
 8013bf0:	4602      	mov	r2, r0
 8013bf2:	6268      	str	r0, [r5, #36]	; 0x24
 8013bf4:	b920      	cbnz	r0, 8013c00 <_Bfree+0x20>
 8013bf6:	4b09      	ldr	r3, [pc, #36]	; (8013c1c <_Bfree+0x3c>)
 8013bf8:	4809      	ldr	r0, [pc, #36]	; (8013c20 <_Bfree+0x40>)
 8013bfa:	218a      	movs	r1, #138	; 0x8a
 8013bfc:	f7fd ff3a 	bl	8011a74 <__assert_func>
 8013c00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c04:	6006      	str	r6, [r0, #0]
 8013c06:	60c6      	str	r6, [r0, #12]
 8013c08:	b13c      	cbz	r4, 8013c1a <_Bfree+0x3a>
 8013c0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013c0c:	6862      	ldr	r2, [r4, #4]
 8013c0e:	68db      	ldr	r3, [r3, #12]
 8013c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013c14:	6021      	str	r1, [r4, #0]
 8013c16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013c1a:	bd70      	pop	{r4, r5, r6, pc}
 8013c1c:	0801d255 	.word	0x0801d255
 8013c20:	0801d400 	.word	0x0801d400

08013c24 <__multadd>:
 8013c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c28:	690d      	ldr	r5, [r1, #16]
 8013c2a:	4607      	mov	r7, r0
 8013c2c:	460c      	mov	r4, r1
 8013c2e:	461e      	mov	r6, r3
 8013c30:	f101 0c14 	add.w	ip, r1, #20
 8013c34:	2000      	movs	r0, #0
 8013c36:	f8dc 3000 	ldr.w	r3, [ip]
 8013c3a:	b299      	uxth	r1, r3
 8013c3c:	fb02 6101 	mla	r1, r2, r1, r6
 8013c40:	0c1e      	lsrs	r6, r3, #16
 8013c42:	0c0b      	lsrs	r3, r1, #16
 8013c44:	fb02 3306 	mla	r3, r2, r6, r3
 8013c48:	b289      	uxth	r1, r1
 8013c4a:	3001      	adds	r0, #1
 8013c4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013c50:	4285      	cmp	r5, r0
 8013c52:	f84c 1b04 	str.w	r1, [ip], #4
 8013c56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013c5a:	dcec      	bgt.n	8013c36 <__multadd+0x12>
 8013c5c:	b30e      	cbz	r6, 8013ca2 <__multadd+0x7e>
 8013c5e:	68a3      	ldr	r3, [r4, #8]
 8013c60:	42ab      	cmp	r3, r5
 8013c62:	dc19      	bgt.n	8013c98 <__multadd+0x74>
 8013c64:	6861      	ldr	r1, [r4, #4]
 8013c66:	4638      	mov	r0, r7
 8013c68:	3101      	adds	r1, #1
 8013c6a:	f7ff ff79 	bl	8013b60 <_Balloc>
 8013c6e:	4680      	mov	r8, r0
 8013c70:	b928      	cbnz	r0, 8013c7e <__multadd+0x5a>
 8013c72:	4602      	mov	r2, r0
 8013c74:	4b0c      	ldr	r3, [pc, #48]	; (8013ca8 <__multadd+0x84>)
 8013c76:	480d      	ldr	r0, [pc, #52]	; (8013cac <__multadd+0x88>)
 8013c78:	21b5      	movs	r1, #181	; 0xb5
 8013c7a:	f7fd fefb 	bl	8011a74 <__assert_func>
 8013c7e:	6922      	ldr	r2, [r4, #16]
 8013c80:	3202      	adds	r2, #2
 8013c82:	f104 010c 	add.w	r1, r4, #12
 8013c86:	0092      	lsls	r2, r2, #2
 8013c88:	300c      	adds	r0, #12
 8013c8a:	f7fd ff51 	bl	8011b30 <memcpy>
 8013c8e:	4621      	mov	r1, r4
 8013c90:	4638      	mov	r0, r7
 8013c92:	f7ff ffa5 	bl	8013be0 <_Bfree>
 8013c96:	4644      	mov	r4, r8
 8013c98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013c9c:	3501      	adds	r5, #1
 8013c9e:	615e      	str	r6, [r3, #20]
 8013ca0:	6125      	str	r5, [r4, #16]
 8013ca2:	4620      	mov	r0, r4
 8013ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ca8:	0801d38c 	.word	0x0801d38c
 8013cac:	0801d400 	.word	0x0801d400

08013cb0 <__hi0bits>:
 8013cb0:	0c03      	lsrs	r3, r0, #16
 8013cb2:	041b      	lsls	r3, r3, #16
 8013cb4:	b9d3      	cbnz	r3, 8013cec <__hi0bits+0x3c>
 8013cb6:	0400      	lsls	r0, r0, #16
 8013cb8:	2310      	movs	r3, #16
 8013cba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013cbe:	bf04      	itt	eq
 8013cc0:	0200      	lsleq	r0, r0, #8
 8013cc2:	3308      	addeq	r3, #8
 8013cc4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013cc8:	bf04      	itt	eq
 8013cca:	0100      	lsleq	r0, r0, #4
 8013ccc:	3304      	addeq	r3, #4
 8013cce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013cd2:	bf04      	itt	eq
 8013cd4:	0080      	lsleq	r0, r0, #2
 8013cd6:	3302      	addeq	r3, #2
 8013cd8:	2800      	cmp	r0, #0
 8013cda:	db05      	blt.n	8013ce8 <__hi0bits+0x38>
 8013cdc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013ce0:	f103 0301 	add.w	r3, r3, #1
 8013ce4:	bf08      	it	eq
 8013ce6:	2320      	moveq	r3, #32
 8013ce8:	4618      	mov	r0, r3
 8013cea:	4770      	bx	lr
 8013cec:	2300      	movs	r3, #0
 8013cee:	e7e4      	b.n	8013cba <__hi0bits+0xa>

08013cf0 <__lo0bits>:
 8013cf0:	6803      	ldr	r3, [r0, #0]
 8013cf2:	f013 0207 	ands.w	r2, r3, #7
 8013cf6:	4601      	mov	r1, r0
 8013cf8:	d00b      	beq.n	8013d12 <__lo0bits+0x22>
 8013cfa:	07da      	lsls	r2, r3, #31
 8013cfc:	d423      	bmi.n	8013d46 <__lo0bits+0x56>
 8013cfe:	0798      	lsls	r0, r3, #30
 8013d00:	bf49      	itett	mi
 8013d02:	085b      	lsrmi	r3, r3, #1
 8013d04:	089b      	lsrpl	r3, r3, #2
 8013d06:	2001      	movmi	r0, #1
 8013d08:	600b      	strmi	r3, [r1, #0]
 8013d0a:	bf5c      	itt	pl
 8013d0c:	600b      	strpl	r3, [r1, #0]
 8013d0e:	2002      	movpl	r0, #2
 8013d10:	4770      	bx	lr
 8013d12:	b298      	uxth	r0, r3
 8013d14:	b9a8      	cbnz	r0, 8013d42 <__lo0bits+0x52>
 8013d16:	0c1b      	lsrs	r3, r3, #16
 8013d18:	2010      	movs	r0, #16
 8013d1a:	b2da      	uxtb	r2, r3
 8013d1c:	b90a      	cbnz	r2, 8013d22 <__lo0bits+0x32>
 8013d1e:	3008      	adds	r0, #8
 8013d20:	0a1b      	lsrs	r3, r3, #8
 8013d22:	071a      	lsls	r2, r3, #28
 8013d24:	bf04      	itt	eq
 8013d26:	091b      	lsreq	r3, r3, #4
 8013d28:	3004      	addeq	r0, #4
 8013d2a:	079a      	lsls	r2, r3, #30
 8013d2c:	bf04      	itt	eq
 8013d2e:	089b      	lsreq	r3, r3, #2
 8013d30:	3002      	addeq	r0, #2
 8013d32:	07da      	lsls	r2, r3, #31
 8013d34:	d403      	bmi.n	8013d3e <__lo0bits+0x4e>
 8013d36:	085b      	lsrs	r3, r3, #1
 8013d38:	f100 0001 	add.w	r0, r0, #1
 8013d3c:	d005      	beq.n	8013d4a <__lo0bits+0x5a>
 8013d3e:	600b      	str	r3, [r1, #0]
 8013d40:	4770      	bx	lr
 8013d42:	4610      	mov	r0, r2
 8013d44:	e7e9      	b.n	8013d1a <__lo0bits+0x2a>
 8013d46:	2000      	movs	r0, #0
 8013d48:	4770      	bx	lr
 8013d4a:	2020      	movs	r0, #32
 8013d4c:	4770      	bx	lr
	...

08013d50 <__i2b>:
 8013d50:	b510      	push	{r4, lr}
 8013d52:	460c      	mov	r4, r1
 8013d54:	2101      	movs	r1, #1
 8013d56:	f7ff ff03 	bl	8013b60 <_Balloc>
 8013d5a:	4602      	mov	r2, r0
 8013d5c:	b928      	cbnz	r0, 8013d6a <__i2b+0x1a>
 8013d5e:	4b05      	ldr	r3, [pc, #20]	; (8013d74 <__i2b+0x24>)
 8013d60:	4805      	ldr	r0, [pc, #20]	; (8013d78 <__i2b+0x28>)
 8013d62:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013d66:	f7fd fe85 	bl	8011a74 <__assert_func>
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	6144      	str	r4, [r0, #20]
 8013d6e:	6103      	str	r3, [r0, #16]
 8013d70:	bd10      	pop	{r4, pc}
 8013d72:	bf00      	nop
 8013d74:	0801d38c 	.word	0x0801d38c
 8013d78:	0801d400 	.word	0x0801d400

08013d7c <__multiply>:
 8013d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d80:	4691      	mov	r9, r2
 8013d82:	690a      	ldr	r2, [r1, #16]
 8013d84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013d88:	429a      	cmp	r2, r3
 8013d8a:	bfb8      	it	lt
 8013d8c:	460b      	movlt	r3, r1
 8013d8e:	460c      	mov	r4, r1
 8013d90:	bfbc      	itt	lt
 8013d92:	464c      	movlt	r4, r9
 8013d94:	4699      	movlt	r9, r3
 8013d96:	6927      	ldr	r7, [r4, #16]
 8013d98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013d9c:	68a3      	ldr	r3, [r4, #8]
 8013d9e:	6861      	ldr	r1, [r4, #4]
 8013da0:	eb07 060a 	add.w	r6, r7, sl
 8013da4:	42b3      	cmp	r3, r6
 8013da6:	b085      	sub	sp, #20
 8013da8:	bfb8      	it	lt
 8013daa:	3101      	addlt	r1, #1
 8013dac:	f7ff fed8 	bl	8013b60 <_Balloc>
 8013db0:	b930      	cbnz	r0, 8013dc0 <__multiply+0x44>
 8013db2:	4602      	mov	r2, r0
 8013db4:	4b44      	ldr	r3, [pc, #272]	; (8013ec8 <__multiply+0x14c>)
 8013db6:	4845      	ldr	r0, [pc, #276]	; (8013ecc <__multiply+0x150>)
 8013db8:	f240 115d 	movw	r1, #349	; 0x15d
 8013dbc:	f7fd fe5a 	bl	8011a74 <__assert_func>
 8013dc0:	f100 0514 	add.w	r5, r0, #20
 8013dc4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013dc8:	462b      	mov	r3, r5
 8013dca:	2200      	movs	r2, #0
 8013dcc:	4543      	cmp	r3, r8
 8013dce:	d321      	bcc.n	8013e14 <__multiply+0x98>
 8013dd0:	f104 0314 	add.w	r3, r4, #20
 8013dd4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013dd8:	f109 0314 	add.w	r3, r9, #20
 8013ddc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013de0:	9202      	str	r2, [sp, #8]
 8013de2:	1b3a      	subs	r2, r7, r4
 8013de4:	3a15      	subs	r2, #21
 8013de6:	f022 0203 	bic.w	r2, r2, #3
 8013dea:	3204      	adds	r2, #4
 8013dec:	f104 0115 	add.w	r1, r4, #21
 8013df0:	428f      	cmp	r7, r1
 8013df2:	bf38      	it	cc
 8013df4:	2204      	movcc	r2, #4
 8013df6:	9201      	str	r2, [sp, #4]
 8013df8:	9a02      	ldr	r2, [sp, #8]
 8013dfa:	9303      	str	r3, [sp, #12]
 8013dfc:	429a      	cmp	r2, r3
 8013dfe:	d80c      	bhi.n	8013e1a <__multiply+0x9e>
 8013e00:	2e00      	cmp	r6, #0
 8013e02:	dd03      	ble.n	8013e0c <__multiply+0x90>
 8013e04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d05a      	beq.n	8013ec2 <__multiply+0x146>
 8013e0c:	6106      	str	r6, [r0, #16]
 8013e0e:	b005      	add	sp, #20
 8013e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e14:	f843 2b04 	str.w	r2, [r3], #4
 8013e18:	e7d8      	b.n	8013dcc <__multiply+0x50>
 8013e1a:	f8b3 a000 	ldrh.w	sl, [r3]
 8013e1e:	f1ba 0f00 	cmp.w	sl, #0
 8013e22:	d024      	beq.n	8013e6e <__multiply+0xf2>
 8013e24:	f104 0e14 	add.w	lr, r4, #20
 8013e28:	46a9      	mov	r9, r5
 8013e2a:	f04f 0c00 	mov.w	ip, #0
 8013e2e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013e32:	f8d9 1000 	ldr.w	r1, [r9]
 8013e36:	fa1f fb82 	uxth.w	fp, r2
 8013e3a:	b289      	uxth	r1, r1
 8013e3c:	fb0a 110b 	mla	r1, sl, fp, r1
 8013e40:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013e44:	f8d9 2000 	ldr.w	r2, [r9]
 8013e48:	4461      	add	r1, ip
 8013e4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013e4e:	fb0a c20b 	mla	r2, sl, fp, ip
 8013e52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013e56:	b289      	uxth	r1, r1
 8013e58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013e5c:	4577      	cmp	r7, lr
 8013e5e:	f849 1b04 	str.w	r1, [r9], #4
 8013e62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013e66:	d8e2      	bhi.n	8013e2e <__multiply+0xb2>
 8013e68:	9a01      	ldr	r2, [sp, #4]
 8013e6a:	f845 c002 	str.w	ip, [r5, r2]
 8013e6e:	9a03      	ldr	r2, [sp, #12]
 8013e70:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013e74:	3304      	adds	r3, #4
 8013e76:	f1b9 0f00 	cmp.w	r9, #0
 8013e7a:	d020      	beq.n	8013ebe <__multiply+0x142>
 8013e7c:	6829      	ldr	r1, [r5, #0]
 8013e7e:	f104 0c14 	add.w	ip, r4, #20
 8013e82:	46ae      	mov	lr, r5
 8013e84:	f04f 0a00 	mov.w	sl, #0
 8013e88:	f8bc b000 	ldrh.w	fp, [ip]
 8013e8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013e90:	fb09 220b 	mla	r2, r9, fp, r2
 8013e94:	4492      	add	sl, r2
 8013e96:	b289      	uxth	r1, r1
 8013e98:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013e9c:	f84e 1b04 	str.w	r1, [lr], #4
 8013ea0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013ea4:	f8be 1000 	ldrh.w	r1, [lr]
 8013ea8:	0c12      	lsrs	r2, r2, #16
 8013eaa:	fb09 1102 	mla	r1, r9, r2, r1
 8013eae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013eb2:	4567      	cmp	r7, ip
 8013eb4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013eb8:	d8e6      	bhi.n	8013e88 <__multiply+0x10c>
 8013eba:	9a01      	ldr	r2, [sp, #4]
 8013ebc:	50a9      	str	r1, [r5, r2]
 8013ebe:	3504      	adds	r5, #4
 8013ec0:	e79a      	b.n	8013df8 <__multiply+0x7c>
 8013ec2:	3e01      	subs	r6, #1
 8013ec4:	e79c      	b.n	8013e00 <__multiply+0x84>
 8013ec6:	bf00      	nop
 8013ec8:	0801d38c 	.word	0x0801d38c
 8013ecc:	0801d400 	.word	0x0801d400

08013ed0 <__pow5mult>:
 8013ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ed4:	4615      	mov	r5, r2
 8013ed6:	f012 0203 	ands.w	r2, r2, #3
 8013eda:	4606      	mov	r6, r0
 8013edc:	460f      	mov	r7, r1
 8013ede:	d007      	beq.n	8013ef0 <__pow5mult+0x20>
 8013ee0:	4c25      	ldr	r4, [pc, #148]	; (8013f78 <__pow5mult+0xa8>)
 8013ee2:	3a01      	subs	r2, #1
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013eea:	f7ff fe9b 	bl	8013c24 <__multadd>
 8013eee:	4607      	mov	r7, r0
 8013ef0:	10ad      	asrs	r5, r5, #2
 8013ef2:	d03d      	beq.n	8013f70 <__pow5mult+0xa0>
 8013ef4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013ef6:	b97c      	cbnz	r4, 8013f18 <__pow5mult+0x48>
 8013ef8:	2010      	movs	r0, #16
 8013efa:	f7ff fe0f 	bl	8013b1c <malloc>
 8013efe:	4602      	mov	r2, r0
 8013f00:	6270      	str	r0, [r6, #36]	; 0x24
 8013f02:	b928      	cbnz	r0, 8013f10 <__pow5mult+0x40>
 8013f04:	4b1d      	ldr	r3, [pc, #116]	; (8013f7c <__pow5mult+0xac>)
 8013f06:	481e      	ldr	r0, [pc, #120]	; (8013f80 <__pow5mult+0xb0>)
 8013f08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013f0c:	f7fd fdb2 	bl	8011a74 <__assert_func>
 8013f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013f14:	6004      	str	r4, [r0, #0]
 8013f16:	60c4      	str	r4, [r0, #12]
 8013f18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013f1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013f20:	b94c      	cbnz	r4, 8013f36 <__pow5mult+0x66>
 8013f22:	f240 2171 	movw	r1, #625	; 0x271
 8013f26:	4630      	mov	r0, r6
 8013f28:	f7ff ff12 	bl	8013d50 <__i2b>
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013f32:	4604      	mov	r4, r0
 8013f34:	6003      	str	r3, [r0, #0]
 8013f36:	f04f 0900 	mov.w	r9, #0
 8013f3a:	07eb      	lsls	r3, r5, #31
 8013f3c:	d50a      	bpl.n	8013f54 <__pow5mult+0x84>
 8013f3e:	4639      	mov	r1, r7
 8013f40:	4622      	mov	r2, r4
 8013f42:	4630      	mov	r0, r6
 8013f44:	f7ff ff1a 	bl	8013d7c <__multiply>
 8013f48:	4639      	mov	r1, r7
 8013f4a:	4680      	mov	r8, r0
 8013f4c:	4630      	mov	r0, r6
 8013f4e:	f7ff fe47 	bl	8013be0 <_Bfree>
 8013f52:	4647      	mov	r7, r8
 8013f54:	106d      	asrs	r5, r5, #1
 8013f56:	d00b      	beq.n	8013f70 <__pow5mult+0xa0>
 8013f58:	6820      	ldr	r0, [r4, #0]
 8013f5a:	b938      	cbnz	r0, 8013f6c <__pow5mult+0x9c>
 8013f5c:	4622      	mov	r2, r4
 8013f5e:	4621      	mov	r1, r4
 8013f60:	4630      	mov	r0, r6
 8013f62:	f7ff ff0b 	bl	8013d7c <__multiply>
 8013f66:	6020      	str	r0, [r4, #0]
 8013f68:	f8c0 9000 	str.w	r9, [r0]
 8013f6c:	4604      	mov	r4, r0
 8013f6e:	e7e4      	b.n	8013f3a <__pow5mult+0x6a>
 8013f70:	4638      	mov	r0, r7
 8013f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f76:	bf00      	nop
 8013f78:	0801d550 	.word	0x0801d550
 8013f7c:	0801d255 	.word	0x0801d255
 8013f80:	0801d400 	.word	0x0801d400

08013f84 <__lshift>:
 8013f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f88:	460c      	mov	r4, r1
 8013f8a:	6849      	ldr	r1, [r1, #4]
 8013f8c:	6923      	ldr	r3, [r4, #16]
 8013f8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013f92:	68a3      	ldr	r3, [r4, #8]
 8013f94:	4607      	mov	r7, r0
 8013f96:	4691      	mov	r9, r2
 8013f98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013f9c:	f108 0601 	add.w	r6, r8, #1
 8013fa0:	42b3      	cmp	r3, r6
 8013fa2:	db0b      	blt.n	8013fbc <__lshift+0x38>
 8013fa4:	4638      	mov	r0, r7
 8013fa6:	f7ff fddb 	bl	8013b60 <_Balloc>
 8013faa:	4605      	mov	r5, r0
 8013fac:	b948      	cbnz	r0, 8013fc2 <__lshift+0x3e>
 8013fae:	4602      	mov	r2, r0
 8013fb0:	4b2a      	ldr	r3, [pc, #168]	; (801405c <__lshift+0xd8>)
 8013fb2:	482b      	ldr	r0, [pc, #172]	; (8014060 <__lshift+0xdc>)
 8013fb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013fb8:	f7fd fd5c 	bl	8011a74 <__assert_func>
 8013fbc:	3101      	adds	r1, #1
 8013fbe:	005b      	lsls	r3, r3, #1
 8013fc0:	e7ee      	b.n	8013fa0 <__lshift+0x1c>
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	f100 0114 	add.w	r1, r0, #20
 8013fc8:	f100 0210 	add.w	r2, r0, #16
 8013fcc:	4618      	mov	r0, r3
 8013fce:	4553      	cmp	r3, sl
 8013fd0:	db37      	blt.n	8014042 <__lshift+0xbe>
 8013fd2:	6920      	ldr	r0, [r4, #16]
 8013fd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013fd8:	f104 0314 	add.w	r3, r4, #20
 8013fdc:	f019 091f 	ands.w	r9, r9, #31
 8013fe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013fe4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013fe8:	d02f      	beq.n	801404a <__lshift+0xc6>
 8013fea:	f1c9 0e20 	rsb	lr, r9, #32
 8013fee:	468a      	mov	sl, r1
 8013ff0:	f04f 0c00 	mov.w	ip, #0
 8013ff4:	681a      	ldr	r2, [r3, #0]
 8013ff6:	fa02 f209 	lsl.w	r2, r2, r9
 8013ffa:	ea42 020c 	orr.w	r2, r2, ip
 8013ffe:	f84a 2b04 	str.w	r2, [sl], #4
 8014002:	f853 2b04 	ldr.w	r2, [r3], #4
 8014006:	4298      	cmp	r0, r3
 8014008:	fa22 fc0e 	lsr.w	ip, r2, lr
 801400c:	d8f2      	bhi.n	8013ff4 <__lshift+0x70>
 801400e:	1b03      	subs	r3, r0, r4
 8014010:	3b15      	subs	r3, #21
 8014012:	f023 0303 	bic.w	r3, r3, #3
 8014016:	3304      	adds	r3, #4
 8014018:	f104 0215 	add.w	r2, r4, #21
 801401c:	4290      	cmp	r0, r2
 801401e:	bf38      	it	cc
 8014020:	2304      	movcc	r3, #4
 8014022:	f841 c003 	str.w	ip, [r1, r3]
 8014026:	f1bc 0f00 	cmp.w	ip, #0
 801402a:	d001      	beq.n	8014030 <__lshift+0xac>
 801402c:	f108 0602 	add.w	r6, r8, #2
 8014030:	3e01      	subs	r6, #1
 8014032:	4638      	mov	r0, r7
 8014034:	612e      	str	r6, [r5, #16]
 8014036:	4621      	mov	r1, r4
 8014038:	f7ff fdd2 	bl	8013be0 <_Bfree>
 801403c:	4628      	mov	r0, r5
 801403e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014042:	f842 0f04 	str.w	r0, [r2, #4]!
 8014046:	3301      	adds	r3, #1
 8014048:	e7c1      	b.n	8013fce <__lshift+0x4a>
 801404a:	3904      	subs	r1, #4
 801404c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014050:	f841 2f04 	str.w	r2, [r1, #4]!
 8014054:	4298      	cmp	r0, r3
 8014056:	d8f9      	bhi.n	801404c <__lshift+0xc8>
 8014058:	e7ea      	b.n	8014030 <__lshift+0xac>
 801405a:	bf00      	nop
 801405c:	0801d38c 	.word	0x0801d38c
 8014060:	0801d400 	.word	0x0801d400

08014064 <__mcmp>:
 8014064:	b530      	push	{r4, r5, lr}
 8014066:	6902      	ldr	r2, [r0, #16]
 8014068:	690c      	ldr	r4, [r1, #16]
 801406a:	1b12      	subs	r2, r2, r4
 801406c:	d10e      	bne.n	801408c <__mcmp+0x28>
 801406e:	f100 0314 	add.w	r3, r0, #20
 8014072:	3114      	adds	r1, #20
 8014074:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014078:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801407c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014080:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014084:	42a5      	cmp	r5, r4
 8014086:	d003      	beq.n	8014090 <__mcmp+0x2c>
 8014088:	d305      	bcc.n	8014096 <__mcmp+0x32>
 801408a:	2201      	movs	r2, #1
 801408c:	4610      	mov	r0, r2
 801408e:	bd30      	pop	{r4, r5, pc}
 8014090:	4283      	cmp	r3, r0
 8014092:	d3f3      	bcc.n	801407c <__mcmp+0x18>
 8014094:	e7fa      	b.n	801408c <__mcmp+0x28>
 8014096:	f04f 32ff 	mov.w	r2, #4294967295
 801409a:	e7f7      	b.n	801408c <__mcmp+0x28>

0801409c <__mdiff>:
 801409c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140a0:	460c      	mov	r4, r1
 80140a2:	4606      	mov	r6, r0
 80140a4:	4611      	mov	r1, r2
 80140a6:	4620      	mov	r0, r4
 80140a8:	4690      	mov	r8, r2
 80140aa:	f7ff ffdb 	bl	8014064 <__mcmp>
 80140ae:	1e05      	subs	r5, r0, #0
 80140b0:	d110      	bne.n	80140d4 <__mdiff+0x38>
 80140b2:	4629      	mov	r1, r5
 80140b4:	4630      	mov	r0, r6
 80140b6:	f7ff fd53 	bl	8013b60 <_Balloc>
 80140ba:	b930      	cbnz	r0, 80140ca <__mdiff+0x2e>
 80140bc:	4b3a      	ldr	r3, [pc, #232]	; (80141a8 <__mdiff+0x10c>)
 80140be:	4602      	mov	r2, r0
 80140c0:	f240 2132 	movw	r1, #562	; 0x232
 80140c4:	4839      	ldr	r0, [pc, #228]	; (80141ac <__mdiff+0x110>)
 80140c6:	f7fd fcd5 	bl	8011a74 <__assert_func>
 80140ca:	2301      	movs	r3, #1
 80140cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80140d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140d4:	bfa4      	itt	ge
 80140d6:	4643      	movge	r3, r8
 80140d8:	46a0      	movge	r8, r4
 80140da:	4630      	mov	r0, r6
 80140dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80140e0:	bfa6      	itte	ge
 80140e2:	461c      	movge	r4, r3
 80140e4:	2500      	movge	r5, #0
 80140e6:	2501      	movlt	r5, #1
 80140e8:	f7ff fd3a 	bl	8013b60 <_Balloc>
 80140ec:	b920      	cbnz	r0, 80140f8 <__mdiff+0x5c>
 80140ee:	4b2e      	ldr	r3, [pc, #184]	; (80141a8 <__mdiff+0x10c>)
 80140f0:	4602      	mov	r2, r0
 80140f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80140f6:	e7e5      	b.n	80140c4 <__mdiff+0x28>
 80140f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80140fc:	6926      	ldr	r6, [r4, #16]
 80140fe:	60c5      	str	r5, [r0, #12]
 8014100:	f104 0914 	add.w	r9, r4, #20
 8014104:	f108 0514 	add.w	r5, r8, #20
 8014108:	f100 0e14 	add.w	lr, r0, #20
 801410c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8014110:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8014114:	f108 0210 	add.w	r2, r8, #16
 8014118:	46f2      	mov	sl, lr
 801411a:	2100      	movs	r1, #0
 801411c:	f859 3b04 	ldr.w	r3, [r9], #4
 8014120:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014124:	fa1f f883 	uxth.w	r8, r3
 8014128:	fa11 f18b 	uxtah	r1, r1, fp
 801412c:	0c1b      	lsrs	r3, r3, #16
 801412e:	eba1 0808 	sub.w	r8, r1, r8
 8014132:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014136:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801413a:	fa1f f888 	uxth.w	r8, r8
 801413e:	1419      	asrs	r1, r3, #16
 8014140:	454e      	cmp	r6, r9
 8014142:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014146:	f84a 3b04 	str.w	r3, [sl], #4
 801414a:	d8e7      	bhi.n	801411c <__mdiff+0x80>
 801414c:	1b33      	subs	r3, r6, r4
 801414e:	3b15      	subs	r3, #21
 8014150:	f023 0303 	bic.w	r3, r3, #3
 8014154:	3304      	adds	r3, #4
 8014156:	3415      	adds	r4, #21
 8014158:	42a6      	cmp	r6, r4
 801415a:	bf38      	it	cc
 801415c:	2304      	movcc	r3, #4
 801415e:	441d      	add	r5, r3
 8014160:	4473      	add	r3, lr
 8014162:	469e      	mov	lr, r3
 8014164:	462e      	mov	r6, r5
 8014166:	4566      	cmp	r6, ip
 8014168:	d30e      	bcc.n	8014188 <__mdiff+0xec>
 801416a:	f10c 0203 	add.w	r2, ip, #3
 801416e:	1b52      	subs	r2, r2, r5
 8014170:	f022 0203 	bic.w	r2, r2, #3
 8014174:	3d03      	subs	r5, #3
 8014176:	45ac      	cmp	ip, r5
 8014178:	bf38      	it	cc
 801417a:	2200      	movcc	r2, #0
 801417c:	441a      	add	r2, r3
 801417e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8014182:	b17b      	cbz	r3, 80141a4 <__mdiff+0x108>
 8014184:	6107      	str	r7, [r0, #16]
 8014186:	e7a3      	b.n	80140d0 <__mdiff+0x34>
 8014188:	f856 8b04 	ldr.w	r8, [r6], #4
 801418c:	fa11 f288 	uxtah	r2, r1, r8
 8014190:	1414      	asrs	r4, r2, #16
 8014192:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8014196:	b292      	uxth	r2, r2
 8014198:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801419c:	f84e 2b04 	str.w	r2, [lr], #4
 80141a0:	1421      	asrs	r1, r4, #16
 80141a2:	e7e0      	b.n	8014166 <__mdiff+0xca>
 80141a4:	3f01      	subs	r7, #1
 80141a6:	e7ea      	b.n	801417e <__mdiff+0xe2>
 80141a8:	0801d38c 	.word	0x0801d38c
 80141ac:	0801d400 	.word	0x0801d400

080141b0 <__d2b>:
 80141b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80141b4:	4689      	mov	r9, r1
 80141b6:	2101      	movs	r1, #1
 80141b8:	ec57 6b10 	vmov	r6, r7, d0
 80141bc:	4690      	mov	r8, r2
 80141be:	f7ff fccf 	bl	8013b60 <_Balloc>
 80141c2:	4604      	mov	r4, r0
 80141c4:	b930      	cbnz	r0, 80141d4 <__d2b+0x24>
 80141c6:	4602      	mov	r2, r0
 80141c8:	4b25      	ldr	r3, [pc, #148]	; (8014260 <__d2b+0xb0>)
 80141ca:	4826      	ldr	r0, [pc, #152]	; (8014264 <__d2b+0xb4>)
 80141cc:	f240 310a 	movw	r1, #778	; 0x30a
 80141d0:	f7fd fc50 	bl	8011a74 <__assert_func>
 80141d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80141d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80141dc:	bb35      	cbnz	r5, 801422c <__d2b+0x7c>
 80141de:	2e00      	cmp	r6, #0
 80141e0:	9301      	str	r3, [sp, #4]
 80141e2:	d028      	beq.n	8014236 <__d2b+0x86>
 80141e4:	4668      	mov	r0, sp
 80141e6:	9600      	str	r6, [sp, #0]
 80141e8:	f7ff fd82 	bl	8013cf0 <__lo0bits>
 80141ec:	9900      	ldr	r1, [sp, #0]
 80141ee:	b300      	cbz	r0, 8014232 <__d2b+0x82>
 80141f0:	9a01      	ldr	r2, [sp, #4]
 80141f2:	f1c0 0320 	rsb	r3, r0, #32
 80141f6:	fa02 f303 	lsl.w	r3, r2, r3
 80141fa:	430b      	orrs	r3, r1
 80141fc:	40c2      	lsrs	r2, r0
 80141fe:	6163      	str	r3, [r4, #20]
 8014200:	9201      	str	r2, [sp, #4]
 8014202:	9b01      	ldr	r3, [sp, #4]
 8014204:	61a3      	str	r3, [r4, #24]
 8014206:	2b00      	cmp	r3, #0
 8014208:	bf14      	ite	ne
 801420a:	2202      	movne	r2, #2
 801420c:	2201      	moveq	r2, #1
 801420e:	6122      	str	r2, [r4, #16]
 8014210:	b1d5      	cbz	r5, 8014248 <__d2b+0x98>
 8014212:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014216:	4405      	add	r5, r0
 8014218:	f8c9 5000 	str.w	r5, [r9]
 801421c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014220:	f8c8 0000 	str.w	r0, [r8]
 8014224:	4620      	mov	r0, r4
 8014226:	b003      	add	sp, #12
 8014228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801422c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014230:	e7d5      	b.n	80141de <__d2b+0x2e>
 8014232:	6161      	str	r1, [r4, #20]
 8014234:	e7e5      	b.n	8014202 <__d2b+0x52>
 8014236:	a801      	add	r0, sp, #4
 8014238:	f7ff fd5a 	bl	8013cf0 <__lo0bits>
 801423c:	9b01      	ldr	r3, [sp, #4]
 801423e:	6163      	str	r3, [r4, #20]
 8014240:	2201      	movs	r2, #1
 8014242:	6122      	str	r2, [r4, #16]
 8014244:	3020      	adds	r0, #32
 8014246:	e7e3      	b.n	8014210 <__d2b+0x60>
 8014248:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801424c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014250:	f8c9 0000 	str.w	r0, [r9]
 8014254:	6918      	ldr	r0, [r3, #16]
 8014256:	f7ff fd2b 	bl	8013cb0 <__hi0bits>
 801425a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801425e:	e7df      	b.n	8014220 <__d2b+0x70>
 8014260:	0801d38c 	.word	0x0801d38c
 8014264:	0801d400 	.word	0x0801d400

08014268 <_calloc_r>:
 8014268:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801426a:	fba1 2402 	umull	r2, r4, r1, r2
 801426e:	b94c      	cbnz	r4, 8014284 <_calloc_r+0x1c>
 8014270:	4611      	mov	r1, r2
 8014272:	9201      	str	r2, [sp, #4]
 8014274:	f000 f87a 	bl	801436c <_malloc_r>
 8014278:	9a01      	ldr	r2, [sp, #4]
 801427a:	4605      	mov	r5, r0
 801427c:	b930      	cbnz	r0, 801428c <_calloc_r+0x24>
 801427e:	4628      	mov	r0, r5
 8014280:	b003      	add	sp, #12
 8014282:	bd30      	pop	{r4, r5, pc}
 8014284:	220c      	movs	r2, #12
 8014286:	6002      	str	r2, [r0, #0]
 8014288:	2500      	movs	r5, #0
 801428a:	e7f8      	b.n	801427e <_calloc_r+0x16>
 801428c:	4621      	mov	r1, r4
 801428e:	f7fd fc5d 	bl	8011b4c <memset>
 8014292:	e7f4      	b.n	801427e <_calloc_r+0x16>

08014294 <_free_r>:
 8014294:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014296:	2900      	cmp	r1, #0
 8014298:	d044      	beq.n	8014324 <_free_r+0x90>
 801429a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801429e:	9001      	str	r0, [sp, #4]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	f1a1 0404 	sub.w	r4, r1, #4
 80142a6:	bfb8      	it	lt
 80142a8:	18e4      	addlt	r4, r4, r3
 80142aa:	f000 fb5d 	bl	8014968 <__malloc_lock>
 80142ae:	4a1e      	ldr	r2, [pc, #120]	; (8014328 <_free_r+0x94>)
 80142b0:	9801      	ldr	r0, [sp, #4]
 80142b2:	6813      	ldr	r3, [r2, #0]
 80142b4:	b933      	cbnz	r3, 80142c4 <_free_r+0x30>
 80142b6:	6063      	str	r3, [r4, #4]
 80142b8:	6014      	str	r4, [r2, #0]
 80142ba:	b003      	add	sp, #12
 80142bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80142c0:	f000 bb58 	b.w	8014974 <__malloc_unlock>
 80142c4:	42a3      	cmp	r3, r4
 80142c6:	d908      	bls.n	80142da <_free_r+0x46>
 80142c8:	6825      	ldr	r5, [r4, #0]
 80142ca:	1961      	adds	r1, r4, r5
 80142cc:	428b      	cmp	r3, r1
 80142ce:	bf01      	itttt	eq
 80142d0:	6819      	ldreq	r1, [r3, #0]
 80142d2:	685b      	ldreq	r3, [r3, #4]
 80142d4:	1949      	addeq	r1, r1, r5
 80142d6:	6021      	streq	r1, [r4, #0]
 80142d8:	e7ed      	b.n	80142b6 <_free_r+0x22>
 80142da:	461a      	mov	r2, r3
 80142dc:	685b      	ldr	r3, [r3, #4]
 80142de:	b10b      	cbz	r3, 80142e4 <_free_r+0x50>
 80142e0:	42a3      	cmp	r3, r4
 80142e2:	d9fa      	bls.n	80142da <_free_r+0x46>
 80142e4:	6811      	ldr	r1, [r2, #0]
 80142e6:	1855      	adds	r5, r2, r1
 80142e8:	42a5      	cmp	r5, r4
 80142ea:	d10b      	bne.n	8014304 <_free_r+0x70>
 80142ec:	6824      	ldr	r4, [r4, #0]
 80142ee:	4421      	add	r1, r4
 80142f0:	1854      	adds	r4, r2, r1
 80142f2:	42a3      	cmp	r3, r4
 80142f4:	6011      	str	r1, [r2, #0]
 80142f6:	d1e0      	bne.n	80142ba <_free_r+0x26>
 80142f8:	681c      	ldr	r4, [r3, #0]
 80142fa:	685b      	ldr	r3, [r3, #4]
 80142fc:	6053      	str	r3, [r2, #4]
 80142fe:	4421      	add	r1, r4
 8014300:	6011      	str	r1, [r2, #0]
 8014302:	e7da      	b.n	80142ba <_free_r+0x26>
 8014304:	d902      	bls.n	801430c <_free_r+0x78>
 8014306:	230c      	movs	r3, #12
 8014308:	6003      	str	r3, [r0, #0]
 801430a:	e7d6      	b.n	80142ba <_free_r+0x26>
 801430c:	6825      	ldr	r5, [r4, #0]
 801430e:	1961      	adds	r1, r4, r5
 8014310:	428b      	cmp	r3, r1
 8014312:	bf04      	itt	eq
 8014314:	6819      	ldreq	r1, [r3, #0]
 8014316:	685b      	ldreq	r3, [r3, #4]
 8014318:	6063      	str	r3, [r4, #4]
 801431a:	bf04      	itt	eq
 801431c:	1949      	addeq	r1, r1, r5
 801431e:	6021      	streq	r1, [r4, #0]
 8014320:	6054      	str	r4, [r2, #4]
 8014322:	e7ca      	b.n	80142ba <_free_r+0x26>
 8014324:	b003      	add	sp, #12
 8014326:	bd30      	pop	{r4, r5, pc}
 8014328:	2400d24c 	.word	0x2400d24c

0801432c <sbrk_aligned>:
 801432c:	b570      	push	{r4, r5, r6, lr}
 801432e:	4e0e      	ldr	r6, [pc, #56]	; (8014368 <sbrk_aligned+0x3c>)
 8014330:	460c      	mov	r4, r1
 8014332:	6831      	ldr	r1, [r6, #0]
 8014334:	4605      	mov	r5, r0
 8014336:	b911      	cbnz	r1, 801433e <sbrk_aligned+0x12>
 8014338:	f000 fa16 	bl	8014768 <_sbrk_r>
 801433c:	6030      	str	r0, [r6, #0]
 801433e:	4621      	mov	r1, r4
 8014340:	4628      	mov	r0, r5
 8014342:	f000 fa11 	bl	8014768 <_sbrk_r>
 8014346:	1c43      	adds	r3, r0, #1
 8014348:	d00a      	beq.n	8014360 <sbrk_aligned+0x34>
 801434a:	1cc4      	adds	r4, r0, #3
 801434c:	f024 0403 	bic.w	r4, r4, #3
 8014350:	42a0      	cmp	r0, r4
 8014352:	d007      	beq.n	8014364 <sbrk_aligned+0x38>
 8014354:	1a21      	subs	r1, r4, r0
 8014356:	4628      	mov	r0, r5
 8014358:	f000 fa06 	bl	8014768 <_sbrk_r>
 801435c:	3001      	adds	r0, #1
 801435e:	d101      	bne.n	8014364 <sbrk_aligned+0x38>
 8014360:	f04f 34ff 	mov.w	r4, #4294967295
 8014364:	4620      	mov	r0, r4
 8014366:	bd70      	pop	{r4, r5, r6, pc}
 8014368:	2400d250 	.word	0x2400d250

0801436c <_malloc_r>:
 801436c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014370:	1ccd      	adds	r5, r1, #3
 8014372:	f025 0503 	bic.w	r5, r5, #3
 8014376:	3508      	adds	r5, #8
 8014378:	2d0c      	cmp	r5, #12
 801437a:	bf38      	it	cc
 801437c:	250c      	movcc	r5, #12
 801437e:	2d00      	cmp	r5, #0
 8014380:	4607      	mov	r7, r0
 8014382:	db01      	blt.n	8014388 <_malloc_r+0x1c>
 8014384:	42a9      	cmp	r1, r5
 8014386:	d905      	bls.n	8014394 <_malloc_r+0x28>
 8014388:	230c      	movs	r3, #12
 801438a:	603b      	str	r3, [r7, #0]
 801438c:	2600      	movs	r6, #0
 801438e:	4630      	mov	r0, r6
 8014390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014394:	4e2e      	ldr	r6, [pc, #184]	; (8014450 <_malloc_r+0xe4>)
 8014396:	f000 fae7 	bl	8014968 <__malloc_lock>
 801439a:	6833      	ldr	r3, [r6, #0]
 801439c:	461c      	mov	r4, r3
 801439e:	bb34      	cbnz	r4, 80143ee <_malloc_r+0x82>
 80143a0:	4629      	mov	r1, r5
 80143a2:	4638      	mov	r0, r7
 80143a4:	f7ff ffc2 	bl	801432c <sbrk_aligned>
 80143a8:	1c43      	adds	r3, r0, #1
 80143aa:	4604      	mov	r4, r0
 80143ac:	d14d      	bne.n	801444a <_malloc_r+0xde>
 80143ae:	6834      	ldr	r4, [r6, #0]
 80143b0:	4626      	mov	r6, r4
 80143b2:	2e00      	cmp	r6, #0
 80143b4:	d140      	bne.n	8014438 <_malloc_r+0xcc>
 80143b6:	6823      	ldr	r3, [r4, #0]
 80143b8:	4631      	mov	r1, r6
 80143ba:	4638      	mov	r0, r7
 80143bc:	eb04 0803 	add.w	r8, r4, r3
 80143c0:	f000 f9d2 	bl	8014768 <_sbrk_r>
 80143c4:	4580      	cmp	r8, r0
 80143c6:	d13a      	bne.n	801443e <_malloc_r+0xd2>
 80143c8:	6821      	ldr	r1, [r4, #0]
 80143ca:	3503      	adds	r5, #3
 80143cc:	1a6d      	subs	r5, r5, r1
 80143ce:	f025 0503 	bic.w	r5, r5, #3
 80143d2:	3508      	adds	r5, #8
 80143d4:	2d0c      	cmp	r5, #12
 80143d6:	bf38      	it	cc
 80143d8:	250c      	movcc	r5, #12
 80143da:	4629      	mov	r1, r5
 80143dc:	4638      	mov	r0, r7
 80143de:	f7ff ffa5 	bl	801432c <sbrk_aligned>
 80143e2:	3001      	adds	r0, #1
 80143e4:	d02b      	beq.n	801443e <_malloc_r+0xd2>
 80143e6:	6823      	ldr	r3, [r4, #0]
 80143e8:	442b      	add	r3, r5
 80143ea:	6023      	str	r3, [r4, #0]
 80143ec:	e00e      	b.n	801440c <_malloc_r+0xa0>
 80143ee:	6822      	ldr	r2, [r4, #0]
 80143f0:	1b52      	subs	r2, r2, r5
 80143f2:	d41e      	bmi.n	8014432 <_malloc_r+0xc6>
 80143f4:	2a0b      	cmp	r2, #11
 80143f6:	d916      	bls.n	8014426 <_malloc_r+0xba>
 80143f8:	1961      	adds	r1, r4, r5
 80143fa:	42a3      	cmp	r3, r4
 80143fc:	6025      	str	r5, [r4, #0]
 80143fe:	bf18      	it	ne
 8014400:	6059      	strne	r1, [r3, #4]
 8014402:	6863      	ldr	r3, [r4, #4]
 8014404:	bf08      	it	eq
 8014406:	6031      	streq	r1, [r6, #0]
 8014408:	5162      	str	r2, [r4, r5]
 801440a:	604b      	str	r3, [r1, #4]
 801440c:	4638      	mov	r0, r7
 801440e:	f104 060b 	add.w	r6, r4, #11
 8014412:	f000 faaf 	bl	8014974 <__malloc_unlock>
 8014416:	f026 0607 	bic.w	r6, r6, #7
 801441a:	1d23      	adds	r3, r4, #4
 801441c:	1af2      	subs	r2, r6, r3
 801441e:	d0b6      	beq.n	801438e <_malloc_r+0x22>
 8014420:	1b9b      	subs	r3, r3, r6
 8014422:	50a3      	str	r3, [r4, r2]
 8014424:	e7b3      	b.n	801438e <_malloc_r+0x22>
 8014426:	6862      	ldr	r2, [r4, #4]
 8014428:	42a3      	cmp	r3, r4
 801442a:	bf0c      	ite	eq
 801442c:	6032      	streq	r2, [r6, #0]
 801442e:	605a      	strne	r2, [r3, #4]
 8014430:	e7ec      	b.n	801440c <_malloc_r+0xa0>
 8014432:	4623      	mov	r3, r4
 8014434:	6864      	ldr	r4, [r4, #4]
 8014436:	e7b2      	b.n	801439e <_malloc_r+0x32>
 8014438:	4634      	mov	r4, r6
 801443a:	6876      	ldr	r6, [r6, #4]
 801443c:	e7b9      	b.n	80143b2 <_malloc_r+0x46>
 801443e:	230c      	movs	r3, #12
 8014440:	603b      	str	r3, [r7, #0]
 8014442:	4638      	mov	r0, r7
 8014444:	f000 fa96 	bl	8014974 <__malloc_unlock>
 8014448:	e7a1      	b.n	801438e <_malloc_r+0x22>
 801444a:	6025      	str	r5, [r4, #0]
 801444c:	e7de      	b.n	801440c <_malloc_r+0xa0>
 801444e:	bf00      	nop
 8014450:	2400d24c 	.word	0x2400d24c

08014454 <_realloc_r>:
 8014454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014458:	4680      	mov	r8, r0
 801445a:	4614      	mov	r4, r2
 801445c:	460e      	mov	r6, r1
 801445e:	b921      	cbnz	r1, 801446a <_realloc_r+0x16>
 8014460:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014464:	4611      	mov	r1, r2
 8014466:	f7ff bf81 	b.w	801436c <_malloc_r>
 801446a:	b92a      	cbnz	r2, 8014478 <_realloc_r+0x24>
 801446c:	f7ff ff12 	bl	8014294 <_free_r>
 8014470:	4625      	mov	r5, r4
 8014472:	4628      	mov	r0, r5
 8014474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014478:	f000 fa82 	bl	8014980 <_malloc_usable_size_r>
 801447c:	4284      	cmp	r4, r0
 801447e:	4607      	mov	r7, r0
 8014480:	d802      	bhi.n	8014488 <_realloc_r+0x34>
 8014482:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014486:	d812      	bhi.n	80144ae <_realloc_r+0x5a>
 8014488:	4621      	mov	r1, r4
 801448a:	4640      	mov	r0, r8
 801448c:	f7ff ff6e 	bl	801436c <_malloc_r>
 8014490:	4605      	mov	r5, r0
 8014492:	2800      	cmp	r0, #0
 8014494:	d0ed      	beq.n	8014472 <_realloc_r+0x1e>
 8014496:	42bc      	cmp	r4, r7
 8014498:	4622      	mov	r2, r4
 801449a:	4631      	mov	r1, r6
 801449c:	bf28      	it	cs
 801449e:	463a      	movcs	r2, r7
 80144a0:	f7fd fb46 	bl	8011b30 <memcpy>
 80144a4:	4631      	mov	r1, r6
 80144a6:	4640      	mov	r0, r8
 80144a8:	f7ff fef4 	bl	8014294 <_free_r>
 80144ac:	e7e1      	b.n	8014472 <_realloc_r+0x1e>
 80144ae:	4635      	mov	r5, r6
 80144b0:	e7df      	b.n	8014472 <_realloc_r+0x1e>

080144b2 <__ssputs_r>:
 80144b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144b6:	688e      	ldr	r6, [r1, #8]
 80144b8:	429e      	cmp	r6, r3
 80144ba:	4682      	mov	sl, r0
 80144bc:	460c      	mov	r4, r1
 80144be:	4690      	mov	r8, r2
 80144c0:	461f      	mov	r7, r3
 80144c2:	d838      	bhi.n	8014536 <__ssputs_r+0x84>
 80144c4:	898a      	ldrh	r2, [r1, #12]
 80144c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80144ca:	d032      	beq.n	8014532 <__ssputs_r+0x80>
 80144cc:	6825      	ldr	r5, [r4, #0]
 80144ce:	6909      	ldr	r1, [r1, #16]
 80144d0:	eba5 0901 	sub.w	r9, r5, r1
 80144d4:	6965      	ldr	r5, [r4, #20]
 80144d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80144da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80144de:	3301      	adds	r3, #1
 80144e0:	444b      	add	r3, r9
 80144e2:	106d      	asrs	r5, r5, #1
 80144e4:	429d      	cmp	r5, r3
 80144e6:	bf38      	it	cc
 80144e8:	461d      	movcc	r5, r3
 80144ea:	0553      	lsls	r3, r2, #21
 80144ec:	d531      	bpl.n	8014552 <__ssputs_r+0xa0>
 80144ee:	4629      	mov	r1, r5
 80144f0:	f7ff ff3c 	bl	801436c <_malloc_r>
 80144f4:	4606      	mov	r6, r0
 80144f6:	b950      	cbnz	r0, 801450e <__ssputs_r+0x5c>
 80144f8:	230c      	movs	r3, #12
 80144fa:	f8ca 3000 	str.w	r3, [sl]
 80144fe:	89a3      	ldrh	r3, [r4, #12]
 8014500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014504:	81a3      	strh	r3, [r4, #12]
 8014506:	f04f 30ff 	mov.w	r0, #4294967295
 801450a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801450e:	6921      	ldr	r1, [r4, #16]
 8014510:	464a      	mov	r2, r9
 8014512:	f7fd fb0d 	bl	8011b30 <memcpy>
 8014516:	89a3      	ldrh	r3, [r4, #12]
 8014518:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801451c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014520:	81a3      	strh	r3, [r4, #12]
 8014522:	6126      	str	r6, [r4, #16]
 8014524:	6165      	str	r5, [r4, #20]
 8014526:	444e      	add	r6, r9
 8014528:	eba5 0509 	sub.w	r5, r5, r9
 801452c:	6026      	str	r6, [r4, #0]
 801452e:	60a5      	str	r5, [r4, #8]
 8014530:	463e      	mov	r6, r7
 8014532:	42be      	cmp	r6, r7
 8014534:	d900      	bls.n	8014538 <__ssputs_r+0x86>
 8014536:	463e      	mov	r6, r7
 8014538:	6820      	ldr	r0, [r4, #0]
 801453a:	4632      	mov	r2, r6
 801453c:	4641      	mov	r1, r8
 801453e:	f7ff faf5 	bl	8013b2c <memmove>
 8014542:	68a3      	ldr	r3, [r4, #8]
 8014544:	1b9b      	subs	r3, r3, r6
 8014546:	60a3      	str	r3, [r4, #8]
 8014548:	6823      	ldr	r3, [r4, #0]
 801454a:	4433      	add	r3, r6
 801454c:	6023      	str	r3, [r4, #0]
 801454e:	2000      	movs	r0, #0
 8014550:	e7db      	b.n	801450a <__ssputs_r+0x58>
 8014552:	462a      	mov	r2, r5
 8014554:	f7ff ff7e 	bl	8014454 <_realloc_r>
 8014558:	4606      	mov	r6, r0
 801455a:	2800      	cmp	r0, #0
 801455c:	d1e1      	bne.n	8014522 <__ssputs_r+0x70>
 801455e:	6921      	ldr	r1, [r4, #16]
 8014560:	4650      	mov	r0, sl
 8014562:	f7ff fe97 	bl	8014294 <_free_r>
 8014566:	e7c7      	b.n	80144f8 <__ssputs_r+0x46>

08014568 <_svfiprintf_r>:
 8014568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801456c:	4698      	mov	r8, r3
 801456e:	898b      	ldrh	r3, [r1, #12]
 8014570:	061b      	lsls	r3, r3, #24
 8014572:	b09d      	sub	sp, #116	; 0x74
 8014574:	4607      	mov	r7, r0
 8014576:	460d      	mov	r5, r1
 8014578:	4614      	mov	r4, r2
 801457a:	d50e      	bpl.n	801459a <_svfiprintf_r+0x32>
 801457c:	690b      	ldr	r3, [r1, #16]
 801457e:	b963      	cbnz	r3, 801459a <_svfiprintf_r+0x32>
 8014580:	2140      	movs	r1, #64	; 0x40
 8014582:	f7ff fef3 	bl	801436c <_malloc_r>
 8014586:	6028      	str	r0, [r5, #0]
 8014588:	6128      	str	r0, [r5, #16]
 801458a:	b920      	cbnz	r0, 8014596 <_svfiprintf_r+0x2e>
 801458c:	230c      	movs	r3, #12
 801458e:	603b      	str	r3, [r7, #0]
 8014590:	f04f 30ff 	mov.w	r0, #4294967295
 8014594:	e0d1      	b.n	801473a <_svfiprintf_r+0x1d2>
 8014596:	2340      	movs	r3, #64	; 0x40
 8014598:	616b      	str	r3, [r5, #20]
 801459a:	2300      	movs	r3, #0
 801459c:	9309      	str	r3, [sp, #36]	; 0x24
 801459e:	2320      	movs	r3, #32
 80145a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80145a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80145a8:	2330      	movs	r3, #48	; 0x30
 80145aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014754 <_svfiprintf_r+0x1ec>
 80145ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80145b2:	f04f 0901 	mov.w	r9, #1
 80145b6:	4623      	mov	r3, r4
 80145b8:	469a      	mov	sl, r3
 80145ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80145be:	b10a      	cbz	r2, 80145c4 <_svfiprintf_r+0x5c>
 80145c0:	2a25      	cmp	r2, #37	; 0x25
 80145c2:	d1f9      	bne.n	80145b8 <_svfiprintf_r+0x50>
 80145c4:	ebba 0b04 	subs.w	fp, sl, r4
 80145c8:	d00b      	beq.n	80145e2 <_svfiprintf_r+0x7a>
 80145ca:	465b      	mov	r3, fp
 80145cc:	4622      	mov	r2, r4
 80145ce:	4629      	mov	r1, r5
 80145d0:	4638      	mov	r0, r7
 80145d2:	f7ff ff6e 	bl	80144b2 <__ssputs_r>
 80145d6:	3001      	adds	r0, #1
 80145d8:	f000 80aa 	beq.w	8014730 <_svfiprintf_r+0x1c8>
 80145dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80145de:	445a      	add	r2, fp
 80145e0:	9209      	str	r2, [sp, #36]	; 0x24
 80145e2:	f89a 3000 	ldrb.w	r3, [sl]
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	f000 80a2 	beq.w	8014730 <_svfiprintf_r+0x1c8>
 80145ec:	2300      	movs	r3, #0
 80145ee:	f04f 32ff 	mov.w	r2, #4294967295
 80145f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80145f6:	f10a 0a01 	add.w	sl, sl, #1
 80145fa:	9304      	str	r3, [sp, #16]
 80145fc:	9307      	str	r3, [sp, #28]
 80145fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014602:	931a      	str	r3, [sp, #104]	; 0x68
 8014604:	4654      	mov	r4, sl
 8014606:	2205      	movs	r2, #5
 8014608:	f814 1b01 	ldrb.w	r1, [r4], #1
 801460c:	4851      	ldr	r0, [pc, #324]	; (8014754 <_svfiprintf_r+0x1ec>)
 801460e:	f7eb fecf 	bl	80003b0 <memchr>
 8014612:	9a04      	ldr	r2, [sp, #16]
 8014614:	b9d8      	cbnz	r0, 801464e <_svfiprintf_r+0xe6>
 8014616:	06d0      	lsls	r0, r2, #27
 8014618:	bf44      	itt	mi
 801461a:	2320      	movmi	r3, #32
 801461c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014620:	0711      	lsls	r1, r2, #28
 8014622:	bf44      	itt	mi
 8014624:	232b      	movmi	r3, #43	; 0x2b
 8014626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801462a:	f89a 3000 	ldrb.w	r3, [sl]
 801462e:	2b2a      	cmp	r3, #42	; 0x2a
 8014630:	d015      	beq.n	801465e <_svfiprintf_r+0xf6>
 8014632:	9a07      	ldr	r2, [sp, #28]
 8014634:	4654      	mov	r4, sl
 8014636:	2000      	movs	r0, #0
 8014638:	f04f 0c0a 	mov.w	ip, #10
 801463c:	4621      	mov	r1, r4
 801463e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014642:	3b30      	subs	r3, #48	; 0x30
 8014644:	2b09      	cmp	r3, #9
 8014646:	d94e      	bls.n	80146e6 <_svfiprintf_r+0x17e>
 8014648:	b1b0      	cbz	r0, 8014678 <_svfiprintf_r+0x110>
 801464a:	9207      	str	r2, [sp, #28]
 801464c:	e014      	b.n	8014678 <_svfiprintf_r+0x110>
 801464e:	eba0 0308 	sub.w	r3, r0, r8
 8014652:	fa09 f303 	lsl.w	r3, r9, r3
 8014656:	4313      	orrs	r3, r2
 8014658:	9304      	str	r3, [sp, #16]
 801465a:	46a2      	mov	sl, r4
 801465c:	e7d2      	b.n	8014604 <_svfiprintf_r+0x9c>
 801465e:	9b03      	ldr	r3, [sp, #12]
 8014660:	1d19      	adds	r1, r3, #4
 8014662:	681b      	ldr	r3, [r3, #0]
 8014664:	9103      	str	r1, [sp, #12]
 8014666:	2b00      	cmp	r3, #0
 8014668:	bfbb      	ittet	lt
 801466a:	425b      	neglt	r3, r3
 801466c:	f042 0202 	orrlt.w	r2, r2, #2
 8014670:	9307      	strge	r3, [sp, #28]
 8014672:	9307      	strlt	r3, [sp, #28]
 8014674:	bfb8      	it	lt
 8014676:	9204      	strlt	r2, [sp, #16]
 8014678:	7823      	ldrb	r3, [r4, #0]
 801467a:	2b2e      	cmp	r3, #46	; 0x2e
 801467c:	d10c      	bne.n	8014698 <_svfiprintf_r+0x130>
 801467e:	7863      	ldrb	r3, [r4, #1]
 8014680:	2b2a      	cmp	r3, #42	; 0x2a
 8014682:	d135      	bne.n	80146f0 <_svfiprintf_r+0x188>
 8014684:	9b03      	ldr	r3, [sp, #12]
 8014686:	1d1a      	adds	r2, r3, #4
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	9203      	str	r2, [sp, #12]
 801468c:	2b00      	cmp	r3, #0
 801468e:	bfb8      	it	lt
 8014690:	f04f 33ff 	movlt.w	r3, #4294967295
 8014694:	3402      	adds	r4, #2
 8014696:	9305      	str	r3, [sp, #20]
 8014698:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014764 <_svfiprintf_r+0x1fc>
 801469c:	7821      	ldrb	r1, [r4, #0]
 801469e:	2203      	movs	r2, #3
 80146a0:	4650      	mov	r0, sl
 80146a2:	f7eb fe85 	bl	80003b0 <memchr>
 80146a6:	b140      	cbz	r0, 80146ba <_svfiprintf_r+0x152>
 80146a8:	2340      	movs	r3, #64	; 0x40
 80146aa:	eba0 000a 	sub.w	r0, r0, sl
 80146ae:	fa03 f000 	lsl.w	r0, r3, r0
 80146b2:	9b04      	ldr	r3, [sp, #16]
 80146b4:	4303      	orrs	r3, r0
 80146b6:	3401      	adds	r4, #1
 80146b8:	9304      	str	r3, [sp, #16]
 80146ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146be:	4826      	ldr	r0, [pc, #152]	; (8014758 <_svfiprintf_r+0x1f0>)
 80146c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80146c4:	2206      	movs	r2, #6
 80146c6:	f7eb fe73 	bl	80003b0 <memchr>
 80146ca:	2800      	cmp	r0, #0
 80146cc:	d038      	beq.n	8014740 <_svfiprintf_r+0x1d8>
 80146ce:	4b23      	ldr	r3, [pc, #140]	; (801475c <_svfiprintf_r+0x1f4>)
 80146d0:	bb1b      	cbnz	r3, 801471a <_svfiprintf_r+0x1b2>
 80146d2:	9b03      	ldr	r3, [sp, #12]
 80146d4:	3307      	adds	r3, #7
 80146d6:	f023 0307 	bic.w	r3, r3, #7
 80146da:	3308      	adds	r3, #8
 80146dc:	9303      	str	r3, [sp, #12]
 80146de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80146e0:	4433      	add	r3, r6
 80146e2:	9309      	str	r3, [sp, #36]	; 0x24
 80146e4:	e767      	b.n	80145b6 <_svfiprintf_r+0x4e>
 80146e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80146ea:	460c      	mov	r4, r1
 80146ec:	2001      	movs	r0, #1
 80146ee:	e7a5      	b.n	801463c <_svfiprintf_r+0xd4>
 80146f0:	2300      	movs	r3, #0
 80146f2:	3401      	adds	r4, #1
 80146f4:	9305      	str	r3, [sp, #20]
 80146f6:	4619      	mov	r1, r3
 80146f8:	f04f 0c0a 	mov.w	ip, #10
 80146fc:	4620      	mov	r0, r4
 80146fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014702:	3a30      	subs	r2, #48	; 0x30
 8014704:	2a09      	cmp	r2, #9
 8014706:	d903      	bls.n	8014710 <_svfiprintf_r+0x1a8>
 8014708:	2b00      	cmp	r3, #0
 801470a:	d0c5      	beq.n	8014698 <_svfiprintf_r+0x130>
 801470c:	9105      	str	r1, [sp, #20]
 801470e:	e7c3      	b.n	8014698 <_svfiprintf_r+0x130>
 8014710:	fb0c 2101 	mla	r1, ip, r1, r2
 8014714:	4604      	mov	r4, r0
 8014716:	2301      	movs	r3, #1
 8014718:	e7f0      	b.n	80146fc <_svfiprintf_r+0x194>
 801471a:	ab03      	add	r3, sp, #12
 801471c:	9300      	str	r3, [sp, #0]
 801471e:	462a      	mov	r2, r5
 8014720:	4b0f      	ldr	r3, [pc, #60]	; (8014760 <_svfiprintf_r+0x1f8>)
 8014722:	a904      	add	r1, sp, #16
 8014724:	4638      	mov	r0, r7
 8014726:	f7fd fc03 	bl	8011f30 <_printf_float>
 801472a:	1c42      	adds	r2, r0, #1
 801472c:	4606      	mov	r6, r0
 801472e:	d1d6      	bne.n	80146de <_svfiprintf_r+0x176>
 8014730:	89ab      	ldrh	r3, [r5, #12]
 8014732:	065b      	lsls	r3, r3, #25
 8014734:	f53f af2c 	bmi.w	8014590 <_svfiprintf_r+0x28>
 8014738:	9809      	ldr	r0, [sp, #36]	; 0x24
 801473a:	b01d      	add	sp, #116	; 0x74
 801473c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014740:	ab03      	add	r3, sp, #12
 8014742:	9300      	str	r3, [sp, #0]
 8014744:	462a      	mov	r2, r5
 8014746:	4b06      	ldr	r3, [pc, #24]	; (8014760 <_svfiprintf_r+0x1f8>)
 8014748:	a904      	add	r1, sp, #16
 801474a:	4638      	mov	r0, r7
 801474c:	f7fd fe7c 	bl	8012448 <_printf_i>
 8014750:	e7eb      	b.n	801472a <_svfiprintf_r+0x1c2>
 8014752:	bf00      	nop
 8014754:	0801d210 	.word	0x0801d210
 8014758:	0801d21a 	.word	0x0801d21a
 801475c:	08011f31 	.word	0x08011f31
 8014760:	080144b3 	.word	0x080144b3
 8014764:	0801d216 	.word	0x0801d216

08014768 <_sbrk_r>:
 8014768:	b538      	push	{r3, r4, r5, lr}
 801476a:	4d06      	ldr	r5, [pc, #24]	; (8014784 <_sbrk_r+0x1c>)
 801476c:	2300      	movs	r3, #0
 801476e:	4604      	mov	r4, r0
 8014770:	4608      	mov	r0, r1
 8014772:	602b      	str	r3, [r5, #0]
 8014774:	f7f2 f95a 	bl	8006a2c <_sbrk>
 8014778:	1c43      	adds	r3, r0, #1
 801477a:	d102      	bne.n	8014782 <_sbrk_r+0x1a>
 801477c:	682b      	ldr	r3, [r5, #0]
 801477e:	b103      	cbz	r3, 8014782 <_sbrk_r+0x1a>
 8014780:	6023      	str	r3, [r4, #0]
 8014782:	bd38      	pop	{r3, r4, r5, pc}
 8014784:	2400d254 	.word	0x2400d254

08014788 <_raise_r>:
 8014788:	291f      	cmp	r1, #31
 801478a:	b538      	push	{r3, r4, r5, lr}
 801478c:	4604      	mov	r4, r0
 801478e:	460d      	mov	r5, r1
 8014790:	d904      	bls.n	801479c <_raise_r+0x14>
 8014792:	2316      	movs	r3, #22
 8014794:	6003      	str	r3, [r0, #0]
 8014796:	f04f 30ff 	mov.w	r0, #4294967295
 801479a:	bd38      	pop	{r3, r4, r5, pc}
 801479c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801479e:	b112      	cbz	r2, 80147a6 <_raise_r+0x1e>
 80147a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80147a4:	b94b      	cbnz	r3, 80147ba <_raise_r+0x32>
 80147a6:	4620      	mov	r0, r4
 80147a8:	f000 f830 	bl	801480c <_getpid_r>
 80147ac:	462a      	mov	r2, r5
 80147ae:	4601      	mov	r1, r0
 80147b0:	4620      	mov	r0, r4
 80147b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80147b6:	f000 b817 	b.w	80147e8 <_kill_r>
 80147ba:	2b01      	cmp	r3, #1
 80147bc:	d00a      	beq.n	80147d4 <_raise_r+0x4c>
 80147be:	1c59      	adds	r1, r3, #1
 80147c0:	d103      	bne.n	80147ca <_raise_r+0x42>
 80147c2:	2316      	movs	r3, #22
 80147c4:	6003      	str	r3, [r0, #0]
 80147c6:	2001      	movs	r0, #1
 80147c8:	e7e7      	b.n	801479a <_raise_r+0x12>
 80147ca:	2400      	movs	r4, #0
 80147cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80147d0:	4628      	mov	r0, r5
 80147d2:	4798      	blx	r3
 80147d4:	2000      	movs	r0, #0
 80147d6:	e7e0      	b.n	801479a <_raise_r+0x12>

080147d8 <raise>:
 80147d8:	4b02      	ldr	r3, [pc, #8]	; (80147e4 <raise+0xc>)
 80147da:	4601      	mov	r1, r0
 80147dc:	6818      	ldr	r0, [r3, #0]
 80147de:	f7ff bfd3 	b.w	8014788 <_raise_r>
 80147e2:	bf00      	nop
 80147e4:	24000354 	.word	0x24000354

080147e8 <_kill_r>:
 80147e8:	b538      	push	{r3, r4, r5, lr}
 80147ea:	4d07      	ldr	r5, [pc, #28]	; (8014808 <_kill_r+0x20>)
 80147ec:	2300      	movs	r3, #0
 80147ee:	4604      	mov	r4, r0
 80147f0:	4608      	mov	r0, r1
 80147f2:	4611      	mov	r1, r2
 80147f4:	602b      	str	r3, [r5, #0]
 80147f6:	f7f2 f8df 	bl	80069b8 <_kill>
 80147fa:	1c43      	adds	r3, r0, #1
 80147fc:	d102      	bne.n	8014804 <_kill_r+0x1c>
 80147fe:	682b      	ldr	r3, [r5, #0]
 8014800:	b103      	cbz	r3, 8014804 <_kill_r+0x1c>
 8014802:	6023      	str	r3, [r4, #0]
 8014804:	bd38      	pop	{r3, r4, r5, pc}
 8014806:	bf00      	nop
 8014808:	2400d254 	.word	0x2400d254

0801480c <_getpid_r>:
 801480c:	f7f2 b8d2 	b.w	80069b4 <_getpid>

08014810 <__sread>:
 8014810:	b510      	push	{r4, lr}
 8014812:	460c      	mov	r4, r1
 8014814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014818:	f000 f8ba 	bl	8014990 <_read_r>
 801481c:	2800      	cmp	r0, #0
 801481e:	bfab      	itete	ge
 8014820:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014822:	89a3      	ldrhlt	r3, [r4, #12]
 8014824:	181b      	addge	r3, r3, r0
 8014826:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801482a:	bfac      	ite	ge
 801482c:	6563      	strge	r3, [r4, #84]	; 0x54
 801482e:	81a3      	strhlt	r3, [r4, #12]
 8014830:	bd10      	pop	{r4, pc}

08014832 <__swrite>:
 8014832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014836:	461f      	mov	r7, r3
 8014838:	898b      	ldrh	r3, [r1, #12]
 801483a:	05db      	lsls	r3, r3, #23
 801483c:	4605      	mov	r5, r0
 801483e:	460c      	mov	r4, r1
 8014840:	4616      	mov	r6, r2
 8014842:	d505      	bpl.n	8014850 <__swrite+0x1e>
 8014844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014848:	2302      	movs	r3, #2
 801484a:	2200      	movs	r2, #0
 801484c:	f000 f868 	bl	8014920 <_lseek_r>
 8014850:	89a3      	ldrh	r3, [r4, #12]
 8014852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801485a:	81a3      	strh	r3, [r4, #12]
 801485c:	4632      	mov	r2, r6
 801485e:	463b      	mov	r3, r7
 8014860:	4628      	mov	r0, r5
 8014862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014866:	f000 b817 	b.w	8014898 <_write_r>

0801486a <__sseek>:
 801486a:	b510      	push	{r4, lr}
 801486c:	460c      	mov	r4, r1
 801486e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014872:	f000 f855 	bl	8014920 <_lseek_r>
 8014876:	1c43      	adds	r3, r0, #1
 8014878:	89a3      	ldrh	r3, [r4, #12]
 801487a:	bf15      	itete	ne
 801487c:	6560      	strne	r0, [r4, #84]	; 0x54
 801487e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014886:	81a3      	strheq	r3, [r4, #12]
 8014888:	bf18      	it	ne
 801488a:	81a3      	strhne	r3, [r4, #12]
 801488c:	bd10      	pop	{r4, pc}

0801488e <__sclose>:
 801488e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014892:	f000 b813 	b.w	80148bc <_close_r>
	...

08014898 <_write_r>:
 8014898:	b538      	push	{r3, r4, r5, lr}
 801489a:	4d07      	ldr	r5, [pc, #28]	; (80148b8 <_write_r+0x20>)
 801489c:	4604      	mov	r4, r0
 801489e:	4608      	mov	r0, r1
 80148a0:	4611      	mov	r1, r2
 80148a2:	2200      	movs	r2, #0
 80148a4:	602a      	str	r2, [r5, #0]
 80148a6:	461a      	mov	r2, r3
 80148a8:	f7f2 f8a4 	bl	80069f4 <_write>
 80148ac:	1c43      	adds	r3, r0, #1
 80148ae:	d102      	bne.n	80148b6 <_write_r+0x1e>
 80148b0:	682b      	ldr	r3, [r5, #0]
 80148b2:	b103      	cbz	r3, 80148b6 <_write_r+0x1e>
 80148b4:	6023      	str	r3, [r4, #0]
 80148b6:	bd38      	pop	{r3, r4, r5, pc}
 80148b8:	2400d254 	.word	0x2400d254

080148bc <_close_r>:
 80148bc:	b538      	push	{r3, r4, r5, lr}
 80148be:	4d06      	ldr	r5, [pc, #24]	; (80148d8 <_close_r+0x1c>)
 80148c0:	2300      	movs	r3, #0
 80148c2:	4604      	mov	r4, r0
 80148c4:	4608      	mov	r0, r1
 80148c6:	602b      	str	r3, [r5, #0]
 80148c8:	f7f2 f8a2 	bl	8006a10 <_close>
 80148cc:	1c43      	adds	r3, r0, #1
 80148ce:	d102      	bne.n	80148d6 <_close_r+0x1a>
 80148d0:	682b      	ldr	r3, [r5, #0]
 80148d2:	b103      	cbz	r3, 80148d6 <_close_r+0x1a>
 80148d4:	6023      	str	r3, [r4, #0]
 80148d6:	bd38      	pop	{r3, r4, r5, pc}
 80148d8:	2400d254 	.word	0x2400d254

080148dc <_fstat_r>:
 80148dc:	b538      	push	{r3, r4, r5, lr}
 80148de:	4d07      	ldr	r5, [pc, #28]	; (80148fc <_fstat_r+0x20>)
 80148e0:	2300      	movs	r3, #0
 80148e2:	4604      	mov	r4, r0
 80148e4:	4608      	mov	r0, r1
 80148e6:	4611      	mov	r1, r2
 80148e8:	602b      	str	r3, [r5, #0]
 80148ea:	f7f2 f895 	bl	8006a18 <_fstat>
 80148ee:	1c43      	adds	r3, r0, #1
 80148f0:	d102      	bne.n	80148f8 <_fstat_r+0x1c>
 80148f2:	682b      	ldr	r3, [r5, #0]
 80148f4:	b103      	cbz	r3, 80148f8 <_fstat_r+0x1c>
 80148f6:	6023      	str	r3, [r4, #0]
 80148f8:	bd38      	pop	{r3, r4, r5, pc}
 80148fa:	bf00      	nop
 80148fc:	2400d254 	.word	0x2400d254

08014900 <_isatty_r>:
 8014900:	b538      	push	{r3, r4, r5, lr}
 8014902:	4d06      	ldr	r5, [pc, #24]	; (801491c <_isatty_r+0x1c>)
 8014904:	2300      	movs	r3, #0
 8014906:	4604      	mov	r4, r0
 8014908:	4608      	mov	r0, r1
 801490a:	602b      	str	r3, [r5, #0]
 801490c:	f7f2 f88a 	bl	8006a24 <_isatty>
 8014910:	1c43      	adds	r3, r0, #1
 8014912:	d102      	bne.n	801491a <_isatty_r+0x1a>
 8014914:	682b      	ldr	r3, [r5, #0]
 8014916:	b103      	cbz	r3, 801491a <_isatty_r+0x1a>
 8014918:	6023      	str	r3, [r4, #0]
 801491a:	bd38      	pop	{r3, r4, r5, pc}
 801491c:	2400d254 	.word	0x2400d254

08014920 <_lseek_r>:
 8014920:	b538      	push	{r3, r4, r5, lr}
 8014922:	4d07      	ldr	r5, [pc, #28]	; (8014940 <_lseek_r+0x20>)
 8014924:	4604      	mov	r4, r0
 8014926:	4608      	mov	r0, r1
 8014928:	4611      	mov	r1, r2
 801492a:	2200      	movs	r2, #0
 801492c:	602a      	str	r2, [r5, #0]
 801492e:	461a      	mov	r2, r3
 8014930:	f7f2 f87a 	bl	8006a28 <_lseek>
 8014934:	1c43      	adds	r3, r0, #1
 8014936:	d102      	bne.n	801493e <_lseek_r+0x1e>
 8014938:	682b      	ldr	r3, [r5, #0]
 801493a:	b103      	cbz	r3, 801493e <_lseek_r+0x1e>
 801493c:	6023      	str	r3, [r4, #0]
 801493e:	bd38      	pop	{r3, r4, r5, pc}
 8014940:	2400d254 	.word	0x2400d254

08014944 <__ascii_mbtowc>:
 8014944:	b082      	sub	sp, #8
 8014946:	b901      	cbnz	r1, 801494a <__ascii_mbtowc+0x6>
 8014948:	a901      	add	r1, sp, #4
 801494a:	b142      	cbz	r2, 801495e <__ascii_mbtowc+0x1a>
 801494c:	b14b      	cbz	r3, 8014962 <__ascii_mbtowc+0x1e>
 801494e:	7813      	ldrb	r3, [r2, #0]
 8014950:	600b      	str	r3, [r1, #0]
 8014952:	7812      	ldrb	r2, [r2, #0]
 8014954:	1e10      	subs	r0, r2, #0
 8014956:	bf18      	it	ne
 8014958:	2001      	movne	r0, #1
 801495a:	b002      	add	sp, #8
 801495c:	4770      	bx	lr
 801495e:	4610      	mov	r0, r2
 8014960:	e7fb      	b.n	801495a <__ascii_mbtowc+0x16>
 8014962:	f06f 0001 	mvn.w	r0, #1
 8014966:	e7f8      	b.n	801495a <__ascii_mbtowc+0x16>

08014968 <__malloc_lock>:
 8014968:	4801      	ldr	r0, [pc, #4]	; (8014970 <__malloc_lock+0x8>)
 801496a:	f7ff b870 	b.w	8013a4e <__retarget_lock_acquire_recursive>
 801496e:	bf00      	nop
 8014970:	2400d248 	.word	0x2400d248

08014974 <__malloc_unlock>:
 8014974:	4801      	ldr	r0, [pc, #4]	; (801497c <__malloc_unlock+0x8>)
 8014976:	f7ff b86b 	b.w	8013a50 <__retarget_lock_release_recursive>
 801497a:	bf00      	nop
 801497c:	2400d248 	.word	0x2400d248

08014980 <_malloc_usable_size_r>:
 8014980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014984:	1f18      	subs	r0, r3, #4
 8014986:	2b00      	cmp	r3, #0
 8014988:	bfbc      	itt	lt
 801498a:	580b      	ldrlt	r3, [r1, r0]
 801498c:	18c0      	addlt	r0, r0, r3
 801498e:	4770      	bx	lr

08014990 <_read_r>:
 8014990:	b538      	push	{r3, r4, r5, lr}
 8014992:	4d07      	ldr	r5, [pc, #28]	; (80149b0 <_read_r+0x20>)
 8014994:	4604      	mov	r4, r0
 8014996:	4608      	mov	r0, r1
 8014998:	4611      	mov	r1, r2
 801499a:	2200      	movs	r2, #0
 801499c:	602a      	str	r2, [r5, #0]
 801499e:	461a      	mov	r2, r3
 80149a0:	f7f2 f81a 	bl	80069d8 <_read>
 80149a4:	1c43      	adds	r3, r0, #1
 80149a6:	d102      	bne.n	80149ae <_read_r+0x1e>
 80149a8:	682b      	ldr	r3, [r5, #0]
 80149aa:	b103      	cbz	r3, 80149ae <_read_r+0x1e>
 80149ac:	6023      	str	r3, [r4, #0]
 80149ae:	bd38      	pop	{r3, r4, r5, pc}
 80149b0:	2400d254 	.word	0x2400d254

080149b4 <__ascii_wctomb>:
 80149b4:	b149      	cbz	r1, 80149ca <__ascii_wctomb+0x16>
 80149b6:	2aff      	cmp	r2, #255	; 0xff
 80149b8:	bf85      	ittet	hi
 80149ba:	238a      	movhi	r3, #138	; 0x8a
 80149bc:	6003      	strhi	r3, [r0, #0]
 80149be:	700a      	strbls	r2, [r1, #0]
 80149c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80149c4:	bf98      	it	ls
 80149c6:	2001      	movls	r0, #1
 80149c8:	4770      	bx	lr
 80149ca:	4608      	mov	r0, r1
 80149cc:	4770      	bx	lr
	...

080149d0 <exp>:
 80149d0:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 80149d2:	ee10 3a90 	vmov	r3, s1
 80149d6:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 80149da:	f3c3 540a 	ubfx	r4, r3, #20, #11
 80149de:	18a2      	adds	r2, r4, r2
 80149e0:	2a3e      	cmp	r2, #62	; 0x3e
 80149e2:	ee10 1a10 	vmov	r1, s0
 80149e6:	d922      	bls.n	8014a2e <exp+0x5e>
 80149e8:	2a00      	cmp	r2, #0
 80149ea:	da06      	bge.n	80149fa <exp+0x2a>
 80149ec:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80149f0:	ee30 0b07 	vadd.f64	d0, d0, d7
 80149f4:	b004      	add	sp, #16
 80149f6:	bcf0      	pop	{r4, r5, r6, r7}
 80149f8:	4770      	bx	lr
 80149fa:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 80149fe:	f04f 0000 	mov.w	r0, #0
 8014a02:	d913      	bls.n	8014a2c <exp+0x5c>
 8014a04:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8014a08:	bf08      	it	eq
 8014a0a:	4281      	cmpeq	r1, r0
 8014a0c:	f000 80a0 	beq.w	8014b50 <exp+0x180>
 8014a10:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014a14:	4294      	cmp	r4, r2
 8014a16:	d0e9      	beq.n	80149ec <exp+0x1c>
 8014a18:	4283      	cmp	r3, r0
 8014a1a:	da03      	bge.n	8014a24 <exp+0x54>
 8014a1c:	b004      	add	sp, #16
 8014a1e:	bcf0      	pop	{r4, r5, r6, r7}
 8014a20:	f000 b8c6 	b.w	8014bb0 <__math_uflow>
 8014a24:	b004      	add	sp, #16
 8014a26:	bcf0      	pop	{r4, r5, r6, r7}
 8014a28:	f000 b8ca 	b.w	8014bc0 <__math_oflow>
 8014a2c:	4604      	mov	r4, r0
 8014a2e:	4950      	ldr	r1, [pc, #320]	; (8014b70 <exp+0x1a0>)
 8014a30:	ed91 6b02 	vldr	d6, [r1, #8]
 8014a34:	ed91 5b00 	vldr	d5, [r1]
 8014a38:	eeb0 7b46 	vmov.f64	d7, d6
 8014a3c:	eea5 7b00 	vfma.f64	d7, d5, d0
 8014a40:	ee17 5a10 	vmov	r5, s14
 8014a44:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014a48:	ed91 6b04 	vldr	d6, [r1, #16]
 8014a4c:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8014a50:	eea6 0b07 	vfma.f64	d0, d6, d7
 8014a54:	ed91 6b06 	vldr	d6, [r1, #24]
 8014a58:	18d8      	adds	r0, r3, r3
 8014a5a:	f100 030f 	add.w	r3, r0, #15
 8014a5e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8014a62:	eea6 0b07 	vfma.f64	d0, d6, d7
 8014a66:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 8014a6a:	ee20 7b00 	vmul.f64	d7, d0, d0
 8014a6e:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 8014a72:	ed91 5b08 	vldr	d5, [r1, #32]
 8014a76:	ee30 6b06 	vadd.f64	d6, d0, d6
 8014a7a:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8014a7e:	eea4 5b00 	vfma.f64	d5, d4, d0
 8014a82:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 8014a86:	eea5 6b07 	vfma.f64	d6, d5, d7
 8014a8a:	ee27 7b07 	vmul.f64	d7, d7, d7
 8014a8e:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 8014a92:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 8014a96:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8014a9a:	eea4 5b00 	vfma.f64	d5, d4, d0
 8014a9e:	2600      	movs	r6, #0
 8014aa0:	19f2      	adds	r2, r6, r7
 8014aa2:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 8014aa6:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014aaa:	2c00      	cmp	r4, #0
 8014aac:	d14b      	bne.n	8014b46 <exp+0x176>
 8014aae:	42b5      	cmp	r5, r6
 8014ab0:	db10      	blt.n	8014ad4 <exp+0x104>
 8014ab2:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8014ab6:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8014b58 <exp+0x188>
 8014aba:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8014abe:	4610      	mov	r0, r2
 8014ac0:	ec41 0b10 	vmov	d0, r0, r1
 8014ac4:	eea6 0b00 	vfma.f64	d0, d6, d0
 8014ac8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014acc:	b004      	add	sp, #16
 8014ace:	bcf0      	pop	{r4, r5, r6, r7}
 8014ad0:	f000 b8ae 	b.w	8014c30 <__math_check_oflow>
 8014ad4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8014ad8:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8014adc:	4610      	mov	r0, r2
 8014ade:	ec41 0b17 	vmov	d7, r0, r1
 8014ae2:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8014ae6:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014aea:	ee37 5b06 	vadd.f64	d5, d7, d6
 8014aee:	eeb4 5bc4 	vcmpe.f64	d5, d4
 8014af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014af6:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8014b60 <exp+0x190>
 8014afa:	d51e      	bpl.n	8014b3a <exp+0x16a>
 8014afc:	ee35 3b04 	vadd.f64	d3, d5, d4
 8014b00:	ee37 7b45 	vsub.f64	d7, d7, d5
 8014b04:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014b08:	ee34 6b43 	vsub.f64	d6, d4, d3
 8014b0c:	ee36 5b05 	vadd.f64	d5, d6, d5
 8014b10:	ee35 5b07 	vadd.f64	d5, d5, d7
 8014b14:	ee35 5b03 	vadd.f64	d5, d5, d3
 8014b18:	ee35 5b44 	vsub.f64	d5, d5, d4
 8014b1c:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8014b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b24:	d101      	bne.n	8014b2a <exp+0x15a>
 8014b26:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8014b68 <exp+0x198>
 8014b2a:	ed8d 0b00 	vstr	d0, [sp]
 8014b2e:	ed9d 7b00 	vldr	d7, [sp]
 8014b32:	ee27 7b00 	vmul.f64	d7, d7, d0
 8014b36:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014b3a:	ee25 0b00 	vmul.f64	d0, d5, d0
 8014b3e:	b004      	add	sp, #16
 8014b40:	bcf0      	pop	{r4, r5, r6, r7}
 8014b42:	f000 b86c 	b.w	8014c1e <__math_check_uflow>
 8014b46:	ec43 2b10 	vmov	d0, r2, r3
 8014b4a:	eea6 0b00 	vfma.f64	d0, d6, d0
 8014b4e:	e751      	b.n	80149f4 <exp+0x24>
 8014b50:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8014b68 <exp+0x198>
 8014b54:	e74e      	b.n	80149f4 <exp+0x24>
 8014b56:	bf00      	nop
 8014b58:	00000000 	.word	0x00000000
 8014b5c:	7f000000 	.word	0x7f000000
 8014b60:	00000000 	.word	0x00000000
 8014b64:	00100000 	.word	0x00100000
	...
 8014b70:	0801d568 	.word	0x0801d568

08014b74 <with_errno>:
 8014b74:	b513      	push	{r0, r1, r4, lr}
 8014b76:	4604      	mov	r4, r0
 8014b78:	ed8d 0b00 	vstr	d0, [sp]
 8014b7c:	f7fc ff9c 	bl	8011ab8 <__errno>
 8014b80:	ed9d 0b00 	vldr	d0, [sp]
 8014b84:	6004      	str	r4, [r0, #0]
 8014b86:	b002      	add	sp, #8
 8014b88:	bd10      	pop	{r4, pc}

08014b8a <xflow>:
 8014b8a:	b082      	sub	sp, #8
 8014b8c:	b158      	cbz	r0, 8014ba6 <xflow+0x1c>
 8014b8e:	eeb1 7b40 	vneg.f64	d7, d0
 8014b92:	ed8d 7b00 	vstr	d7, [sp]
 8014b96:	ed9d 7b00 	vldr	d7, [sp]
 8014b9a:	2022      	movs	r0, #34	; 0x22
 8014b9c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014ba0:	b002      	add	sp, #8
 8014ba2:	f7ff bfe7 	b.w	8014b74 <with_errno>
 8014ba6:	eeb0 7b40 	vmov.f64	d7, d0
 8014baa:	e7f2      	b.n	8014b92 <xflow+0x8>
 8014bac:	0000      	movs	r0, r0
	...

08014bb0 <__math_uflow>:
 8014bb0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014bb8 <__math_uflow+0x8>
 8014bb4:	f7ff bfe9 	b.w	8014b8a <xflow>
 8014bb8:	00000000 	.word	0x00000000
 8014bbc:	10000000 	.word	0x10000000

08014bc0 <__math_oflow>:
 8014bc0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014bc8 <__math_oflow+0x8>
 8014bc4:	f7ff bfe1 	b.w	8014b8a <xflow>
 8014bc8:	00000000 	.word	0x00000000
 8014bcc:	70000000 	.word	0x70000000

08014bd0 <__math_divzero>:
 8014bd0:	b082      	sub	sp, #8
 8014bd2:	2800      	cmp	r0, #0
 8014bd4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014bd8:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8014bdc:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8014be0:	ed8d 7b00 	vstr	d7, [sp]
 8014be4:	ed9d 0b00 	vldr	d0, [sp]
 8014be8:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8014bf8 <__math_divzero+0x28>
 8014bec:	2022      	movs	r0, #34	; 0x22
 8014bee:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8014bf2:	b002      	add	sp, #8
 8014bf4:	f7ff bfbe 	b.w	8014b74 <with_errno>
	...

08014c00 <__math_invalid>:
 8014c00:	eeb0 7b40 	vmov.f64	d7, d0
 8014c04:	eeb4 7b47 	vcmp.f64	d7, d7
 8014c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c0c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014c10:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8014c14:	d602      	bvs.n	8014c1c <__math_invalid+0x1c>
 8014c16:	2021      	movs	r0, #33	; 0x21
 8014c18:	f7ff bfac 	b.w	8014b74 <with_errno>
 8014c1c:	4770      	bx	lr

08014c1e <__math_check_uflow>:
 8014c1e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c26:	d102      	bne.n	8014c2e <__math_check_uflow+0x10>
 8014c28:	2022      	movs	r0, #34	; 0x22
 8014c2a:	f7ff bfa3 	b.w	8014b74 <with_errno>
 8014c2e:	4770      	bx	lr

08014c30 <__math_check_oflow>:
 8014c30:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8014c50 <__math_check_oflow+0x20>
 8014c34:	eeb0 7bc0 	vabs.f64	d7, d0
 8014c38:	eeb4 7b46 	vcmp.f64	d7, d6
 8014c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c40:	dd02      	ble.n	8014c48 <__math_check_oflow+0x18>
 8014c42:	2022      	movs	r0, #34	; 0x22
 8014c44:	f7ff bf96 	b.w	8014b74 <with_errno>
 8014c48:	4770      	bx	lr
 8014c4a:	bf00      	nop
 8014c4c:	f3af 8000 	nop.w
 8014c50:	ffffffff 	.word	0xffffffff
 8014c54:	7fefffff 	.word	0x7fefffff

08014c58 <cos>:
 8014c58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014c5a:	eeb0 7b40 	vmov.f64	d7, d0
 8014c5e:	ee17 3a90 	vmov	r3, s15
 8014c62:	4a21      	ldr	r2, [pc, #132]	; (8014ce8 <cos+0x90>)
 8014c64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014c68:	4293      	cmp	r3, r2
 8014c6a:	dc06      	bgt.n	8014c7a <cos+0x22>
 8014c6c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014ce0 <cos+0x88>
 8014c70:	b005      	add	sp, #20
 8014c72:	f85d eb04 	ldr.w	lr, [sp], #4
 8014c76:	f000 ba6f 	b.w	8015158 <__kernel_cos>
 8014c7a:	4a1c      	ldr	r2, [pc, #112]	; (8014cec <cos+0x94>)
 8014c7c:	4293      	cmp	r3, r2
 8014c7e:	dd04      	ble.n	8014c8a <cos+0x32>
 8014c80:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014c84:	b005      	add	sp, #20
 8014c86:	f85d fb04 	ldr.w	pc, [sp], #4
 8014c8a:	4668      	mov	r0, sp
 8014c8c:	f000 f920 	bl	8014ed0 <__ieee754_rem_pio2>
 8014c90:	f000 0003 	and.w	r0, r0, #3
 8014c94:	2801      	cmp	r0, #1
 8014c96:	d009      	beq.n	8014cac <cos+0x54>
 8014c98:	2802      	cmp	r0, #2
 8014c9a:	d010      	beq.n	8014cbe <cos+0x66>
 8014c9c:	b9b0      	cbnz	r0, 8014ccc <cos+0x74>
 8014c9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ca2:	ed9d 0b00 	vldr	d0, [sp]
 8014ca6:	f000 fa57 	bl	8015158 <__kernel_cos>
 8014caa:	e7eb      	b.n	8014c84 <cos+0x2c>
 8014cac:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014cb0:	ed9d 0b00 	vldr	d0, [sp]
 8014cb4:	f000 fd54 	bl	8015760 <__kernel_sin>
 8014cb8:	eeb1 0b40 	vneg.f64	d0, d0
 8014cbc:	e7e2      	b.n	8014c84 <cos+0x2c>
 8014cbe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014cc2:	ed9d 0b00 	vldr	d0, [sp]
 8014cc6:	f000 fa47 	bl	8015158 <__kernel_cos>
 8014cca:	e7f5      	b.n	8014cb8 <cos+0x60>
 8014ccc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014cd0:	ed9d 0b00 	vldr	d0, [sp]
 8014cd4:	2001      	movs	r0, #1
 8014cd6:	f000 fd43 	bl	8015760 <__kernel_sin>
 8014cda:	e7d3      	b.n	8014c84 <cos+0x2c>
 8014cdc:	f3af 8000 	nop.w
	...
 8014ce8:	3fe921fb 	.word	0x3fe921fb
 8014cec:	7fefffff 	.word	0x7fefffff

08014cf0 <sin>:
 8014cf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014cf2:	eeb0 7b40 	vmov.f64	d7, d0
 8014cf6:	ee17 3a90 	vmov	r3, s15
 8014cfa:	4a21      	ldr	r2, [pc, #132]	; (8014d80 <sin+0x90>)
 8014cfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d00:	4293      	cmp	r3, r2
 8014d02:	dc07      	bgt.n	8014d14 <sin+0x24>
 8014d04:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014d78 <sin+0x88>
 8014d08:	2000      	movs	r0, #0
 8014d0a:	b005      	add	sp, #20
 8014d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014d10:	f000 bd26 	b.w	8015760 <__kernel_sin>
 8014d14:	4a1b      	ldr	r2, [pc, #108]	; (8014d84 <sin+0x94>)
 8014d16:	4293      	cmp	r3, r2
 8014d18:	dd04      	ble.n	8014d24 <sin+0x34>
 8014d1a:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014d1e:	b005      	add	sp, #20
 8014d20:	f85d fb04 	ldr.w	pc, [sp], #4
 8014d24:	4668      	mov	r0, sp
 8014d26:	f000 f8d3 	bl	8014ed0 <__ieee754_rem_pio2>
 8014d2a:	f000 0003 	and.w	r0, r0, #3
 8014d2e:	2801      	cmp	r0, #1
 8014d30:	d00a      	beq.n	8014d48 <sin+0x58>
 8014d32:	2802      	cmp	r0, #2
 8014d34:	d00f      	beq.n	8014d56 <sin+0x66>
 8014d36:	b9c0      	cbnz	r0, 8014d6a <sin+0x7a>
 8014d38:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d3c:	ed9d 0b00 	vldr	d0, [sp]
 8014d40:	2001      	movs	r0, #1
 8014d42:	f000 fd0d 	bl	8015760 <__kernel_sin>
 8014d46:	e7ea      	b.n	8014d1e <sin+0x2e>
 8014d48:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d4c:	ed9d 0b00 	vldr	d0, [sp]
 8014d50:	f000 fa02 	bl	8015158 <__kernel_cos>
 8014d54:	e7e3      	b.n	8014d1e <sin+0x2e>
 8014d56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d5a:	ed9d 0b00 	vldr	d0, [sp]
 8014d5e:	2001      	movs	r0, #1
 8014d60:	f000 fcfe 	bl	8015760 <__kernel_sin>
 8014d64:	eeb1 0b40 	vneg.f64	d0, d0
 8014d68:	e7d9      	b.n	8014d1e <sin+0x2e>
 8014d6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d6e:	ed9d 0b00 	vldr	d0, [sp]
 8014d72:	f000 f9f1 	bl	8015158 <__kernel_cos>
 8014d76:	e7f5      	b.n	8014d64 <sin+0x74>
	...
 8014d80:	3fe921fb 	.word	0x3fe921fb
 8014d84:	7fefffff 	.word	0x7fefffff

08014d88 <log10>:
 8014d88:	b508      	push	{r3, lr}
 8014d8a:	ed2d 8b02 	vpush	{d8}
 8014d8e:	eeb0 8b40 	vmov.f64	d8, d0
 8014d92:	f000 f82d 	bl	8014df0 <__ieee754_log10>
 8014d96:	eeb4 8b48 	vcmp.f64	d8, d8
 8014d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d9e:	d60f      	bvs.n	8014dc0 <log10+0x38>
 8014da0:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8014da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014da8:	d80a      	bhi.n	8014dc0 <log10+0x38>
 8014daa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014db2:	d108      	bne.n	8014dc6 <log10+0x3e>
 8014db4:	f7fc fe80 	bl	8011ab8 <__errno>
 8014db8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8014de0 <log10+0x58>
 8014dbc:	2322      	movs	r3, #34	; 0x22
 8014dbe:	6003      	str	r3, [r0, #0]
 8014dc0:	ecbd 8b02 	vpop	{d8}
 8014dc4:	bd08      	pop	{r3, pc}
 8014dc6:	f7fc fe77 	bl	8011ab8 <__errno>
 8014dca:	ecbd 8b02 	vpop	{d8}
 8014dce:	2321      	movs	r3, #33	; 0x21
 8014dd0:	6003      	str	r3, [r0, #0]
 8014dd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014dd6:	4804      	ldr	r0, [pc, #16]	; (8014de8 <log10+0x60>)
 8014dd8:	f000 be92 	b.w	8015b00 <nan>
 8014ddc:	f3af 8000 	nop.w
 8014de0:	00000000 	.word	0x00000000
 8014de4:	fff00000 	.word	0xfff00000
 8014de8:	0801d107 	.word	0x0801d107
 8014dec:	00000000 	.word	0x00000000

08014df0 <__ieee754_log10>:
 8014df0:	b510      	push	{r4, lr}
 8014df2:	ee10 3a90 	vmov	r3, s1
 8014df6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014dfa:	ed2d 8b02 	vpush	{d8}
 8014dfe:	da21      	bge.n	8014e44 <__ieee754_log10+0x54>
 8014e00:	ee10 1a10 	vmov	r1, s0
 8014e04:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014e08:	430a      	orrs	r2, r1
 8014e0a:	d108      	bne.n	8014e1e <__ieee754_log10+0x2e>
 8014e0c:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8014e98 <__ieee754_log10+0xa8>
 8014e10:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8014ea0 <__ieee754_log10+0xb0>
 8014e14:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8014e18:	ecbd 8b02 	vpop	{d8}
 8014e1c:	bd10      	pop	{r4, pc}
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	da02      	bge.n	8014e28 <__ieee754_log10+0x38>
 8014e22:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014e26:	e7f3      	b.n	8014e10 <__ieee754_log10+0x20>
 8014e28:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014ea8 <__ieee754_log10+0xb8>
 8014e2c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014e30:	ee10 3a90 	vmov	r3, s1
 8014e34:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8014e38:	4923      	ldr	r1, [pc, #140]	; (8014ec8 <__ieee754_log10+0xd8>)
 8014e3a:	428b      	cmp	r3, r1
 8014e3c:	dd04      	ble.n	8014e48 <__ieee754_log10+0x58>
 8014e3e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014e42:	e7e9      	b.n	8014e18 <__ieee754_log10+0x28>
 8014e44:	2200      	movs	r2, #0
 8014e46:	e7f7      	b.n	8014e38 <__ieee754_log10+0x48>
 8014e48:	1518      	asrs	r0, r3, #20
 8014e4a:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8014e4e:	4410      	add	r0, r2
 8014e50:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8014e54:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8014e58:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8014e5c:	ee08 3a10 	vmov	s16, r3
 8014e60:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8014e64:	ec53 2b10 	vmov	r2, r3, d0
 8014e68:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014e6c:	ec43 2b10 	vmov	d0, r2, r3
 8014e70:	f000 fcce 	bl	8015810 <log>
 8014e74:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014eb0 <__ieee754_log10+0xc0>
 8014e78:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014e7c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014eb8 <__ieee754_log10+0xc8>
 8014e80:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8014e84:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014e88:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8014ec0 <__ieee754_log10+0xd0>
 8014e8c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014e90:	e7c2      	b.n	8014e18 <__ieee754_log10+0x28>
 8014e92:	bf00      	nop
 8014e94:	f3af 8000 	nop.w
 8014e98:	00000000 	.word	0x00000000
 8014e9c:	c3500000 	.word	0xc3500000
	...
 8014eac:	43500000 	.word	0x43500000
 8014eb0:	1526e50e 	.word	0x1526e50e
 8014eb4:	3fdbcb7b 	.word	0x3fdbcb7b
 8014eb8:	11f12b36 	.word	0x11f12b36
 8014ebc:	3d59fef3 	.word	0x3d59fef3
 8014ec0:	509f6000 	.word	0x509f6000
 8014ec4:	3fd34413 	.word	0x3fd34413
 8014ec8:	7fefffff 	.word	0x7fefffff
 8014ecc:	00000000 	.word	0x00000000

08014ed0 <__ieee754_rem_pio2>:
 8014ed0:	b570      	push	{r4, r5, r6, lr}
 8014ed2:	eeb0 7b40 	vmov.f64	d7, d0
 8014ed6:	ee17 5a90 	vmov	r5, s15
 8014eda:	4b99      	ldr	r3, [pc, #612]	; (8015140 <__ieee754_rem_pio2+0x270>)
 8014edc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014ee0:	429e      	cmp	r6, r3
 8014ee2:	b088      	sub	sp, #32
 8014ee4:	4604      	mov	r4, r0
 8014ee6:	dc07      	bgt.n	8014ef8 <__ieee754_rem_pio2+0x28>
 8014ee8:	2200      	movs	r2, #0
 8014eea:	2300      	movs	r3, #0
 8014eec:	ed84 0b00 	vstr	d0, [r4]
 8014ef0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8014ef4:	2000      	movs	r0, #0
 8014ef6:	e01b      	b.n	8014f30 <__ieee754_rem_pio2+0x60>
 8014ef8:	4b92      	ldr	r3, [pc, #584]	; (8015144 <__ieee754_rem_pio2+0x274>)
 8014efa:	429e      	cmp	r6, r3
 8014efc:	dc3b      	bgt.n	8014f76 <__ieee754_rem_pio2+0xa6>
 8014efe:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8014f02:	2d00      	cmp	r5, #0
 8014f04:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8015100 <__ieee754_rem_pio2+0x230>
 8014f08:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8014f0c:	dd19      	ble.n	8014f42 <__ieee754_rem_pio2+0x72>
 8014f0e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8014f12:	429e      	cmp	r6, r3
 8014f14:	d00e      	beq.n	8014f34 <__ieee754_rem_pio2+0x64>
 8014f16:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8015108 <__ieee754_rem_pio2+0x238>
 8014f1a:	ee37 5b46 	vsub.f64	d5, d7, d6
 8014f1e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8014f22:	ed84 5b00 	vstr	d5, [r4]
 8014f26:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014f2a:	ed84 7b02 	vstr	d7, [r4, #8]
 8014f2e:	2001      	movs	r0, #1
 8014f30:	b008      	add	sp, #32
 8014f32:	bd70      	pop	{r4, r5, r6, pc}
 8014f34:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8015110 <__ieee754_rem_pio2+0x240>
 8014f38:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014f3c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8015118 <__ieee754_rem_pio2+0x248>
 8014f40:	e7eb      	b.n	8014f1a <__ieee754_rem_pio2+0x4a>
 8014f42:	429e      	cmp	r6, r3
 8014f44:	ee30 7b06 	vadd.f64	d7, d0, d6
 8014f48:	d00e      	beq.n	8014f68 <__ieee754_rem_pio2+0x98>
 8014f4a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8015108 <__ieee754_rem_pio2+0x238>
 8014f4e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8014f52:	ee37 7b45 	vsub.f64	d7, d7, d5
 8014f56:	ed84 5b00 	vstr	d5, [r4]
 8014f5a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8014f62:	ed84 7b02 	vstr	d7, [r4, #8]
 8014f66:	e7e3      	b.n	8014f30 <__ieee754_rem_pio2+0x60>
 8014f68:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8015110 <__ieee754_rem_pio2+0x240>
 8014f6c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014f70:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8015118 <__ieee754_rem_pio2+0x248>
 8014f74:	e7eb      	b.n	8014f4e <__ieee754_rem_pio2+0x7e>
 8014f76:	4b74      	ldr	r3, [pc, #464]	; (8015148 <__ieee754_rem_pio2+0x278>)
 8014f78:	429e      	cmp	r6, r3
 8014f7a:	dc70      	bgt.n	801505e <__ieee754_rem_pio2+0x18e>
 8014f7c:	f000 fd40 	bl	8015a00 <fabs>
 8014f80:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8014f84:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8015120 <__ieee754_rem_pio2+0x250>
 8014f88:	eea0 7b06 	vfma.f64	d7, d0, d6
 8014f8c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8014f90:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8014f94:	ee17 0a90 	vmov	r0, s15
 8014f98:	eeb1 4b45 	vneg.f64	d4, d5
 8014f9c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8015100 <__ieee754_rem_pio2+0x230>
 8014fa0:	eea5 0b47 	vfms.f64	d0, d5, d7
 8014fa4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8015108 <__ieee754_rem_pio2+0x238>
 8014fa8:	281f      	cmp	r0, #31
 8014faa:	ee25 7b07 	vmul.f64	d7, d5, d7
 8014fae:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014fb2:	dc08      	bgt.n	8014fc6 <__ieee754_rem_pio2+0xf6>
 8014fb4:	4b65      	ldr	r3, [pc, #404]	; (801514c <__ieee754_rem_pio2+0x27c>)
 8014fb6:	1e42      	subs	r2, r0, #1
 8014fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fbc:	42b3      	cmp	r3, r6
 8014fbe:	d002      	beq.n	8014fc6 <__ieee754_rem_pio2+0xf6>
 8014fc0:	ed84 6b00 	vstr	d6, [r4]
 8014fc4:	e026      	b.n	8015014 <__ieee754_rem_pio2+0x144>
 8014fc6:	ee16 3a90 	vmov	r3, s13
 8014fca:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8014fce:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8014fd2:	2b10      	cmp	r3, #16
 8014fd4:	ea4f 5226 	mov.w	r2, r6, asr #20
 8014fd8:	ddf2      	ble.n	8014fc0 <__ieee754_rem_pio2+0xf0>
 8014fda:	eeb0 6b40 	vmov.f64	d6, d0
 8014fde:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8015110 <__ieee754_rem_pio2+0x240>
 8014fe2:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8015118 <__ieee754_rem_pio2+0x248>
 8014fe6:	eea4 6b07 	vfma.f64	d6, d4, d7
 8014fea:	ee30 0b46 	vsub.f64	d0, d0, d6
 8014fee:	eea4 0b07 	vfma.f64	d0, d4, d7
 8014ff2:	eeb0 7b40 	vmov.f64	d7, d0
 8014ff6:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8014ffa:	ee36 3b47 	vsub.f64	d3, d6, d7
 8014ffe:	ee13 3a90 	vmov	r3, s7
 8015002:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8015006:	1ad3      	subs	r3, r2, r3
 8015008:	2b31      	cmp	r3, #49	; 0x31
 801500a:	dc17      	bgt.n	801503c <__ieee754_rem_pio2+0x16c>
 801500c:	eeb0 0b46 	vmov.f64	d0, d6
 8015010:	ed84 3b00 	vstr	d3, [r4]
 8015014:	ed94 6b00 	vldr	d6, [r4]
 8015018:	2d00      	cmp	r5, #0
 801501a:	ee30 0b46 	vsub.f64	d0, d0, d6
 801501e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015022:	ed84 0b02 	vstr	d0, [r4, #8]
 8015026:	da83      	bge.n	8014f30 <__ieee754_rem_pio2+0x60>
 8015028:	eeb1 6b46 	vneg.f64	d6, d6
 801502c:	eeb1 0b40 	vneg.f64	d0, d0
 8015030:	ed84 6b00 	vstr	d6, [r4]
 8015034:	ed84 0b02 	vstr	d0, [r4, #8]
 8015038:	4240      	negs	r0, r0
 801503a:	e779      	b.n	8014f30 <__ieee754_rem_pio2+0x60>
 801503c:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8015128 <__ieee754_rem_pio2+0x258>
 8015040:	eeb0 0b46 	vmov.f64	d0, d6
 8015044:	eea4 0b03 	vfma.f64	d0, d4, d3
 8015048:	ee36 7b40 	vsub.f64	d7, d6, d0
 801504c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8015130 <__ieee754_rem_pio2+0x260>
 8015050:	eea4 7b03 	vfma.f64	d7, d4, d3
 8015054:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8015058:	ee30 6b47 	vsub.f64	d6, d0, d7
 801505c:	e7b0      	b.n	8014fc0 <__ieee754_rem_pio2+0xf0>
 801505e:	4b3c      	ldr	r3, [pc, #240]	; (8015150 <__ieee754_rem_pio2+0x280>)
 8015060:	429e      	cmp	r6, r3
 8015062:	dd06      	ble.n	8015072 <__ieee754_rem_pio2+0x1a2>
 8015064:	ee30 7b40 	vsub.f64	d7, d0, d0
 8015068:	ed80 7b02 	vstr	d7, [r0, #8]
 801506c:	ed80 7b00 	vstr	d7, [r0]
 8015070:	e740      	b.n	8014ef4 <__ieee754_rem_pio2+0x24>
 8015072:	1532      	asrs	r2, r6, #20
 8015074:	ee10 0a10 	vmov	r0, s0
 8015078:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 801507c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8015080:	ec41 0b17 	vmov	d7, r0, r1
 8015084:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8015088:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8015138 <__ieee754_rem_pio2+0x268>
 801508c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8015090:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015094:	ed8d 6b02 	vstr	d6, [sp, #8]
 8015098:	ee27 7b05 	vmul.f64	d7, d7, d5
 801509c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80150a0:	a902      	add	r1, sp, #8
 80150a2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80150a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80150aa:	ed8d 6b04 	vstr	d6, [sp, #16]
 80150ae:	ee27 7b05 	vmul.f64	d7, d7, d5
 80150b2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80150b6:	2603      	movs	r6, #3
 80150b8:	4608      	mov	r0, r1
 80150ba:	ed91 7b04 	vldr	d7, [r1, #16]
 80150be:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80150c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150c6:	4633      	mov	r3, r6
 80150c8:	f1a1 0108 	sub.w	r1, r1, #8
 80150cc:	f106 36ff 	add.w	r6, r6, #4294967295
 80150d0:	d0f3      	beq.n	80150ba <__ieee754_rem_pio2+0x1ea>
 80150d2:	4920      	ldr	r1, [pc, #128]	; (8015154 <__ieee754_rem_pio2+0x284>)
 80150d4:	9101      	str	r1, [sp, #4]
 80150d6:	2102      	movs	r1, #2
 80150d8:	9100      	str	r1, [sp, #0]
 80150da:	4621      	mov	r1, r4
 80150dc:	f000 f8a8 	bl	8015230 <__kernel_rem_pio2>
 80150e0:	2d00      	cmp	r5, #0
 80150e2:	f6bf af25 	bge.w	8014f30 <__ieee754_rem_pio2+0x60>
 80150e6:	ed94 7b00 	vldr	d7, [r4]
 80150ea:	eeb1 7b47 	vneg.f64	d7, d7
 80150ee:	ed84 7b00 	vstr	d7, [r4]
 80150f2:	ed94 7b02 	vldr	d7, [r4, #8]
 80150f6:	eeb1 7b47 	vneg.f64	d7, d7
 80150fa:	ed84 7b02 	vstr	d7, [r4, #8]
 80150fe:	e79b      	b.n	8015038 <__ieee754_rem_pio2+0x168>
 8015100:	54400000 	.word	0x54400000
 8015104:	3ff921fb 	.word	0x3ff921fb
 8015108:	1a626331 	.word	0x1a626331
 801510c:	3dd0b461 	.word	0x3dd0b461
 8015110:	1a600000 	.word	0x1a600000
 8015114:	3dd0b461 	.word	0x3dd0b461
 8015118:	2e037073 	.word	0x2e037073
 801511c:	3ba3198a 	.word	0x3ba3198a
 8015120:	6dc9c883 	.word	0x6dc9c883
 8015124:	3fe45f30 	.word	0x3fe45f30
 8015128:	2e000000 	.word	0x2e000000
 801512c:	3ba3198a 	.word	0x3ba3198a
 8015130:	252049c1 	.word	0x252049c1
 8015134:	397b839a 	.word	0x397b839a
 8015138:	00000000 	.word	0x00000000
 801513c:	41700000 	.word	0x41700000
 8015140:	3fe921fb 	.word	0x3fe921fb
 8015144:	4002d97b 	.word	0x4002d97b
 8015148:	413921fb 	.word	0x413921fb
 801514c:	0801ddd8 	.word	0x0801ddd8
 8015150:	7fefffff 	.word	0x7fefffff
 8015154:	0801de58 	.word	0x0801de58

08015158 <__kernel_cos>:
 8015158:	ee10 1a90 	vmov	r1, s1
 801515c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8015160:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015164:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8015168:	da05      	bge.n	8015176 <__kernel_cos+0x1e>
 801516a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801516e:	ee17 3a90 	vmov	r3, s15
 8015172:	2b00      	cmp	r3, #0
 8015174:	d03d      	beq.n	80151f2 <__kernel_cos+0x9a>
 8015176:	ee20 3b00 	vmul.f64	d3, d0, d0
 801517a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80151f8 <__kernel_cos+0xa0>
 801517e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8015200 <__kernel_cos+0xa8>
 8015182:	eea3 6b07 	vfma.f64	d6, d3, d7
 8015186:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8015208 <__kernel_cos+0xb0>
 801518a:	eea6 7b03 	vfma.f64	d7, d6, d3
 801518e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8015210 <__kernel_cos+0xb8>
 8015192:	eea7 6b03 	vfma.f64	d6, d7, d3
 8015196:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8015218 <__kernel_cos+0xc0>
 801519a:	4b23      	ldr	r3, [pc, #140]	; (8015228 <__kernel_cos+0xd0>)
 801519c:	eea6 7b03 	vfma.f64	d7, d6, d3
 80151a0:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8015220 <__kernel_cos+0xc8>
 80151a4:	4299      	cmp	r1, r3
 80151a6:	eea7 6b03 	vfma.f64	d6, d7, d3
 80151aa:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80151ae:	ee26 5b03 	vmul.f64	d5, d6, d3
 80151b2:	ee23 7b07 	vmul.f64	d7, d3, d7
 80151b6:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80151ba:	eea3 6b05 	vfma.f64	d6, d3, d5
 80151be:	dc04      	bgt.n	80151ca <__kernel_cos+0x72>
 80151c0:	ee37 6b46 	vsub.f64	d6, d7, d6
 80151c4:	ee34 0b46 	vsub.f64	d0, d4, d6
 80151c8:	4770      	bx	lr
 80151ca:	4b18      	ldr	r3, [pc, #96]	; (801522c <__kernel_cos+0xd4>)
 80151cc:	4299      	cmp	r1, r3
 80151ce:	dc0d      	bgt.n	80151ec <__kernel_cos+0x94>
 80151d0:	2200      	movs	r2, #0
 80151d2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80151d6:	ec43 2b15 	vmov	d5, r2, r3
 80151da:	ee34 0b45 	vsub.f64	d0, d4, d5
 80151de:	ee37 7b45 	vsub.f64	d7, d7, d5
 80151e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80151e6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80151ea:	4770      	bx	lr
 80151ec:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80151f0:	e7f3      	b.n	80151da <__kernel_cos+0x82>
 80151f2:	eeb0 0b44 	vmov.f64	d0, d4
 80151f6:	4770      	bx	lr
 80151f8:	be8838d4 	.word	0xbe8838d4
 80151fc:	bda8fae9 	.word	0xbda8fae9
 8015200:	bdb4b1c4 	.word	0xbdb4b1c4
 8015204:	3e21ee9e 	.word	0x3e21ee9e
 8015208:	809c52ad 	.word	0x809c52ad
 801520c:	be927e4f 	.word	0xbe927e4f
 8015210:	19cb1590 	.word	0x19cb1590
 8015214:	3efa01a0 	.word	0x3efa01a0
 8015218:	16c15177 	.word	0x16c15177
 801521c:	bf56c16c 	.word	0xbf56c16c
 8015220:	5555554c 	.word	0x5555554c
 8015224:	3fa55555 	.word	0x3fa55555
 8015228:	3fd33332 	.word	0x3fd33332
 801522c:	3fe90000 	.word	0x3fe90000

08015230 <__kernel_rem_pio2>:
 8015230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015234:	ed2d 8b06 	vpush	{d8-d10}
 8015238:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 801523c:	460f      	mov	r7, r1
 801523e:	9002      	str	r0, [sp, #8]
 8015240:	49c5      	ldr	r1, [pc, #788]	; (8015558 <__kernel_rem_pio2+0x328>)
 8015242:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8015244:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8015248:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 801524c:	9301      	str	r3, [sp, #4]
 801524e:	f112 0f14 	cmn.w	r2, #20
 8015252:	bfa8      	it	ge
 8015254:	2018      	movge	r0, #24
 8015256:	f103 31ff 	add.w	r1, r3, #4294967295
 801525a:	bfb8      	it	lt
 801525c:	2000      	movlt	r0, #0
 801525e:	f06f 0417 	mvn.w	r4, #23
 8015262:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8015540 <__kernel_rem_pio2+0x310>
 8015266:	bfa4      	itt	ge
 8015268:	f1a2 0a03 	subge.w	sl, r2, #3
 801526c:	fb9a f0f0 	sdivge	r0, sl, r0
 8015270:	fb00 4404 	mla	r4, r0, r4, r4
 8015274:	1a46      	subs	r6, r0, r1
 8015276:	4414      	add	r4, r2
 8015278:	eb09 0c01 	add.w	ip, r9, r1
 801527c:	ad1a      	add	r5, sp, #104	; 0x68
 801527e:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8015282:	2200      	movs	r2, #0
 8015284:	4562      	cmp	r2, ip
 8015286:	dd10      	ble.n	80152aa <__kernel_rem_pio2+0x7a>
 8015288:	9a01      	ldr	r2, [sp, #4]
 801528a:	ab1a      	add	r3, sp, #104	; 0x68
 801528c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8015290:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8015294:	f04f 0c00 	mov.w	ip, #0
 8015298:	45cc      	cmp	ip, r9
 801529a:	dc26      	bgt.n	80152ea <__kernel_rem_pio2+0xba>
 801529c:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8015540 <__kernel_rem_pio2+0x310>
 80152a0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80152a4:	4616      	mov	r6, r2
 80152a6:	2500      	movs	r5, #0
 80152a8:	e015      	b.n	80152d6 <__kernel_rem_pio2+0xa6>
 80152aa:	42d6      	cmn	r6, r2
 80152ac:	d409      	bmi.n	80152c2 <__kernel_rem_pio2+0x92>
 80152ae:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 80152b2:	ee07 3a90 	vmov	s15, r3
 80152b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80152ba:	eca5 7b02 	vstmia	r5!, {d7}
 80152be:	3201      	adds	r2, #1
 80152c0:	e7e0      	b.n	8015284 <__kernel_rem_pio2+0x54>
 80152c2:	eeb0 7b46 	vmov.f64	d7, d6
 80152c6:	e7f8      	b.n	80152ba <__kernel_rem_pio2+0x8a>
 80152c8:	ecb8 5b02 	vldmia	r8!, {d5}
 80152cc:	ed96 6b00 	vldr	d6, [r6]
 80152d0:	3501      	adds	r5, #1
 80152d2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80152d6:	428d      	cmp	r5, r1
 80152d8:	f1a6 0608 	sub.w	r6, r6, #8
 80152dc:	ddf4      	ble.n	80152c8 <__kernel_rem_pio2+0x98>
 80152de:	ecaa 7b02 	vstmia	sl!, {d7}
 80152e2:	f10c 0c01 	add.w	ip, ip, #1
 80152e6:	3208      	adds	r2, #8
 80152e8:	e7d6      	b.n	8015298 <__kernel_rem_pio2+0x68>
 80152ea:	ab06      	add	r3, sp, #24
 80152ec:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8015548 <__kernel_rem_pio2+0x318>
 80152f0:	ed9f ab97 	vldr	d10, [pc, #604]	; 8015550 <__kernel_rem_pio2+0x320>
 80152f4:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80152f8:	9303      	str	r3, [sp, #12]
 80152fa:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 80152fe:	464d      	mov	r5, r9
 8015300:	00eb      	lsls	r3, r5, #3
 8015302:	9304      	str	r3, [sp, #16]
 8015304:	ab92      	add	r3, sp, #584	; 0x248
 8015306:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 801530a:	f10d 0b18 	add.w	fp, sp, #24
 801530e:	ab6a      	add	r3, sp, #424	; 0x1a8
 8015310:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8015314:	465e      	mov	r6, fp
 8015316:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 801531a:	4628      	mov	r0, r5
 801531c:	2800      	cmp	r0, #0
 801531e:	f1a2 0208 	sub.w	r2, r2, #8
 8015322:	dc4c      	bgt.n	80153be <__kernel_rem_pio2+0x18e>
 8015324:	4620      	mov	r0, r4
 8015326:	9105      	str	r1, [sp, #20]
 8015328:	f000 fbf2 	bl	8015b10 <scalbn>
 801532c:	eeb0 8b40 	vmov.f64	d8, d0
 8015330:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8015334:	ee28 0b00 	vmul.f64	d0, d8, d0
 8015338:	f000 fb6e 	bl	8015a18 <floor>
 801533c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8015340:	eea0 8b47 	vfms.f64	d8, d0, d7
 8015344:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8015348:	2c00      	cmp	r4, #0
 801534a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 801534e:	ee17 8a90 	vmov	r8, s15
 8015352:	ee38 8b40 	vsub.f64	d8, d8, d0
 8015356:	9905      	ldr	r1, [sp, #20]
 8015358:	dd43      	ble.n	80153e2 <__kernel_rem_pio2+0x1b2>
 801535a:	1e68      	subs	r0, r5, #1
 801535c:	ab06      	add	r3, sp, #24
 801535e:	f1c4 0c18 	rsb	ip, r4, #24
 8015362:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8015366:	fa46 f20c 	asr.w	r2, r6, ip
 801536a:	4490      	add	r8, r2
 801536c:	fa02 f20c 	lsl.w	r2, r2, ip
 8015370:	1ab6      	subs	r6, r6, r2
 8015372:	f1c4 0217 	rsb	r2, r4, #23
 8015376:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801537a:	4116      	asrs	r6, r2
 801537c:	2e00      	cmp	r6, #0
 801537e:	dd3f      	ble.n	8015400 <__kernel_rem_pio2+0x1d0>
 8015380:	f04f 0c00 	mov.w	ip, #0
 8015384:	f108 0801 	add.w	r8, r8, #1
 8015388:	4660      	mov	r0, ip
 801538a:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 801538e:	4565      	cmp	r5, ip
 8015390:	dc6e      	bgt.n	8015470 <__kernel_rem_pio2+0x240>
 8015392:	2c00      	cmp	r4, #0
 8015394:	dd04      	ble.n	80153a0 <__kernel_rem_pio2+0x170>
 8015396:	2c01      	cmp	r4, #1
 8015398:	d07f      	beq.n	801549a <__kernel_rem_pio2+0x26a>
 801539a:	2c02      	cmp	r4, #2
 801539c:	f000 8087 	beq.w	80154ae <__kernel_rem_pio2+0x27e>
 80153a0:	2e02      	cmp	r6, #2
 80153a2:	d12d      	bne.n	8015400 <__kernel_rem_pio2+0x1d0>
 80153a4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80153a8:	ee30 8b48 	vsub.f64	d8, d0, d8
 80153ac:	b340      	cbz	r0, 8015400 <__kernel_rem_pio2+0x1d0>
 80153ae:	4620      	mov	r0, r4
 80153b0:	9105      	str	r1, [sp, #20]
 80153b2:	f000 fbad 	bl	8015b10 <scalbn>
 80153b6:	9905      	ldr	r1, [sp, #20]
 80153b8:	ee38 8b40 	vsub.f64	d8, d8, d0
 80153bc:	e020      	b.n	8015400 <__kernel_rem_pio2+0x1d0>
 80153be:	ee20 7b09 	vmul.f64	d7, d0, d9
 80153c2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80153c6:	3801      	subs	r0, #1
 80153c8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80153cc:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80153d0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80153d4:	eca6 0a01 	vstmia	r6!, {s0}
 80153d8:	ed92 0b00 	vldr	d0, [r2]
 80153dc:	ee37 0b00 	vadd.f64	d0, d7, d0
 80153e0:	e79c      	b.n	801531c <__kernel_rem_pio2+0xec>
 80153e2:	d105      	bne.n	80153f0 <__kernel_rem_pio2+0x1c0>
 80153e4:	1e6a      	subs	r2, r5, #1
 80153e6:	ab06      	add	r3, sp, #24
 80153e8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 80153ec:	15f6      	asrs	r6, r6, #23
 80153ee:	e7c5      	b.n	801537c <__kernel_rem_pio2+0x14c>
 80153f0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80153f4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80153f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153fc:	da36      	bge.n	801546c <__kernel_rem_pio2+0x23c>
 80153fe:	2600      	movs	r6, #0
 8015400:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8015404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015408:	f040 80aa 	bne.w	8015560 <__kernel_rem_pio2+0x330>
 801540c:	f105 3bff 	add.w	fp, r5, #4294967295
 8015410:	4658      	mov	r0, fp
 8015412:	2200      	movs	r2, #0
 8015414:	4548      	cmp	r0, r9
 8015416:	da52      	bge.n	80154be <__kernel_rem_pio2+0x28e>
 8015418:	2a00      	cmp	r2, #0
 801541a:	f000 8081 	beq.w	8015520 <__kernel_rem_pio2+0x2f0>
 801541e:	ab06      	add	r3, sp, #24
 8015420:	3c18      	subs	r4, #24
 8015422:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8015426:	2b00      	cmp	r3, #0
 8015428:	f000 8087 	beq.w	801553a <__kernel_rem_pio2+0x30a>
 801542c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8015430:	4620      	mov	r0, r4
 8015432:	f000 fb6d 	bl	8015b10 <scalbn>
 8015436:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 801543a:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8015548 <__kernel_rem_pio2+0x318>
 801543e:	a96a      	add	r1, sp, #424	; 0x1a8
 8015440:	f103 0208 	add.w	r2, r3, #8
 8015444:	1888      	adds	r0, r1, r2
 8015446:	4659      	mov	r1, fp
 8015448:	2900      	cmp	r1, #0
 801544a:	f280 80b7 	bge.w	80155bc <__kernel_rem_pio2+0x38c>
 801544e:	4659      	mov	r1, fp
 8015450:	2900      	cmp	r1, #0
 8015452:	f2c0 80d5 	blt.w	8015600 <__kernel_rem_pio2+0x3d0>
 8015456:	a86a      	add	r0, sp, #424	; 0x1a8
 8015458:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 801545c:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8015540 <__kernel_rem_pio2+0x310>
 8015460:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801555c <__kernel_rem_pio2+0x32c>
 8015464:	2400      	movs	r4, #0
 8015466:	ebab 0001 	sub.w	r0, fp, r1
 801546a:	e0be      	b.n	80155ea <__kernel_rem_pio2+0x3ba>
 801546c:	2602      	movs	r6, #2
 801546e:	e787      	b.n	8015380 <__kernel_rem_pio2+0x150>
 8015470:	f8db 2000 	ldr.w	r2, [fp]
 8015474:	b958      	cbnz	r0, 801548e <__kernel_rem_pio2+0x25e>
 8015476:	b122      	cbz	r2, 8015482 <__kernel_rem_pio2+0x252>
 8015478:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 801547c:	f8cb 2000 	str.w	r2, [fp]
 8015480:	2201      	movs	r2, #1
 8015482:	f10c 0c01 	add.w	ip, ip, #1
 8015486:	f10b 0b04 	add.w	fp, fp, #4
 801548a:	4610      	mov	r0, r2
 801548c:	e77f      	b.n	801538e <__kernel_rem_pio2+0x15e>
 801548e:	ebae 0202 	sub.w	r2, lr, r2
 8015492:	f8cb 2000 	str.w	r2, [fp]
 8015496:	4602      	mov	r2, r0
 8015498:	e7f3      	b.n	8015482 <__kernel_rem_pio2+0x252>
 801549a:	f105 3cff 	add.w	ip, r5, #4294967295
 801549e:	ab06      	add	r3, sp, #24
 80154a0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80154a4:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80154a8:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 80154ac:	e778      	b.n	80153a0 <__kernel_rem_pio2+0x170>
 80154ae:	f105 3cff 	add.w	ip, r5, #4294967295
 80154b2:	ab06      	add	r3, sp, #24
 80154b4:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80154b8:	f3c2 0215 	ubfx	r2, r2, #0, #22
 80154bc:	e7f4      	b.n	80154a8 <__kernel_rem_pio2+0x278>
 80154be:	ab06      	add	r3, sp, #24
 80154c0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80154c4:	3801      	subs	r0, #1
 80154c6:	431a      	orrs	r2, r3
 80154c8:	e7a4      	b.n	8015414 <__kernel_rem_pio2+0x1e4>
 80154ca:	f10c 0c01 	add.w	ip, ip, #1
 80154ce:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80154d2:	2800      	cmp	r0, #0
 80154d4:	d0f9      	beq.n	80154ca <__kernel_rem_pio2+0x29a>
 80154d6:	9b04      	ldr	r3, [sp, #16]
 80154d8:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80154dc:	eb0d 0203 	add.w	r2, sp, r3
 80154e0:	9b01      	ldr	r3, [sp, #4]
 80154e2:	18e8      	adds	r0, r5, r3
 80154e4:	ab1a      	add	r3, sp, #104	; 0x68
 80154e6:	1c6e      	adds	r6, r5, #1
 80154e8:	3a98      	subs	r2, #152	; 0x98
 80154ea:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80154ee:	4465      	add	r5, ip
 80154f0:	42b5      	cmp	r5, r6
 80154f2:	f6ff af05 	blt.w	8015300 <__kernel_rem_pio2+0xd0>
 80154f6:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 80154fa:	f8dd e008 	ldr.w	lr, [sp, #8]
 80154fe:	ee07 3a90 	vmov	s15, r3
 8015502:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015506:	f04f 0c00 	mov.w	ip, #0
 801550a:	eca0 7b02 	vstmia	r0!, {d7}
 801550e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8015540 <__kernel_rem_pio2+0x310>
 8015512:	4680      	mov	r8, r0
 8015514:	458c      	cmp	ip, r1
 8015516:	dd07      	ble.n	8015528 <__kernel_rem_pio2+0x2f8>
 8015518:	eca2 7b02 	vstmia	r2!, {d7}
 801551c:	3601      	adds	r6, #1
 801551e:	e7e7      	b.n	80154f0 <__kernel_rem_pio2+0x2c0>
 8015520:	9a03      	ldr	r2, [sp, #12]
 8015522:	f04f 0c01 	mov.w	ip, #1
 8015526:	e7d2      	b.n	80154ce <__kernel_rem_pio2+0x29e>
 8015528:	ecbe 5b02 	vldmia	lr!, {d5}
 801552c:	ed38 6b02 	vldmdb	r8!, {d6}
 8015530:	f10c 0c01 	add.w	ip, ip, #1
 8015534:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015538:	e7ec      	b.n	8015514 <__kernel_rem_pio2+0x2e4>
 801553a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801553e:	e76e      	b.n	801541e <__kernel_rem_pio2+0x1ee>
	...
 801554c:	3e700000 	.word	0x3e700000
 8015550:	00000000 	.word	0x00000000
 8015554:	41700000 	.word	0x41700000
 8015558:	0801dfa0 	.word	0x0801dfa0
 801555c:	0801df60 	.word	0x0801df60
 8015560:	4260      	negs	r0, r4
 8015562:	eeb0 0b48 	vmov.f64	d0, d8
 8015566:	f000 fad3 	bl	8015b10 <scalbn>
 801556a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8015748 <__kernel_rem_pio2+0x518>
 801556e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8015572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015576:	db18      	blt.n	80155aa <__kernel_rem_pio2+0x37a>
 8015578:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8015750 <__kernel_rem_pio2+0x520>
 801557c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015580:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8015584:	aa06      	add	r2, sp, #24
 8015586:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801558a:	eea5 0b46 	vfms.f64	d0, d5, d6
 801558e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015592:	f105 0b01 	add.w	fp, r5, #1
 8015596:	ee10 3a10 	vmov	r3, s0
 801559a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 801559e:	ee17 3a10 	vmov	r3, s14
 80155a2:	3418      	adds	r4, #24
 80155a4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 80155a8:	e740      	b.n	801542c <__kernel_rem_pio2+0x1fc>
 80155aa:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80155ae:	aa06      	add	r2, sp, #24
 80155b0:	ee10 3a10 	vmov	r3, s0
 80155b4:	46ab      	mov	fp, r5
 80155b6:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80155ba:	e737      	b.n	801542c <__kernel_rem_pio2+0x1fc>
 80155bc:	ac06      	add	r4, sp, #24
 80155be:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 80155c2:	9401      	str	r4, [sp, #4]
 80155c4:	ee07 4a90 	vmov	s15, r4
 80155c8:	3901      	subs	r1, #1
 80155ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80155ce:	ee27 7b00 	vmul.f64	d7, d7, d0
 80155d2:	ee20 0b06 	vmul.f64	d0, d0, d6
 80155d6:	ed20 7b02 	vstmdb	r0!, {d7}
 80155da:	e735      	b.n	8015448 <__kernel_rem_pio2+0x218>
 80155dc:	ecbc 5b02 	vldmia	ip!, {d5}
 80155e0:	ecb5 6b02 	vldmia	r5!, {d6}
 80155e4:	3401      	adds	r4, #1
 80155e6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80155ea:	454c      	cmp	r4, r9
 80155ec:	dc01      	bgt.n	80155f2 <__kernel_rem_pio2+0x3c2>
 80155ee:	4284      	cmp	r4, r0
 80155f0:	ddf4      	ble.n	80155dc <__kernel_rem_pio2+0x3ac>
 80155f2:	ac42      	add	r4, sp, #264	; 0x108
 80155f4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80155f8:	ed80 7b00 	vstr	d7, [r0]
 80155fc:	3901      	subs	r1, #1
 80155fe:	e727      	b.n	8015450 <__kernel_rem_pio2+0x220>
 8015600:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8015602:	2902      	cmp	r1, #2
 8015604:	dc0a      	bgt.n	801561c <__kernel_rem_pio2+0x3ec>
 8015606:	2900      	cmp	r1, #0
 8015608:	dc2c      	bgt.n	8015664 <__kernel_rem_pio2+0x434>
 801560a:	d045      	beq.n	8015698 <__kernel_rem_pio2+0x468>
 801560c:	f008 0007 	and.w	r0, r8, #7
 8015610:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8015614:	ecbd 8b06 	vpop	{d8-d10}
 8015618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801561c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 801561e:	2a03      	cmp	r2, #3
 8015620:	d1f4      	bne.n	801560c <__kernel_rem_pio2+0x3dc>
 8015622:	aa42      	add	r2, sp, #264	; 0x108
 8015624:	4413      	add	r3, r2
 8015626:	461a      	mov	r2, r3
 8015628:	4619      	mov	r1, r3
 801562a:	4658      	mov	r0, fp
 801562c:	2800      	cmp	r0, #0
 801562e:	f1a1 0108 	sub.w	r1, r1, #8
 8015632:	dc54      	bgt.n	80156de <__kernel_rem_pio2+0x4ae>
 8015634:	4659      	mov	r1, fp
 8015636:	2901      	cmp	r1, #1
 8015638:	f1a2 0208 	sub.w	r2, r2, #8
 801563c:	dc5f      	bgt.n	80156fe <__kernel_rem_pio2+0x4ce>
 801563e:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8015758 <__kernel_rem_pio2+0x528>
 8015642:	3308      	adds	r3, #8
 8015644:	f1bb 0f01 	cmp.w	fp, #1
 8015648:	dc69      	bgt.n	801571e <__kernel_rem_pio2+0x4ee>
 801564a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 801564e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8015652:	2e00      	cmp	r6, #0
 8015654:	d16a      	bne.n	801572c <__kernel_rem_pio2+0x4fc>
 8015656:	ed87 5b00 	vstr	d5, [r7]
 801565a:	ed87 6b02 	vstr	d6, [r7, #8]
 801565e:	ed87 7b04 	vstr	d7, [r7, #16]
 8015662:	e7d3      	b.n	801560c <__kernel_rem_pio2+0x3dc>
 8015664:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8015758 <__kernel_rem_pio2+0x528>
 8015668:	ab42      	add	r3, sp, #264	; 0x108
 801566a:	441a      	add	r2, r3
 801566c:	465b      	mov	r3, fp
 801566e:	2b00      	cmp	r3, #0
 8015670:	da26      	bge.n	80156c0 <__kernel_rem_pio2+0x490>
 8015672:	b35e      	cbz	r6, 80156cc <__kernel_rem_pio2+0x49c>
 8015674:	eeb1 7b46 	vneg.f64	d7, d6
 8015678:	ed87 7b00 	vstr	d7, [r7]
 801567c:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8015680:	aa44      	add	r2, sp, #272	; 0x110
 8015682:	2301      	movs	r3, #1
 8015684:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015688:	459b      	cmp	fp, r3
 801568a:	da22      	bge.n	80156d2 <__kernel_rem_pio2+0x4a2>
 801568c:	b10e      	cbz	r6, 8015692 <__kernel_rem_pio2+0x462>
 801568e:	eeb1 7b47 	vneg.f64	d7, d7
 8015692:	ed87 7b02 	vstr	d7, [r7, #8]
 8015696:	e7b9      	b.n	801560c <__kernel_rem_pio2+0x3dc>
 8015698:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8015758 <__kernel_rem_pio2+0x528>
 801569c:	ab42      	add	r3, sp, #264	; 0x108
 801569e:	441a      	add	r2, r3
 80156a0:	f1bb 0f00 	cmp.w	fp, #0
 80156a4:	da05      	bge.n	80156b2 <__kernel_rem_pio2+0x482>
 80156a6:	b10e      	cbz	r6, 80156ac <__kernel_rem_pio2+0x47c>
 80156a8:	eeb1 7b47 	vneg.f64	d7, d7
 80156ac:	ed87 7b00 	vstr	d7, [r7]
 80156b0:	e7ac      	b.n	801560c <__kernel_rem_pio2+0x3dc>
 80156b2:	ed32 6b02 	vldmdb	r2!, {d6}
 80156b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80156ba:	ee37 7b06 	vadd.f64	d7, d7, d6
 80156be:	e7ef      	b.n	80156a0 <__kernel_rem_pio2+0x470>
 80156c0:	ed32 7b02 	vldmdb	r2!, {d7}
 80156c4:	3b01      	subs	r3, #1
 80156c6:	ee36 6b07 	vadd.f64	d6, d6, d7
 80156ca:	e7d0      	b.n	801566e <__kernel_rem_pio2+0x43e>
 80156cc:	eeb0 7b46 	vmov.f64	d7, d6
 80156d0:	e7d2      	b.n	8015678 <__kernel_rem_pio2+0x448>
 80156d2:	ecb2 6b02 	vldmia	r2!, {d6}
 80156d6:	3301      	adds	r3, #1
 80156d8:	ee37 7b06 	vadd.f64	d7, d7, d6
 80156dc:	e7d4      	b.n	8015688 <__kernel_rem_pio2+0x458>
 80156de:	ed91 7b00 	vldr	d7, [r1]
 80156e2:	ed91 5b02 	vldr	d5, [r1, #8]
 80156e6:	3801      	subs	r0, #1
 80156e8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80156ec:	ee37 7b46 	vsub.f64	d7, d7, d6
 80156f0:	ed81 6b00 	vstr	d6, [r1]
 80156f4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80156f8:	ed81 7b02 	vstr	d7, [r1, #8]
 80156fc:	e796      	b.n	801562c <__kernel_rem_pio2+0x3fc>
 80156fe:	ed92 7b00 	vldr	d7, [r2]
 8015702:	ed92 5b02 	vldr	d5, [r2, #8]
 8015706:	3901      	subs	r1, #1
 8015708:	ee37 6b05 	vadd.f64	d6, d7, d5
 801570c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015710:	ed82 6b00 	vstr	d6, [r2]
 8015714:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015718:	ed82 7b02 	vstr	d7, [r2, #8]
 801571c:	e78b      	b.n	8015636 <__kernel_rem_pio2+0x406>
 801571e:	ed33 6b02 	vldmdb	r3!, {d6}
 8015722:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015726:	ee37 7b06 	vadd.f64	d7, d7, d6
 801572a:	e78b      	b.n	8015644 <__kernel_rem_pio2+0x414>
 801572c:	eeb1 5b45 	vneg.f64	d5, d5
 8015730:	eeb1 6b46 	vneg.f64	d6, d6
 8015734:	ed87 5b00 	vstr	d5, [r7]
 8015738:	eeb1 7b47 	vneg.f64	d7, d7
 801573c:	ed87 6b02 	vstr	d6, [r7, #8]
 8015740:	e78d      	b.n	801565e <__kernel_rem_pio2+0x42e>
 8015742:	bf00      	nop
 8015744:	f3af 8000 	nop.w
 8015748:	00000000 	.word	0x00000000
 801574c:	41700000 	.word	0x41700000
 8015750:	00000000 	.word	0x00000000
 8015754:	3e700000 	.word	0x3e700000
	...

08015760 <__kernel_sin>:
 8015760:	ee10 3a90 	vmov	r3, s1
 8015764:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015768:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801576c:	da04      	bge.n	8015778 <__kernel_sin+0x18>
 801576e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8015772:	ee17 3a90 	vmov	r3, s15
 8015776:	b35b      	cbz	r3, 80157d0 <__kernel_sin+0x70>
 8015778:	ee20 6b00 	vmul.f64	d6, d0, d0
 801577c:	ee20 5b06 	vmul.f64	d5, d0, d6
 8015780:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80157d8 <__kernel_sin+0x78>
 8015784:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80157e0 <__kernel_sin+0x80>
 8015788:	eea6 4b07 	vfma.f64	d4, d6, d7
 801578c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80157e8 <__kernel_sin+0x88>
 8015790:	eea4 7b06 	vfma.f64	d7, d4, d6
 8015794:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80157f0 <__kernel_sin+0x90>
 8015798:	eea7 4b06 	vfma.f64	d4, d7, d6
 801579c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80157f8 <__kernel_sin+0x98>
 80157a0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80157a4:	b930      	cbnz	r0, 80157b4 <__kernel_sin+0x54>
 80157a6:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8015800 <__kernel_sin+0xa0>
 80157aa:	eea6 4b07 	vfma.f64	d4, d6, d7
 80157ae:	eea4 0b05 	vfma.f64	d0, d4, d5
 80157b2:	4770      	bx	lr
 80157b4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80157b8:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80157bc:	eea1 7b04 	vfma.f64	d7, d1, d4
 80157c0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80157c4:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8015808 <__kernel_sin+0xa8>
 80157c8:	eea5 1b07 	vfma.f64	d1, d5, d7
 80157cc:	ee30 0b41 	vsub.f64	d0, d0, d1
 80157d0:	4770      	bx	lr
 80157d2:	bf00      	nop
 80157d4:	f3af 8000 	nop.w
 80157d8:	5acfd57c 	.word	0x5acfd57c
 80157dc:	3de5d93a 	.word	0x3de5d93a
 80157e0:	8a2b9ceb 	.word	0x8a2b9ceb
 80157e4:	be5ae5e6 	.word	0xbe5ae5e6
 80157e8:	57b1fe7d 	.word	0x57b1fe7d
 80157ec:	3ec71de3 	.word	0x3ec71de3
 80157f0:	19c161d5 	.word	0x19c161d5
 80157f4:	bf2a01a0 	.word	0xbf2a01a0
 80157f8:	1110f8a6 	.word	0x1110f8a6
 80157fc:	3f811111 	.word	0x3f811111
 8015800:	55555549 	.word	0x55555549
 8015804:	bfc55555 	.word	0xbfc55555
 8015808:	55555549 	.word	0x55555549
 801580c:	3fc55555 	.word	0x3fc55555

08015810 <log>:
 8015810:	b470      	push	{r4, r5, r6}
 8015812:	ee10 1a90 	vmov	r1, s1
 8015816:	ee10 2a10 	vmov	r2, s0
 801581a:	f04f 34ff 	mov.w	r4, #4294967295
 801581e:	4294      	cmp	r4, r2
 8015820:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 8015824:	4c72      	ldr	r4, [pc, #456]	; (80159f0 <log+0x1e0>)
 8015826:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 801582a:	eb74 0000 	sbcs.w	r0, r4, r0
 801582e:	ed2d 8b02 	vpush	{d8}
 8015832:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8015836:	d35c      	bcc.n	80158f2 <log+0xe2>
 8015838:	4b6e      	ldr	r3, [pc, #440]	; (80159f4 <log+0x1e4>)
 801583a:	4299      	cmp	r1, r3
 801583c:	bf08      	it	eq
 801583e:	2a00      	cmpeq	r2, #0
 8015840:	f000 80c6 	beq.w	80159d0 <log+0x1c0>
 8015844:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8015848:	ee30 0b47 	vsub.f64	d0, d0, d7
 801584c:	4b6a      	ldr	r3, [pc, #424]	; (80159f8 <log+0x1e8>)
 801584e:	ee20 2b00 	vmul.f64	d2, d0, d0
 8015852:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8015856:	ee20 4b02 	vmul.f64	d4, d0, d2
 801585a:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 801585e:	eea6 7b00 	vfma.f64	d7, d6, d0
 8015862:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 8015866:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 801586a:	eea6 7b02 	vfma.f64	d7, d6, d2
 801586e:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8015872:	eea5 6b00 	vfma.f64	d6, d5, d0
 8015876:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 801587a:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 801587e:	eea5 6b02 	vfma.f64	d6, d5, d2
 8015882:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 8015886:	eea3 5b00 	vfma.f64	d5, d3, d0
 801588a:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 801588e:	eea3 5b02 	vfma.f64	d5, d3, d2
 8015892:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 8015896:	eeb0 2b40 	vmov.f64	d2, d0
 801589a:	eea3 5b04 	vfma.f64	d5, d3, d4
 801589e:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 80158a2:	eea5 6b04 	vfma.f64	d6, d5, d4
 80158a6:	eea6 7b04 	vfma.f64	d7, d6, d4
 80158aa:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 80159d8 <log+0x1c8>
 80158ae:	eeb0 1b47 	vmov.f64	d1, d7
 80158b2:	eeb0 5b40 	vmov.f64	d5, d0
 80158b6:	eea0 5b06 	vfma.f64	d5, d0, d6
 80158ba:	eea0 5b46 	vfms.f64	d5, d0, d6
 80158be:	ee30 8b45 	vsub.f64	d8, d0, d5
 80158c2:	ee25 7b05 	vmul.f64	d7, d5, d5
 80158c6:	ee30 5b05 	vadd.f64	d5, d0, d5
 80158ca:	eea7 2b03 	vfma.f64	d2, d7, d3
 80158ce:	ee30 6b42 	vsub.f64	d6, d0, d2
 80158d2:	eea7 6b03 	vfma.f64	d6, d7, d3
 80158d6:	ee23 3b08 	vmul.f64	d3, d3, d8
 80158da:	eea3 6b05 	vfma.f64	d6, d3, d5
 80158de:	eeb0 0b46 	vmov.f64	d0, d6
 80158e2:	eea1 0b04 	vfma.f64	d0, d1, d4
 80158e6:	ee32 0b00 	vadd.f64	d0, d2, d0
 80158ea:	ecbd 8b02 	vpop	{d8}
 80158ee:	bc70      	pop	{r4, r5, r6}
 80158f0:	4770      	bx	lr
 80158f2:	f1a3 0410 	sub.w	r4, r3, #16
 80158f6:	f647 70df 	movw	r0, #32735	; 0x7fdf
 80158fa:	4284      	cmp	r4, r0
 80158fc:	d923      	bls.n	8015946 <log+0x136>
 80158fe:	1894      	adds	r4, r2, r2
 8015900:	eb41 0001 	adc.w	r0, r1, r1
 8015904:	4320      	orrs	r0, r4
 8015906:	d105      	bne.n	8015914 <log+0x104>
 8015908:	ecbd 8b02 	vpop	{d8}
 801590c:	2001      	movs	r0, #1
 801590e:	bc70      	pop	{r4, r5, r6}
 8015910:	f7ff b95e 	b.w	8014bd0 <__math_divzero>
 8015914:	4839      	ldr	r0, [pc, #228]	; (80159fc <log+0x1ec>)
 8015916:	4281      	cmp	r1, r0
 8015918:	bf08      	it	eq
 801591a:	2a00      	cmpeq	r2, #0
 801591c:	d0e5      	beq.n	80158ea <log+0xda>
 801591e:	041a      	lsls	r2, r3, #16
 8015920:	d404      	bmi.n	801592c <log+0x11c>
 8015922:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 8015926:	ea32 0303 	bics.w	r3, r2, r3
 801592a:	d104      	bne.n	8015936 <log+0x126>
 801592c:	ecbd 8b02 	vpop	{d8}
 8015930:	bc70      	pop	{r4, r5, r6}
 8015932:	f7ff b965 	b.w	8014c00 <__math_invalid>
 8015936:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 80159e0 <log+0x1d0>
 801593a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801593e:	ec53 2b17 	vmov	r2, r3, d7
 8015942:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8015946:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 801594a:	f503 13d0 	add.w	r3, r3, #1703936	; 0x1a0000
 801594e:	0d1e      	lsrs	r6, r3, #20
 8015950:	1e14      	subs	r4, r2, #0
 8015952:	4a29      	ldr	r2, [pc, #164]	; (80159f8 <log+0x1e8>)
 8015954:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 8015958:	f3c3 3046 	ubfx	r0, r3, #13, #7
 801595c:	0536      	lsls	r6, r6, #20
 801595e:	1b8d      	subs	r5, r1, r6
 8015960:	eb02 1100 	add.w	r1, r2, r0, lsl #4
 8015964:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 8015968:	ec45 4b16 	vmov	d6, r4, r5
 801596c:	151b      	asrs	r3, r3, #20
 801596e:	eea6 5b07 	vfma.f64	d5, d6, d7
 8015972:	ee07 3a90 	vmov	s15, r3
 8015976:	ee25 2b05 	vmul.f64	d2, d5, d5
 801597a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801597e:	ed92 4b00 	vldr	d4, [r2]
 8015982:	ee25 1b02 	vmul.f64	d1, d5, d2
 8015986:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 801598a:	eea4 7b06 	vfma.f64	d7, d4, d6
 801598e:	ee35 4b07 	vadd.f64	d4, d5, d7
 8015992:	ee37 0b44 	vsub.f64	d0, d7, d4
 8015996:	ed92 7b02 	vldr	d7, [r2, #8]
 801599a:	ee30 0b05 	vadd.f64	d0, d0, d5
 801599e:	eea7 0b06 	vfma.f64	d0, d7, d6
 80159a2:	ed92 7b04 	vldr	d7, [r2, #16]
 80159a6:	ed92 6b08 	vldr	d6, [r2, #32]
 80159aa:	eea7 0b02 	vfma.f64	d0, d7, d2
 80159ae:	ed92 7b06 	vldr	d7, [r2, #24]
 80159b2:	ed92 3b0c 	vldr	d3, [r2, #48]	; 0x30
 80159b6:	eea6 7b05 	vfma.f64	d7, d6, d5
 80159ba:	ed92 6b0a 	vldr	d6, [r2, #40]	; 0x28
 80159be:	eea3 6b05 	vfma.f64	d6, d3, d5
 80159c2:	eea6 7b02 	vfma.f64	d7, d6, d2
 80159c6:	eea1 0b07 	vfma.f64	d0, d1, d7
 80159ca:	ee30 0b04 	vadd.f64	d0, d0, d4
 80159ce:	e78c      	b.n	80158ea <log+0xda>
 80159d0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80159e8 <log+0x1d8>
 80159d4:	e789      	b.n	80158ea <log+0xda>
 80159d6:	bf00      	nop
 80159d8:	00000000 	.word	0x00000000
 80159dc:	41a00000 	.word	0x41a00000
 80159e0:	00000000 	.word	0x00000000
 80159e4:	43300000 	.word	0x43300000
	...
 80159f0:	000308ff 	.word	0x000308ff
 80159f4:	3ff00000 	.word	0x3ff00000
 80159f8:	0801dfb0 	.word	0x0801dfb0
 80159fc:	7ff00000 	.word	0x7ff00000

08015a00 <fabs>:
 8015a00:	ec51 0b10 	vmov	r0, r1, d0
 8015a04:	ee10 2a10 	vmov	r2, s0
 8015a08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015a0c:	ec43 2b10 	vmov	d0, r2, r3
 8015a10:	4770      	bx	lr
 8015a12:	0000      	movs	r0, r0
 8015a14:	0000      	movs	r0, r0
	...

08015a18 <floor>:
 8015a18:	ee10 1a90 	vmov	r1, s1
 8015a1c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015a20:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8015a24:	2b13      	cmp	r3, #19
 8015a26:	b530      	push	{r4, r5, lr}
 8015a28:	ee10 0a10 	vmov	r0, s0
 8015a2c:	ee10 5a10 	vmov	r5, s0
 8015a30:	dc31      	bgt.n	8015a96 <floor+0x7e>
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	da15      	bge.n	8015a62 <floor+0x4a>
 8015a36:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8015af0 <floor+0xd8>
 8015a3a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015a3e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a46:	dd07      	ble.n	8015a58 <floor+0x40>
 8015a48:	2900      	cmp	r1, #0
 8015a4a:	da4e      	bge.n	8015aea <floor+0xd2>
 8015a4c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015a50:	4318      	orrs	r0, r3
 8015a52:	d001      	beq.n	8015a58 <floor+0x40>
 8015a54:	4928      	ldr	r1, [pc, #160]	; (8015af8 <floor+0xe0>)
 8015a56:	2000      	movs	r0, #0
 8015a58:	460b      	mov	r3, r1
 8015a5a:	4602      	mov	r2, r0
 8015a5c:	ec43 2b10 	vmov	d0, r2, r3
 8015a60:	e020      	b.n	8015aa4 <floor+0x8c>
 8015a62:	4a26      	ldr	r2, [pc, #152]	; (8015afc <floor+0xe4>)
 8015a64:	411a      	asrs	r2, r3
 8015a66:	ea01 0402 	and.w	r4, r1, r2
 8015a6a:	4304      	orrs	r4, r0
 8015a6c:	d01a      	beq.n	8015aa4 <floor+0x8c>
 8015a6e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8015af0 <floor+0xd8>
 8015a72:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015a76:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a7e:	ddeb      	ble.n	8015a58 <floor+0x40>
 8015a80:	2900      	cmp	r1, #0
 8015a82:	bfbe      	ittt	lt
 8015a84:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8015a88:	fa40 f303 	asrlt.w	r3, r0, r3
 8015a8c:	18c9      	addlt	r1, r1, r3
 8015a8e:	ea21 0102 	bic.w	r1, r1, r2
 8015a92:	2000      	movs	r0, #0
 8015a94:	e7e0      	b.n	8015a58 <floor+0x40>
 8015a96:	2b33      	cmp	r3, #51	; 0x33
 8015a98:	dd05      	ble.n	8015aa6 <floor+0x8e>
 8015a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015a9e:	d101      	bne.n	8015aa4 <floor+0x8c>
 8015aa0:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015aa4:	bd30      	pop	{r4, r5, pc}
 8015aa6:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8015aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8015aae:	40e2      	lsrs	r2, r4
 8015ab0:	4202      	tst	r2, r0
 8015ab2:	d0f7      	beq.n	8015aa4 <floor+0x8c>
 8015ab4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8015af0 <floor+0xd8>
 8015ab8:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015abc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ac4:	ddc8      	ble.n	8015a58 <floor+0x40>
 8015ac6:	2900      	cmp	r1, #0
 8015ac8:	da02      	bge.n	8015ad0 <floor+0xb8>
 8015aca:	2b14      	cmp	r3, #20
 8015acc:	d103      	bne.n	8015ad6 <floor+0xbe>
 8015ace:	3101      	adds	r1, #1
 8015ad0:	ea20 0002 	bic.w	r0, r0, r2
 8015ad4:	e7c0      	b.n	8015a58 <floor+0x40>
 8015ad6:	2401      	movs	r4, #1
 8015ad8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8015adc:	fa04 f303 	lsl.w	r3, r4, r3
 8015ae0:	4418      	add	r0, r3
 8015ae2:	42a8      	cmp	r0, r5
 8015ae4:	bf38      	it	cc
 8015ae6:	1909      	addcc	r1, r1, r4
 8015ae8:	e7f2      	b.n	8015ad0 <floor+0xb8>
 8015aea:	2000      	movs	r0, #0
 8015aec:	4601      	mov	r1, r0
 8015aee:	e7b3      	b.n	8015a58 <floor+0x40>
 8015af0:	8800759c 	.word	0x8800759c
 8015af4:	7e37e43c 	.word	0x7e37e43c
 8015af8:	bff00000 	.word	0xbff00000
 8015afc:	000fffff 	.word	0x000fffff

08015b00 <nan>:
 8015b00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015b08 <nan+0x8>
 8015b04:	4770      	bx	lr
 8015b06:	bf00      	nop
 8015b08:	00000000 	.word	0x00000000
 8015b0c:	7ff80000 	.word	0x7ff80000

08015b10 <scalbn>:
 8015b10:	ee10 1a90 	vmov	r1, s1
 8015b14:	b510      	push	{r4, lr}
 8015b16:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8015b1a:	b98c      	cbnz	r4, 8015b40 <scalbn+0x30>
 8015b1c:	ee10 3a10 	vmov	r3, s0
 8015b20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015b24:	430b      	orrs	r3, r1
 8015b26:	d011      	beq.n	8015b4c <scalbn+0x3c>
 8015b28:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8015bf0 <scalbn+0xe0>
 8015b2c:	4b3c      	ldr	r3, [pc, #240]	; (8015c20 <scalbn+0x110>)
 8015b2e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015b32:	4298      	cmp	r0, r3
 8015b34:	da0b      	bge.n	8015b4e <scalbn+0x3e>
 8015b36:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8015bf8 <scalbn+0xe8>
 8015b3a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015b3e:	e005      	b.n	8015b4c <scalbn+0x3c>
 8015b40:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8015b44:	429c      	cmp	r4, r3
 8015b46:	d107      	bne.n	8015b58 <scalbn+0x48>
 8015b48:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015b4c:	bd10      	pop	{r4, pc}
 8015b4e:	ee10 1a90 	vmov	r1, s1
 8015b52:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8015b56:	3c36      	subs	r4, #54	; 0x36
 8015b58:	4404      	add	r4, r0
 8015b5a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8015b5e:	429c      	cmp	r4, r3
 8015b60:	dd0d      	ble.n	8015b7e <scalbn+0x6e>
 8015b62:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8015c00 <scalbn+0xf0>
 8015b66:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8015c08 <scalbn+0xf8>
 8015b6a:	eeb0 6b47 	vmov.f64	d6, d7
 8015b6e:	ee10 3a90 	vmov	r3, s1
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	fe27 7b05 	vselge.f64	d7, d7, d5
 8015b78:	ee27 0b06 	vmul.f64	d0, d7, d6
 8015b7c:	e7e6      	b.n	8015b4c <scalbn+0x3c>
 8015b7e:	2c00      	cmp	r4, #0
 8015b80:	dd0a      	ble.n	8015b98 <scalbn+0x88>
 8015b82:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8015b86:	ec53 2b10 	vmov	r2, r3, d0
 8015b8a:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015b8e:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8015b92:	ec43 2b10 	vmov	d0, r2, r3
 8015b96:	e7d9      	b.n	8015b4c <scalbn+0x3c>
 8015b98:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8015b9c:	da19      	bge.n	8015bd2 <scalbn+0xc2>
 8015b9e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015ba2:	4298      	cmp	r0, r3
 8015ba4:	ee10 3a90 	vmov	r3, s1
 8015ba8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015bac:	dd09      	ble.n	8015bc2 <scalbn+0xb2>
 8015bae:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8015c00 <scalbn+0xf0>
 8015bb2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8015c08 <scalbn+0xf8>
 8015bb6:	eeb0 7b40 	vmov.f64	d7, d0
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8015bc0:	e7bb      	b.n	8015b3a <scalbn+0x2a>
 8015bc2:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8015bf8 <scalbn+0xe8>
 8015bc6:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8015c10 <scalbn+0x100>
 8015bca:	eeb0 7b40 	vmov.f64	d7, d0
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	e7f4      	b.n	8015bbc <scalbn+0xac>
 8015bd2:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8015bd6:	ec53 2b10 	vmov	r2, r3, d0
 8015bda:	3436      	adds	r4, #54	; 0x36
 8015bdc:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015be0:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8015be4:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8015c18 <scalbn+0x108>
 8015be8:	ec43 2b10 	vmov	d0, r2, r3
 8015bec:	e7a5      	b.n	8015b3a <scalbn+0x2a>
 8015bee:	bf00      	nop
 8015bf0:	00000000 	.word	0x00000000
 8015bf4:	43500000 	.word	0x43500000
 8015bf8:	c2f8f359 	.word	0xc2f8f359
 8015bfc:	01a56e1f 	.word	0x01a56e1f
 8015c00:	8800759c 	.word	0x8800759c
 8015c04:	7e37e43c 	.word	0x7e37e43c
 8015c08:	8800759c 	.word	0x8800759c
 8015c0c:	fe37e43c 	.word	0xfe37e43c
 8015c10:	c2f8f359 	.word	0xc2f8f359
 8015c14:	81a56e1f 	.word	0x81a56e1f
 8015c18:	00000000 	.word	0x00000000
 8015c1c:	3c900000 	.word	0x3c900000
 8015c20:	ffff3cb0 	.word	0xffff3cb0

08015c24 <_init>:
 8015c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c26:	bf00      	nop
 8015c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015c2a:	bc08      	pop	{r3}
 8015c2c:	469e      	mov	lr, r3
 8015c2e:	4770      	bx	lr

08015c30 <_fini>:
 8015c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c32:	bf00      	nop
 8015c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015c36:	bc08      	pop	{r3}
 8015c38:	469e      	mov	lr, r3
 8015c3a:	4770      	bx	lr
