bank_utilization {DDR4_MEM00 PLRAM_MEM00 PLRAM_MEM01 PLRAM_MEM02 PLRAM_MEM03 M00_AXI_MEM00 M01_AXI_MEM00 DDR4_MEM01 DDR4_MEM02} dsa_info {excluded_board_components xilinx.com:au250:ddr4_sdram_c1:1.4 axi_passthrough {xilinx.com:au250:ddr4_sdram_c1:1.4 {offset 0x5000000000 range 16G slr SLR1} M01_AXI {offset 0x2000000000 range 16G slr SLR2}} board_component_slr_map {xilinx.com:au250:ddr4_sdram_c0:1.4 SLR0 xilinx.com:au250:ddr4_sdram_c2:1.4 SLR2 xilinx.com:au250:ddr4_sdram_c3:1.4 SLR3} slr_pblock_map {SLR0 pblock_dynamic_SLR0 SLR1 pblock_dynamic_SLR1 SLR2 pblock_dynamic_SLR2 SLR3 pblock_dynamic_SLR3}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_S00_AXI SLR0 interconnect_S01_AXI SLR1 interconnect_DDR4_MEM00 SLR0 interconnect_DDR4_MEM01 SLR2 interconnect_DDR4_MEM02 SLR3 interconnect_M00_AXI_MEM00 SLR1 interconnect_M01_AXI_MEM00 SLR2 interconnect_PLRAM_MEM00 SLR0 interconnect_PLRAM_MEM01 SLR1 interconnect_PLRAM_MEM02 SLR2 interconnect_PLRAM_MEM03 SLR3} ctrl_cc {ddr4_mem00_ctrl_cc SLR0 ddr4_mem01_ctrl_cc SLR2 ddr4_mem02_ctrl_cc SLR3} interconnect_one_to_one {interconnect_ddr4_mem00 true interconnect_ddr4_mem01 true interconnect_ddr4_mem02 true interconnect_m00_axi_mem00 true interconnect_m01_axi_mem00 true interconnect_plram_mem00 true interconnect_plram_mem01 true interconnect_plram_mem02 true interconnect_plram_mem03 true} slr_crossings {interconnect_S00_AXI {S00_AXI {source_slr SLR0 target_slr SLR0 depth 1} M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} M01_AXI {source_slr SLR0 target_slr SLR0 depth 1} M02_AXI {source_slr SLR0 target_slr SLR1 depth 2} M03_AXI {source_slr SLR0 target_slr SLR2 depth 3} M04_AXI {source_slr SLR0 target_slr SLR3 depth 4}} interconnect_S01_AXI {S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} M01_AXI {source_slr SLR1 target_slr SLR2 depth 2}} interconnect_DDR4_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_DDR4_MEM01 {M00_AXI {source_slr SLR2 target_slr SLR2 depth 1} S00_AXI {source_slr SLR2 target_slr SLR2 depth 1}} interconnect_DDR4_MEM02 {M00_AXI {source_slr SLR3 target_slr SLR3 depth 1} S00_AXI {source_slr SLR3 target_slr SLR3 depth 1}} interconnect_M00_AXI_MEM00 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_M01_AXI_MEM00 {M00_AXI {source_slr SLR2 target_slr SLR2 depth 1} S00_AXI {source_slr SLR2 target_slr SLR2 depth 1}} interconnect_PLRAM_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_PLRAM_MEM01 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_PLRAM_MEM02 {M00_AXI {source_slr SLR2 target_slr SLR2 depth 1} S00_AXI {source_slr SLR2 target_slr SLR2 depth 1}} interconnect_PLRAM_MEM03 {M00_AXI {source_slr SLR3 target_slr SLR3 depth 1} S00_AXI {source_slr SLR3 target_slr SLR3 depth 1}}}
