{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741850205973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741850205973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 15:16:29 2025 " "Processing started: Thu Mar 13 15:16:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741850205973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850205973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850205973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741850206289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741850206289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_updw.sv 2 2 " "Found 2 design units, including 2 entities, in source file count_updw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_updw " "Found entity 1: count_updw" {  } { { "count_updw.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/count_updw.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212414 ""} { "Info" "ISGN_ENTITY_NAME" "2 count_updw_testbench " "Found entity 2: count_updw_testbench" {  } { { "count_updw.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/count_updw.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212414 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/counter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file data7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data7seg " "Found entity 1: data7seg" {  } { { "data7seg.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/data7seg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parkinglot_ctrl.sv 2 2 " "Found 2 design units, including 2 entities, in source file parkinglot_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parkinglot_ctrl " "Found entity 1: parkinglot_ctrl" {  } { { "parkinglot_ctrl.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_ctrl.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212417 ""} { "Info" "ISGN_ENTITY_NAME" "2 parkinglot_ctrl_testbench " "Found entity 2: parkinglot_ctrl_testbench" {  } { { "parkinglot_ctrl.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_ctrl.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parkinglot_datapath.sv 3 3 " "Found 3 design units, including 3 entities, in source file parkinglot_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parkinglot_datapath " "Found entity 1: parkinglot_datapath" {  } { { "parkinglot_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212417 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1 " "Found entity 2: mux2_1" {  } { { "parkinglot_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212417 ""} { "Info" "ISGN_ENTITY_NAME" "3 parkinglot_datapath_testbench " "Found entity 3: parkinglot_datapath_testbench" {  } { { "parkinglot_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passcode_all_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file passcode_all_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 passcode_all_counter " "Found entity 1: passcode_all_counter" {  } { { "passcode_all_counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/passcode_all_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212418 ""} { "Info" "ISGN_ENTITY_NAME" "2 passcode_all__counter_testbench " "Found entity 2: passcode_all__counter_testbench" {  } { { "passcode_all_counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/passcode_all_counter.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file signal_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signal_extender " "Found entity 1: signal_extender" {  } { { "signal_extender.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/signal_extender.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_datapath " "Found entity 1: top_datapath" {  } { { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212420 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_datapath_testbench " "Found entity 2: top_datapath_testbench" {  } { { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodff.sv 1 1 " "Found 1 design units, including 1 entities, in source file twodff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoDFF " "Found entity 1: twoDFF" {  } { { "twoDFF.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/twoDFF.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userInput " "Found entity 1: userInput" {  } { { "userInput.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/userInput.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8x16.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram8x16 " "Found entity 1: ram8x16" {  } { { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ctrl_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_ctrl_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_ctrl_datapath " "Found entity 1: top_ctrl_datapath" {  } { { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212423 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_ctrl_datapath_testbench " "Found entity 2: top_ctrl_datapath_testbench" {  } { { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212424 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple3d.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple3d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple3D " "Found entity 1: simple3D" {  } { { "simple3D.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/simple3D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212424 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple3D_testbench " "Found entity 2: simple3D_testbench" {  } { { "simple3D.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/simple3D.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_HEX34 parkinglot_datapath.sv(80) " "Verilog HDL Implicit Net warning at parkinglot_datapath.sv(80): created implicit net for \"sel_HEX34\"" {  } { { "parkinglot_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Car_in_QD passcode_all_counter.sv(26) " "Verilog HDL Implicit Net warning at passcode_all_counter.sv(26): created implicit net for \"Car_in_QD\"" {  } { { "passcode_all_counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/passcode_all_counter.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK DE1_SoC.sv(119) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(119): created implicit net for \"CLK\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Car_in_QD simple3D.sv(26) " "Verilog HDL Implicit Net warning at simple3D.sv(26): created implicit net for \"Car_in_QD\"" {  } { { "simple3D.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/simple3D.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741850212458 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] DE1_SoC.sv(15) " "Output port \"LEDR\[9..5\]\" at DE1_SoC.sv(15) has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741850212464 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[32\] V_GPIO\[30\] DE1_SoC.sv(16) " "Bidirectional port \"V_GPIO\[30\]\" at DE1_SoC.sv(16) has a one-way connection to bidirectional port \"V_GPIO\[32\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212464 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[27\] V_GPIO\[29\] DE1_SoC.sv(16) " "Bidirectional port \"V_GPIO\[29\]\" at DE1_SoC.sv(16) has a one-way connection to bidirectional port \"V_GPIO\[27\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212464 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[26\] V_GPIO\[28\] DE1_SoC.sv(16) " "Bidirectional port \"V_GPIO\[28\]\" at DE1_SoC.sv(16) has a one-way connection to bidirectional port \"V_GPIO\[26\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212464 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_ctrl_datapath top_ctrl_datapath:top " "Elaborating entity \"top_ctrl_datapath\" for hierarchy \"top_ctrl_datapath:top\"" {  } { { "DE1_SoC.sv" "top" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parkinglot_ctrl top_ctrl_datapath:top\|parkinglot_ctrl:ctrl " "Elaborating entity \"parkinglot_ctrl\" for hierarchy \"top_ctrl_datapath:top\|parkinglot_ctrl:ctrl\"" {  } { { "top_ctrl_datapath.sv" "ctrl" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_datapath top_ctrl_datapath:top\|top_datapath:datapath " "Elaborating entity \"top_datapath\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\"" {  } { { "top_ctrl_datapath.sv" "datapath" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple3D top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple " "Elaborating entity \"simple3D\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\"" {  } { { "top_datapath.sv" "simple" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\|counter:m2 " "Elaborating entity \"counter\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\|counter:m2\"" {  } { { "simple3D.sv" "m2" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/simple3D.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(14) " "Verilog HDL assignment warning at counter.sv(14): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741850212482 "|top_datapath|passcode_all_counter:passcode|counter:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(17) " "Verilog HDL assignment warning at counter.sv(17): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/counter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741850212482 "|top_datapath|passcode_all_counter:passcode|counter:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDFF top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\|twoDFF:m3 " "Elaborating entity \"twoDFF\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\|twoDFF:m3\"" {  } { { "simple3D.sv" "m3" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/simple3D.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userInput top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\|userInput:m4 " "Elaborating entity \"userInput\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|simple3D:simple\|userInput:m4\"" {  } { { "simple3D.sv" "m4" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/simple3D.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parkinglot_datapath top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot " "Elaborating entity \"parkinglot_datapath\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\"" {  } { { "top_datapath.sv" "parkinglot" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren parkinglot_datapath.sv(32) " "Verilog HDL or VHDL warning at parkinglot_datapath.sv(32): object \"wren\" assigned a value but never read" {  } { { "parkinglot_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741850212486 "|top_ctrl_datapath|top_datapath:datapath|parkinglot_datapath:parkinglot"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_acc parkinglot_datapath.sv(34) " "Verilog HDL or VHDL warning at parkinglot_datapath.sv(34): object \"car_acc\" assigned a value but never read" {  } { { "parkinglot_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741850212486 "|top_ctrl_datapath|top_datapath:datapath|parkinglot_datapath:parkinglot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data7seg top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\|data7seg:d5 " "Elaborating entity \"data7seg\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\|data7seg:d5\"" {  } { { "parkinglot_datapath.sv" "d5" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\|mux2_1:m14 " "Elaborating entity \"mux2_1\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\|mux2_1:m14\"" {  } { { "parkinglot_datapath.sv" "m14" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_updw top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\|count_updw:c1 " "Elaborating entity \"count_updw\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|parkinglot_datapath:parkinglot\|count_updw:c1\"" {  } { { "parkinglot_datapath.sv" "c1" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/parkinglot_datapath.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram8x16 top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1 " "Elaborating entity \"ram8x16\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\"" {  } { { "top_datapath.sv" "m1" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\"" {  } { { "ram8x16.v" "altsyncram_component" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\"" {  } { { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741850212525 ""}  } { { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741850212525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i602.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i602.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i602 " "Found entity 1: altsyncram_i602" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741850212556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850212556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i602 top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated " "Elaborating entity \"altsyncram_i602\" for hierarchy \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850212557 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[4\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[5\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[6\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[7\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[8\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[9\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[10\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[11\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[12\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[13\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[14\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[15\] " "Synthesized away node \"top_ctrl_datapath:top\|top_datapath:datapath\|ram8x16:m1\|altsyncram:altsyncram_component\|altsyncram_i602:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_i602.tdf" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/db/altsyncram_i602.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram8x16.v" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/ram8x16.v" 89 0 0 } } { "top_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_datapath.sv" 50 0 0 } } { "top_ctrl_datapath.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/top_ctrl_datapath.sv" 64 0 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212613 "|DE1_SoC|top_ctrl_datapath:top|top_datapath:datapath|ram8x16:m1|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1741850212613 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1741850212613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741850212885 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V_GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"V_GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1741850212890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V_GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"V_GPIO\[34\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1741850212890 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1741850212890 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741850212891 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1741850212891 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[26\]~synth " "Node \"V_GPIO\[26\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212933 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[27\]~synth " "Node \"V_GPIO\[27\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212933 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[31\]~synth " "Node \"V_GPIO\[31\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212933 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[32\]~synth " "Node \"V_GPIO\[32\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212933 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[24\]~synth " "Node \"V_GPIO\[24\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212933 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[34\]~synth " "Node \"V_GPIO\[34\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850212933 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741850212933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741850212933 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741850212933 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741850212933 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741850212933 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741850212933 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741850212933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741850212985 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] V_GPIO\[23\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"V_GPIO\[23\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1741850213081 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] V_GPIO\[24\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"V_GPIO\[24\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1741850213081 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] V_GPIO\[28\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"V_GPIO\[28\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1741850213081 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] V_GPIO\[29\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"V_GPIO\[29\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1741850213081 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] V_GPIO\[30\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"V_GPIO\[30\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 15 -1 0 } } { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 16 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1741850213081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741850213156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741850213274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741850213274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Brian/work/Verilog/EECSE371/LAB/LAB6/Task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741850213304 "|DE1_SoC|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741850213304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741850213304 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741850213304 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741850213304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741850213304 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741850213304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741850213304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741850213324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 15:16:53 2025 " "Processing ended: Thu Mar 13 15:16:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741850213324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741850213324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741850213324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741850213324 ""}
