INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:11:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 buffer39/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.164ns (20.455%)  route 4.527ns (79.545%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3670, unset)         0.508     0.508    buffer39/clk
    SLICE_X47Y165        FDRE                                         r  buffer39/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer39/outs_reg[0]/Q
                         net (fo=11, routed)          0.856     1.580    buffer39/control/Q[0]
    SLICE_X47Y165        LUT5 (Prop_lut5_I1_O)        0.053     1.633 f  buffer39/control/transmitValue_i_3__44/O
                         net (fo=12, routed)          0.854     2.487    buffer39/outs_reg[3]_0
    SLICE_X53Y171        LUT6 (Prop_lut6_I0_O)        0.131     2.618 f  buffer39/fullReg_i_5__20/O
                         net (fo=12, routed)          0.334     2.952    control_merge10/fork_valid/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X56Y172        LUT6 (Prop_lut6_I2_O)        0.043     2.995 f  control_merge10/fork_valid/generateBlocks[0].regblock/fullReg_i_2__18/O
                         net (fo=8, routed)           0.233     3.228    buffer44/Full_reg
    SLICE_X56Y173        LUT4 (Prop_lut4_I3_O)        0.043     3.271 r  buffer44/stq_alloc_0_q_i_3__1/O
                         net (fo=2, routed)           0.194     3.465    buffer44/outputValid_reg_0
    SLICE_X56Y175        LUT5 (Prop_lut5_I0_O)        0.043     3.508 r  buffer44/stq_data_0_q[31]_i_23__1/O
                         net (fo=12, routed)          0.556     4.064    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[0]_0
    SLICE_X50Y174        LUT4 (Prop_lut4_I3_O)        0.043     4.107 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_8/O
                         net (fo=3, routed)           0.294     4.401    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_0_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.677 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.677    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5_n_0
    SLICE_X50Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.829 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.579     5.408    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[5]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.121     5.529 r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_2/O
                         net (fo=34, routed)          0.192     5.721    lsq3/handshake_lsq_lsq3_core/stq_data_wen_5
    SLICE_X49Y176        LUT2 (Prop_lut2_I0_O)        0.043     5.764 r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_1/O
                         net (fo=32, routed)          0.435     6.199    lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_1_n_0
    SLICE_X52Y173        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=3670, unset)         0.483     6.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X52Y173        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[4]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X52Y173        FDRE (Setup_fdre_C_R)       -0.295     6.352    lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  0.154    




