
---------- Begin Simulation Statistics ----------
simSeconds                                   0.252012                       # Number of seconds simulated (Second)
simTicks                                 252012072996                       # Number of ticks simulated (Tick)
finalTick                                252012072996                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    544.00                       # Real time elapsed on the host (Second)
hostTickRate                                463256355                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8570904                       # Number of bytes of host memory used (Byte)
simInsts                                    120190277                       # Number of instructions simulated (Count)
simOps                                      121238904                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   220937                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     222865                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1_dcaches.demandHits::processor.cores.core.data     52698230                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcaches.demandHits::total     52698230                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcaches.overallHits::processor.cores.core.data     52698230                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcaches.overallHits::total     52698230                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcaches.demandMisses::processor.cores.core.data      5772715                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcaches.demandMisses::total      5772715                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcaches.overallMisses::processor.cores.core.data      5772715                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcaches.overallMisses::total      5772715                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcaches.demandMissLatency::processor.cores.core.data 482123580399                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandMissLatency::total 482123580399                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMissLatency::processor.cores.core.data 482123580399                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMissLatency::total 482123580399                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandAccesses::processor.cores.core.data     58470945                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.demandAccesses::total     58470945                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.overallAccesses::processor.cores.core.data     58470945                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.overallAccesses::total     58470945                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.demandMissRate::processor.cores.core.data     0.098728                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandMissRate::total     0.098728                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMissRate::processor.cores.core.data     0.098728                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMissRate::total     0.098728                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandAvgMissLatency::processor.cores.core.data 83517.648178                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcaches.demandAvgMissLatency::total 83517.648178                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMissLatency::processor.cores.core.data 83517.648178                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMissLatency::total 83517.648178                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.blockedCycles::no_mshrs     67465592                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcaches.blockedCauses::no_mshrs       960900                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcaches.avgBlocked::no_mshrs    70.210836                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcaches.writebacks::writebacks      1531582                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcaches.writebacks::total      1531582                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcaches.demandMshrHits::processor.cores.core.data       600095                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.demandMshrHits::total       600095                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.overallMshrHits::processor.cores.core.data       600095                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.overallMshrHits::total       600095                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.demandMshrMisses::processor.cores.core.data      5172620                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.demandMshrMisses::total      5172620                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.overallMshrMisses::cache_hierarchy.l1_dcaches.prefetcher        60415                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.overallMshrMisses::processor.cores.core.data      5172620                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.overallMshrMisses::total      5233035                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.demandMshrMissLatency::processor.cores.core.data 428964957937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandMshrMissLatency::total 428964957937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher   2228782004                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMshrMissLatency::processor.cores.core.data 428964957937                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMshrMissLatency::total 431193739941                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandMshrMissRate::processor.cores.core.data     0.088465                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandMshrMissRate::total     0.088465                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMshrMissRate::cache_hierarchy.l1_dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMshrMissRate::processor.cores.core.data     0.088465                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMshrMissRate::total     0.089498                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandAvgMshrMissLatency::processor.cores.core.data 82929.919062                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.demandAvgMshrMissLatency::total 82929.919062                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 36891.202582                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMshrMissLatency::processor.cores.core.data 82929.919062                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMshrMissLatency::total 82398.405503                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.replacements      5232527                       # number of replacements (Count)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1_dcaches.prefetcher        60415                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMisses::total        60415                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher   2228782004                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissLatency::total   2228782004                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 36891.202582                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.HardPFReq.avgMshrMissLatency::total 36891.202582                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.hits::processor.cores.core.data      1014856                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.hits::total      1014856                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.misses::processor.cores.core.data            5                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missLatency::processor.cores.core.data       417582                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missLatency::total       417582                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.accesses::processor.cores.core.data      1014861                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.accesses::total      1014861                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missRate::processor.cores.core.data     0.000005                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missRate::total     0.000005                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMissLatency::processor.cores.core.data 83516.400000                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMissLatency::total 83516.400000                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrHits::processor.cores.core.data            2                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrHits::total            2                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMisses::processor.cores.core.data            3                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissLatency::processor.cores.core.data       242091                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissLatency::total       242091                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.000003                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissRate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data        80697                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMshrMissLatency::total        80697                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.hits::processor.cores.core.data     35924288                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.hits::total     35924288                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.misses::processor.cores.core.data      4714102                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.misses::total      4714102                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.missLatency::processor.cores.core.data 381292056936                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.missLatency::total 381292056936                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.accesses::processor.cores.core.data     40638390                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.accesses::total     40638390                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.missRate::processor.cores.core.data     0.116001                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.missRate::total     0.116001                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.avgMissLatency::processor.cores.core.data 80883.285287                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.avgMissLatency::total 80883.285287                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.mshrHits::processor.cores.core.data       527619                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrHits::total       527619                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMisses::processor.cores.core.data      4186483                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMisses::total      4186483                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissLatency::processor.cores.core.data 333030277359                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissLatency::total 333030277359                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.103018                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissRate::total     0.103018                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 79548.938180                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.avgMshrMissLatency::total 79548.938180                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.StoreCondReq.hits::processor.cores.core.data       524299                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1_dcaches.StoreCondReq.hits::total       524299                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1_dcaches.StoreCondReq.accesses::processor.cores.core.data       524299                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.StoreCondReq.accesses::total       524299                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.hits::processor.cores.core.data       524312                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.hits::total       524312                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.misses::processor.cores.core.data            1                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.misses::total            1                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.missLatency::processor.cores.core.data        88245                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.SwapReq.missLatency::total        88245                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.SwapReq.accesses::processor.cores.core.data       524313                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.accesses::total       524313                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.missRate::processor.cores.core.data     0.000002                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.SwapReq.missRate::total     0.000002                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.SwapReq.avgMissLatency::processor.cores.core.data        88245                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.SwapReq.avgMissLatency::total        88245                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.SwapReq.mshrMisses::processor.cores.core.data            1                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.mshrMissLatency::processor.cores.core.data        87579                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.SwapReq.mshrMissLatency::total        87579                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000002                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.SwapReq.mshrMissRate::total     0.000002                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data        87579                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.SwapReq.avgMshrMissLatency::total        87579                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.hits::processor.cores.core.data     16773942                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.hits::total     16773942                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.misses::processor.cores.core.data      1058613                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.misses::total      1058613                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.missLatency::processor.cores.core.data 100831523463                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.missLatency::total 100831523463                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.accesses::processor.cores.core.data     17832555                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.accesses::total     17832555                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.missRate::processor.cores.core.data     0.059364                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.missRate::total     0.059364                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.avgMissLatency::processor.cores.core.data 95248.710778                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.avgMissLatency::total 95248.710778                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.mshrHits::processor.cores.core.data        72476                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrHits::total        72476                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMisses::processor.cores.core.data       986137                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMisses::total       986137                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissLatency::processor.cores.core.data  95934680578                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissLatency::total  95934680578                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.055300                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissRate::total     0.055300                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 97283.319233                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.avgMshrMissLatency::total 97283.319233                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcaches.prefetcher.demandMshrMisses      5172620                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfIssued       146854                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUnused          179                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUseful        58680                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.accuracy     0.399581                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.coverage     0.011217                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfHitInCache        86291                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfHitInMSHR          148                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfLate        86439                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfIdentified      2132432                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfBufferHit      1031982                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfRemovedDemand       507688                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfSpanPage        86736                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUsefulSpanPage        11367                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcaches.tags.tagsInUse   511.979924                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcaches.tags.totalRefs     59994736                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcaches.tags.sampledRefs      5233039                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcaches.tags.avgRefs    11.464607                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcaches.tags.warmupTick       274392                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcaches.tags.occupancies::cache_hierarchy.l1_dcaches.prefetcher     5.400063                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcaches.tags.occupancies::processor.cores.core.data   506.579861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcaches.tags.avgOccs::cache_hierarchy.l1_dcaches.prefetcher     0.010547                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcaches.tags.avgOccs::processor.cores.core.data     0.989414                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcaches.tags.avgOccs::total     0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1024::0          155                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1024::1          356                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcaches.tags.tagAccesses    489508383                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcaches.tags.dataAccesses    489508383                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icaches.demandHits::processor.cores.core.inst     21355487                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icaches.demandHits::total     21355487                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icaches.overallHits::processor.cores.core.inst     21355487                       # number of overall hits (Count)
board.cache_hierarchy.l1_icaches.overallHits::total     21355487                       # number of overall hits (Count)
board.cache_hierarchy.l1_icaches.demandMisses::processor.cores.core.inst          636                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icaches.demandMisses::total          636                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icaches.overallMisses::processor.cores.core.inst          636                       # number of overall misses (Count)
board.cache_hierarchy.l1_icaches.overallMisses::total          636                       # number of overall misses (Count)
board.cache_hierarchy.l1_icaches.demandMissLatency::processor.cores.core.inst     24780528                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandMissLatency::total     24780528                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMissLatency::processor.cores.core.inst     24780528                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMissLatency::total     24780528                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandAccesses::processor.cores.core.inst     21356123                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.demandAccesses::total     21356123                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.overallAccesses::processor.cores.core.inst     21356123                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.overallAccesses::total     21356123                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.demandMissRate::processor.cores.core.inst     0.000030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandMissRate::total     0.000030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMissRate::processor.cores.core.inst     0.000030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMissRate::total     0.000030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandAvgMissLatency::processor.cores.core.inst 38963.094340                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icaches.demandAvgMissLatency::total 38963.094340                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMissLatency::processor.cores.core.inst 38963.094340                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMissLatency::total 38963.094340                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.blockedCycles::no_mshrs          140                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icaches.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icaches.avgBlocked::no_mshrs    23.333333                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icaches.demandMshrHits::processor.cores.core.inst          118                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_icaches.demandMshrHits::total          118                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_icaches.overallMshrHits::processor.cores.core.inst          118                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_icaches.overallMshrHits::total          118                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_icaches.demandMshrMisses::processor.cores.core.inst          518                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icaches.demandMshrMisses::total          518                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icaches.overallMshrMisses::processor.cores.core.inst          518                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icaches.overallMshrMisses::total          518                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icaches.demandMshrMissLatency::processor.cores.core.inst     19251396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandMshrMissLatency::total     19251396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMshrMissLatency::processor.cores.core.inst     19251396                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMshrMissLatency::total     19251396                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandMshrMissRate::processor.cores.core.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMshrMissRate::processor.cores.core.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandAvgMshrMissLatency::processor.cores.core.inst 37164.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.demandAvgMshrMissLatency::total 37164.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMshrMissLatency::processor.cores.core.inst 37164.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMshrMissLatency::total 37164.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.replacements           65                       # number of replacements (Count)
board.cache_hierarchy.l1_icaches.ReadReq.hits::processor.cores.core.inst     21355487                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.hits::total     21355487                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.misses::processor.cores.core.inst          636                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.misses::total          636                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.missLatency::processor.cores.core.inst     24780528                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.missLatency::total     24780528                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.accesses::processor.cores.core.inst     21356123                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icaches.ReadReq.accesses::total     21356123                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icaches.ReadReq.missRate::processor.cores.core.inst     0.000030                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.missRate::total     0.000030                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.avgMissLatency::processor.cores.core.inst 38963.094340                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.ReadReq.avgMissLatency::total 38963.094340                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.ReadReq.mshrHits::processor.cores.core.inst          118                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrHits::total          118                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMisses::processor.cores.core.inst          518                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMisses::total          518                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     19251396                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissLatency::total     19251396                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 37164.857143                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.ReadReq.avgMshrMissLatency::total 37164.857143                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icaches.tags.tagsInUse   361.016620                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icaches.tags.totalRefs     21356005                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icaches.tags.sampledRefs          518                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icaches.tags.avgRefs 41227.808880                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icaches.tags.warmupTick        86580                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icaches.tags.occupancies::processor.cores.core.inst   361.016620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icaches.tags.avgOccs::processor.cores.core.inst     0.705111                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icaches.tags.avgOccs::total     0.705111                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icaches.tags.occupanciesTaskId::1024          453                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icaches.tags.ageTaskId_1024::0          136                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icaches.tags.ageTaskId_1024::4          317                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icaches.tags.ratioOccsTaskId::1024     0.884766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icaches.tags.tagAccesses    170849502                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icaches.tags.dataAccesses    170849502                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_bus.transDist::ReadResp      4247419                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::WritebackDirty      2702402                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::CleanEvict     12331015                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::HardPFReq      8220684                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::ReadExReq       986138                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::ReadExResp       986138                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::ReadSharedReq      4247419                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.pktCount_board.cache_hierarchy.l1_icaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port         1101                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_bus.pktCount_board.cache_hierarchy.l1_dcaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port     15698605                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_bus.pktCount::total     15699706                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_bus.pktSize_board.cache_hierarchy.l1_icaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        33152                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_bus.pktSize_board.cache_hierarchy.l1_dcaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port    432935744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_bus.pktSize::total    432968896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_bus.snoops          18021509                       # Total snoops (Count)
board.cache_hierarchy.l2_bus.snoopTraffic     74932480                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_bus.snoopFanout::samples     23255066                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::mean     0.000018                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::stdev     0.004240                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::0     23254648    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::1          418      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::total     23255066                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_bus.reqLayer0.occupancy   4523450150                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_bus.respLayer0.occupancy       517482                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_bus.respLayer1.occupancy   5227806625                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_bus.snoop_filter.totRequests     10466149                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitSingleRequests      5232592                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.totSnoops          417                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitSingleSnoops          417                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcaches.prefetcher        37778                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst          309                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data       537919                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total       576006                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcaches.prefetcher        37778                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst          309                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data       537919                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total       576006                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcaches.prefetcher        22637                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst          209                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data      4634705                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total      4657551                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcaches.prefetcher        22637                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst          209                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data      4634705                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total      4657551                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcaches.prefetcher   1917184934                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     16570080                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data 419629244040                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total 421562999054                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcaches.prefetcher   1917184934                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     16570080                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data 419629244040                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total 421562999054                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcaches.prefetcher        60415                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst          518                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data      5172624                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total      5233557                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcaches.prefetcher        60415                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst          518                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data      5172624                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total      5233557                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.374692                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.403475                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.896007                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.889940                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.374692                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.403475                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.896007                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.889940                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcaches.prefetcher 84692.535848                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 79282.679426                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 90540.658799                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 90511.730103                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcaches.prefetcher 84692.535848                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 79282.679426                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 90540.658799                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 90511.730103                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.writebacks::writebacks      1170820                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.writebacks::total      1170820                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcaches.prefetcher        16563                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::processor.cores.core.inst           52                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::processor.cores.core.data       448158                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total       464773                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcaches.prefetcher        16563                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::processor.cores.core.inst           52                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::processor.cores.core.data       448158                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total       464773                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcaches.prefetcher         6074                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst          157                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data      4186547                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total      4192778                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcaches.prefetcher         6074                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher      5624452                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst          157                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data      4186547                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total      9817230                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher    452422177                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     12805848                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data 360154804014                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total 360620032039                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher    452422177                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 453832982833                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     12805848                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data 360154804014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total 814453014872                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.100538                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.303089                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.809366                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.801134                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.100538                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.303089                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.809366                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     1.875824                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 74485.047251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 81565.910828                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 86026.695512                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 86009.808303                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 74485.047251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 80689.280099                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 81565.910828                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 86026.695512                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 82961.590476                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements      9800825                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::writebacks           65                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::total           65                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher      5624452                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total      5624452                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher 453832982833                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total 453832982833                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 80689.280099                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 80689.280099                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data        19105                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total        19105                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data       967033                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total       967033                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data  94434003468                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total  94434003468                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data       986138                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total       986138                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.980626                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.980626                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 97653.341166                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 97653.341166                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrHits::processor.cores.core.data       448006                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrHits::total       448006                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data       519027                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total       519027                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data  59393038176                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total  59393038176                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.526323                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.526323                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 114431.500049                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 114431.500049                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcaches.prefetcher        37778                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst          309                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data       518814                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total       556901                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcaches.prefetcher        22637                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst          209                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data      3667672                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total      3690518                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcaches.prefetcher   1917184934                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     16570080                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data 325195240572                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total 327128995586                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcaches.prefetcher        60415                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst          518                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data      4186486                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total      4247419                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcaches.prefetcher     0.374692                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.403475                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.876074                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.868885                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcaches.prefetcher 84692.535848                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 79282.679426                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 88665.300652                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 88640.401046                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcaches.prefetcher        16563                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::processor.cores.core.inst           52                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::processor.cores.core.data          152                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total        16767                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcaches.prefetcher         6074                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst          157                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data      3667520                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total      3673751                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher    452422177                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     12805848                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data 300761765838                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total 301226993863                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.100538                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.303089                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.876038                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.864937                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 74485.047251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 81565.910828                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 82006.850907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 81994.395881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks      1531582                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total      1531582                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks      1531582                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total      1531582                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses      4192778                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued      6438864                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUnused      4967622                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful       183912                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.028563                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.042021                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache       346801                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR       467609                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB            2                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate       814412                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified      9455952                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit          555                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand      1520332                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage       226974                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         7755                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse 16377.502137                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs     15625735                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs      9817209                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs     1.591668                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::writebacks     0.006613                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcaches.prefetcher    32.401183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher  8690.242115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst     0.116301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data  7654.735924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcaches.prefetcher     0.001978                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.530410                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.467208                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.999603                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022         8379                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024         8005                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::0          333                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::1         1848                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::2         6198                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::1         1653                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::2         6153                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.511414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.488586                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses    177275577                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses    177275577                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      9298176                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty      1170820                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      8629680                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       519027                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       519027                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      9298176                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port     29434906                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port    703233472                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      9817203                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      9817203    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      9817203                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   8252877050                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy  16893724619                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests     19617703                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      9800501                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples   1170820.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcaches.prefetcher::samples      6052.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples   5624147.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples       157.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples   4186127.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.016705618538                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        72553                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        72553                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState       14516102                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       1103239                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                9817203                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               1170820                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              9817203                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             1170820                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ               720                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  3.75                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 21.36                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          9817203                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         1170820                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0            2220144                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1            2186659                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2            2173308                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3            1660830                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             307731                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5             304985                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6             277608                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7             244452                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8             186379                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9             119160                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             80522                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             41484                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             10498                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              2153                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               482                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                77                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              3599                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              3982                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17              7848                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             11833                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             18229                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             24971                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             39378                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             62049                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             72125                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             81963                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             84429                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             90606                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             97723                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28            114498                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29            116759                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             98345                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             97727                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32            106440                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33             16649                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              9428                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              6088                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              2488                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              1540                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38               778                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39               482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40               315                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41               209                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42               135                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                56                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        72553                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    31.971731                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    27.227344                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    82.721786                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-1023        72547     99.99%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-2047            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        72553                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        72553                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.137169                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.127367                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.592722                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        68424     94.31%     94.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17          298      0.41%     94.72% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18         2357      3.25%     97.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19         1054      1.45%     99.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20          339      0.47%     99.89% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           67      0.09%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22           11      0.02%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        72553                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ              46080                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys          628300992                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        74932480                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         2493138461.70366859                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         297336866.08414727                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             252012013057                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 22935.16                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcaches.prefetcher       387328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher    359945408                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        10048                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data    267912128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks     74931200                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcaches.prefetcher 1536942.240089219064                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 1428286366.287353038788                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 39871.105699604661                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 1063092433.687700271606                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 297331786.962402105331                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcaches.prefetcher         6074                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher      5624425                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst          157                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data      4186547                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks      1170820                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcaches.prefetcher    264299213                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher 321630815809                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst      8019860                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data 233017500861                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 1444946697186                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcaches.prefetcher     43513.21                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     57184.66                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     51081.91                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     55658.64                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks   1234132.23                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcaches.prefetcher       388736                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher    359963200                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        10048                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data    267939008                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total    628300992                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        10048                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        10048                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks     74932480                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     74932480                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcaches.prefetcher         6074                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher      5624425                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          157                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data      4186547                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      9817203                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks      1170820                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      1170820                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcaches.prefetcher      1542529                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher   1428356966                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst        39871                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data   1063199095                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2493138462                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst        39871                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total        39871                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks    297336866                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    297336866                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks    297336866                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcaches.prefetcher      1542529                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher   1428356966                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst        39871                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data   1063199095                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2790475328                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         9816483                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        1170800                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0       614295                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1       613959                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2       614625                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3       612228                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4       613255                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5       613507                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6       613307                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7       613615                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8       613669                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9       613903                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10       613675                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11       613453                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12       612784                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13       613393                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14       613025                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15       613790                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        73493                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        73563                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        72997                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        73271                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        72873                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        72971                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        73007                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        73215                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        73417                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        73519                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        73338                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        72915                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        72823                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        72994                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        73132                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        73272                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       370861579493                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat      49082415000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  554920635743                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           37779.48                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      56529.48                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits        6993743                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        470818                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        71.24                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        40.21                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples      3522711                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   199.613918                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   170.067518                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   124.847970                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       798361     22.66%     22.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255      1225451     34.79%     57.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      1428735     40.56%     98.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         7205      0.20%     98.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         5892      0.17%     98.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         3582      0.10%     98.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         6071      0.17%     98.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        11446      0.32%     98.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        35968      1.02%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total      3522711                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead    628254912                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     74931200                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        2492.955613                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         297.331787                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              21.80                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          19.48                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          2.32                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          67.94                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  12575303580                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy   6683905800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy  35048767740                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   3055735800                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 19893438240.000004                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 108429004110                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   5464001280                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 191150156550                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   758.496029                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  13180684920                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   8415160000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 230416228076                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  12576931500                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy   6684782445                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy  35040920880                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   3055840200                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 19893438240.000004                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 108362146530                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   5520302400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 191134362195                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   758.433356                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  13322033754                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   8415160000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 230274879242                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        756793013                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               6.296624                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.158815                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded       157902018                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded      3214654                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued      158744718                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued      1071518                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined     39877767                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined     17013943                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved      1117361                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples    756760747                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     0.209769                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     0.761702                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0    683722455     90.35%     90.35% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1     37061540      4.90%     95.25% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2      7620736      1.01%     96.25% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3      6982358      0.92%     97.18% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4     21373658      2.82%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total    756760747                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass      1048681      0.66%      0.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu     72127333     45.44%     46.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult           66      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv       524379      0.33%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     46.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead     61275024     38.60%     85.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite     23769221     14.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total    158744718                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         0.209760                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy                   0                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads   1075321671                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites    202567649                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses    148113344                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads           30                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites           20                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses    157696023                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts       712127                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled             361                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles           32266                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads     54739048                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores     27532378                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads     29587224                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores     13519807                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::Return      2201199     10.34%     10.34% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallDirect      4197996     19.72%     30.06% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallIndirect          122      0.00%     30.06% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectCond     14866329     69.84%     99.90% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectUncond        20247      0.10%     99.99% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectUncond         1864      0.01%    100.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::total     21287757                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::Return       626264      6.81%      6.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallDirect      2623111     28.52%     35.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallIndirect           66      0.00%     35.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectCond      5947014     64.66%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectUncond          404      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectUncond           38      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::total      9196897                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::Return            7      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallDirect          193      0.53%      0.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallIndirect           22      0.06%      0.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectCond        36118     99.01%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectUncond          116      0.32%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectUncond           22      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::total        36478                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::Return      1574934     13.03%     13.03% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallDirect      1574884     13.03%     26.05% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallIndirect           55      0.00%     26.05% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectCond      8919308     73.77%     99.82% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectUncond        19842      0.16%     99.98% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectUncond         1826      0.02%    100.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::total     12090849                       # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallDirect           97      0.27%      0.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallIndirect           22      0.06%      0.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectCond        35146     99.45%     99.79% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectUncond           57      0.16%     99.95% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectUncond           17      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::total        35339                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.targetProvider_0::NoTarget     10050719     47.21%     47.21% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::BTB      9033986     42.44%     89.65% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::RAS      2201198     10.34%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::Indirect         1854      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::total     21287757                       # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetWrong_0::NoBranch        34603     94.86%     94.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::Return         1867      5.12%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallDirect            7      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallIndirect            1      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::total        36478                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.condPredicted     14866329                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condPredictedTaken      4816866                       # Number of conditional branches predicted as taken (Count)
board.processor.cores.core.branchPred.condIncorrect        36478                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.predTakenBTBMiss          358                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores.core.branchPred.NotTakenMispredicted        36401                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores.core.branchPred.TakenMispredicted           77                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores.core.branchPred.BTBLookups     21287757                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates        36350                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits     11134001                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.523024                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.BTBMispredicted          562                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores.core.branchPred.indirectLookups         1986                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits         1854                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses          132                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::Return      2201199     10.34%     10.34% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallDirect      4197996     19.72%     30.06% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallIndirect          122      0.00%     30.06% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectCond     14866329     69.84%     99.90% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectUncond        20247      0.10%     99.99% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectUncond         1864      0.01%    100.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::total     21287757                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::Return      2201135     21.68%     21.68% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallDirect          373      0.00%     21.68% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallIndirect           91      0.00%     21.68% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectCond      7950021     78.30%     99.98% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectUncond          272      0.00%     99.98% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.98% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectUncond         1864      0.02%    100.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::total     10153756                       # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallDirect          193      0.53%      0.53% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.53% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectCond        36041     99.15%     99.68% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectUncond          116      0.32%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::total        36350                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallDirect          193      0.53%      0.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectCond        36041     99.15%     99.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectUncond          116      0.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::total        36350                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.branchPred.indirectBranchPred.lookups         1986                       # Number of lookups (Count)
board.processor.cores.core.branchPred.indirectBranchPred.hits         1854                       # Number of hits of a tag (Count)
board.processor.cores.core.branchPred.indirectBranchPred.misses          132                       # Number of misses (Count)
board.processor.cores.core.branchPred.indirectBranchPred.targetRecords           44                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores.core.branchPred.indirectBranchPred.indirectRecords         2030                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores.core.branchPred.indirectBranchPred.speculativeOverflows           15                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores.core.branchPred.ras.pushes      4824382                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores.core.branchPred.ras.pops      4824376                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores.core.branchPred.ras.squashes      3249441                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores.core.branchPred.ras.used      1574934                       # Number of times the RAS is the provider (Count)
board.processor.cores.core.branchPred.ras.correct      1574934                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores.core.commit.commitSquashedInsts     39890857                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls      2097293                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts        35274                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples    750702315                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     0.161501                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     0.666785                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0    695963713     92.71%     92.71% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1     22298304      2.97%     95.68% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2     13872584      1.85%     97.53% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3      3075424      0.41%     97.94% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4     15492290      2.06%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total    750702315                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars      1048661                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls      1574939                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass      1048661      0.86%      0.86% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu     58819789     48.52%     49.38% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult           66      0.00%     49.38% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv       524376      0.43%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     49.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead     42489158     35.05%     84.86% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite     18356842     15.14%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total    121238904                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples     15492290                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts    120190277                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps    121238904                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP    120190277                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP    121238904                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     6.296624                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.158815                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs     60846012                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts           12                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts    120170416                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts     41964845                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts     18356854                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass      1048661      0.86%      0.86% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu     58819789     48.52%     49.38% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult           66      0.00%     49.38% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv       524376      0.43%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     49.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead     42489158     35.05%     84.86% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite     18356842     15.14%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total    121238904                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl     12090849                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     10514034                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl      1576815                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl      8919308                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl      3171541                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall      1574939                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn      1574934                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles     11608790                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles    718265651                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles     17010215                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles      8260048                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles      1616043                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved      8454931                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred         1211                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts    168962981                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts         2283                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts    158032591                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches     14244524                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts     60749483                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts     23600767                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     0.208819                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpRegReads           13                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites            1                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads    185720940                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites    113950582                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs     84350250                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads           34                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches     11237038                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles     732727198                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles      3234494                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores.core.fetch.cacheLines     21356123                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes        35661                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples    756760747                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     0.253219                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     1.270174                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0    721000916     95.27%     95.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1      5077434      0.67%     95.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2      2363195      0.31%     96.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3      2075352      0.27%     96.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4      4265139      0.56%     97.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5      1897698      0.25%     97.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6      4683651      0.62%     97.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7      2233238      0.30%     98.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8     13164124      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total    756760747                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts    188970884                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.249700                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches     21287757                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.028129                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles     22416283                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles      1616043                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles     59721757                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles    532709905                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts    161116672                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts          209                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts     54739048                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts     27532378                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts      1606892                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents       121176                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents    532379197                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents      1573258                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect          994                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect        34355                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts        35349                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit    148646924                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount    148113358                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst     97890292                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst    120629184                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        0.195712                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.811498                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads     11215874                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads     12774203                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation      1573258                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores      8651211                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache       891613                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples     41964845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean    44.861575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev   108.467266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9     34806165     82.94%     82.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19        15633      0.04%     82.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29       548480      1.31%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39         8658      0.02%     84.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49        24361      0.06%     84.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59        19072      0.05%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69        19266      0.05%     84.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79        40939      0.10%     84.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89        72424      0.17%     84.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99        75036      0.18%     84.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109        70335      0.17%     85.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119        97311      0.23%     85.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129       100150      0.24%     85.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139        76784      0.18%     85.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149        71726      0.17%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159        86214      0.21%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169        90602      0.22%     86.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179        97556      0.23%     86.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189       126630      0.30%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199       163936      0.39%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209       134284      0.32%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219       136129      0.32%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229       518097      1.23%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239       292052      0.70%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249        48874      0.12%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259       215756      0.51%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269      2035526      4.85%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279        72227      0.17%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289      1173629      2.80%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299        18591      0.04%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows       708402      1.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         1641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total     41964845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.dtb.hits             0                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.itb.hits             0                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 252012072996                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles      1616043                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles     14736133                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles    598985243                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles     54719122                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles     21652018                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles     65052188                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts    162102867                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents         1957                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents     32383079                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents     53107831                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents      3694495                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands    122225337                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups    195581582                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups    193997746                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps     91841793                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps     30383544                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing      1049619                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing      1049619                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts     48811700                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads        896239634                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes       328841462                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts    120190277                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps    121238904                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           20                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
