/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/vpr/vpr EArch.xml RFOREST --circuit_file RFOREST.pre-vpr.blif --route_chan_width 200
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr EArch.xml RFOREST --circuit_file RFOREST.pre-vpr.blif --route_chan_width 200


Architecture file: EArch.xml
Circuit name: RFOREST

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 16.9 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: RFOREST.net
Circuit placement file: RFOREST.place
Circuit routing file: RFOREST.route
Circuit SDC file: RFOREST.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 24.7 MiB, delta_rss +7.8 MiB)
Circuit file: RFOREST.pre-vpr.blif
# Load circuit
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
# Load circuit took 0.03 seconds (max_rss 29.8 MiB, delta_rss +5.1 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 45
Swept block(s)      : 0
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 29.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 29.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 29.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2925
    .input :     517
    .output:       5
    0-LUT  :       2
    6-LUT  :    2326
    adder  :      75
  Nets  : 2955
    Avg Fanout:     3.5
    Max Fanout:    60.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 13384
  Timing Graph Edges: 20943
  Timing Graph Levels: 38
# Build Timing Graph took 0.02 seconds (max_rss 32.0 MiB, delta_rss +2.2 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'RFOREST.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 32.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'RFOREST.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 2925, total nets: 2955, total inputs: 517, total outputs: 5
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   114/2870      3%                            9     6 x 6     
   228/2870      7%                           17     7 x 7     
   342/2870     11%                           24     8 x 8     
   456/2870     15%                           32     9 x 9     
   570/2870     19%                           40    10 x 10    
   684/2870     23%                           47    10 x 10    
   798/2870     27%                           55    11 x 11    
   912/2870     31%                           62    11 x 11    
  1026/2870     35%                           69    12 x 12    
  1140/2870     39%                           76    13 x 13    
  1254/2870     43%                           83    13 x 13    
  1368/2870     47%                           91    14 x 14    
  1482/2870     51%                           98    14 x 14    
  1596/2870     55%                          105    14 x 14    
  1710/2870     59%                          112    15 x 15    
  1824/2870     63%                          120    15 x 15    
  1938/2870     67%                          127    15 x 15    
  2052/2870     71%                          134    16 x 16    
  2166/2870     75%                          143    17 x 17    
  2280/2870     79%                          152    17 x 17    
  2394/2870     83%                          211    18 x 18    
  2508/2870     87%                          325    18 x 18    
  2622/2870     91%                          439    18 x 18    
  2736/2870     95%                          553    18 x 18    
  2850/2870     99%                          667    18 x 18    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1550
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1550
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0003415 sec
Full Max Req/Worst Slack updates 1 in 3.1e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0006757 sec
FPGA sized to 19 x 19 (auto)
Device Utilization: 0.64 (target 1.00)
	Block Utilization: 0.96 Type: io
	Block Utilization: 0.75 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        522                             0.00957854                     0.990421   
       clb        166                                37.4699                      9.14458   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 920 out of 2955 nets, 2035 nets not absorbed.

Netlist conversion complete.

# Packing took 3.09 seconds (max_rss 52.0 MiB, delta_rss +20.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RFOREST.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.33492 seconds).
Warning 2: Treated 2 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.35 seconds (max_rss 89.3 MiB, delta_rss +37.3 MiB)
Warning 3: Netlist contains 60 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 2035
Netlist num_blocks: 688
Netlist EMPTY blocks: 0.
Netlist io blocks: 522.
Netlist clb blocks: 166.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 517
Netlist output pins: 5

Pb types usage...
  io               : 522
   inpad           : 517
   outpad          : 5
  clb              : 166
   fle             : 1550
    lut5inter      : 890
     ble5          : 1743
      flut5        : 1668
       lut5        : 1668
        lut        : 1668
      arithmetic   : 75
       adder       : 75
    ble6           : 660
     lut6          : 660
      lut          : 660

# Create Device
## Build Device Grid
FPGA sized to 19 x 19: 361 grid tiles (auto)

Resource usage...
	Netlist
		522	blocks of type: io
	Architecture
		544	blocks of type: io
	Netlist
		166	blocks of type: clb
	Architecture
		221	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		8	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.64 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.96 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.75 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:20003
OPIN->CHANX/CHANY edge count before creating direct connections: 115920
OPIN->CHANX/CHANY edge count after creating direct connections: 116128
CHAN->CHAN type edge count:623224
## Build routing resource graph took 0.75 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 65398
  RR Graph Edges: 759355
# Create Device took 0.80 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1.53 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 4: Found no more ample locations for SOURCE in io
Warning 5: Found no more ample locations for OPIN in io
Warning 6: Found no more ample locations for SOURCE in clb
Warning 7: Found no more ample locations for OPIN in clb
Warning 8: Found no more ample locations for SOURCE in mult_36
Warning 9: Found no more ample locations for OPIN in mult_36
Warning 10: Found no more ample locations for SOURCE in memory
Warning 11: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.02 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1.55 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 6167 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 44230

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 221.149 td_cost: 3.0858e-06
Initial placement estimated Critical Path Delay (CPD): 16.3877 ns
Initial placement estimated setup Total Negative Slack (sTNS): -80.1871 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.3877 ns

Initial placement estimated setup slack histogram:
[ -1.6e-08: -1.6e-08) 1 ( 20.0%) |*************************
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 2 ( 40.0%) |*************************************************
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.6e-08) 2 ( 40.0%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3036
Warning 12: Starting t: 285 of 688 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.8e-04   0.968     190.05 2.8145e-06  16.049      -77.9  -16.049   0.646  0.0147   18.0     1.00      3036  0.200
   2    0.0 3.6e-04   0.990     182.76 2.8165e-06  14.714      -71.9  -14.714   0.644  0.0092   18.0     1.00      6072  0.950
   3    0.0 3.4e-04   0.991     177.37 2.7506e-06  15.111      -73.8  -15.111   0.601  0.0041   18.0     1.00      9108  0.950
   4    0.0 3.3e-04   0.987     173.62 2.8336e-06  14.548      -70.9  -14.548   0.578  0.0047   18.0     1.00     12144  0.950
   5    0.0 3.1e-04   0.990     171.28 2.5349e-06  15.962      -78.3  -15.962   0.555  0.0041   18.0     1.00     15180  0.950
   6    0.0 3.0e-04   0.996     169.85 2.5859e-06  15.728      -76.9  -15.728   0.558  0.0045   18.0     1.00     18216  0.950
   7    0.0 2.8e-04   0.993     167.58 2.6474e-06  15.054      -73.1  -15.054   0.536  0.0049   18.0     1.00     21252  0.950
   8    0.0 2.7e-04   0.995     165.59 2.6978e-06  14.600      -71.1  -14.600   0.514  0.0038   18.0     1.00     24288  0.950
   9    0.0 2.5e-04   0.993     164.60 2.6942e-06  14.579      -70.5  -14.579   0.504  0.0044   18.0     1.00     27324  0.950
  10    0.0 2.4e-04   0.989     162.05 2.6578e-06  14.424      -69.7  -14.424   0.481  0.0047   18.0     1.00     30360  0.950
  11    0.0 2.3e-04   0.994     159.74 2.6632e-06  14.337      -69.1  -14.337   0.459  0.0036   18.0     1.00     33396  0.950
  12    0.0 2.2e-04   0.998     158.61 2.6079e-06  13.957      -68.7  -13.957   0.454  0.0023   18.0     1.00     36432  0.950
  13    0.0 2.1e-04   0.997     157.49 2.591e-06   14.184      -69.6  -14.184   0.454  0.0018   18.0     1.00     39468  0.950
  14    0.0 2.0e-04   0.995     157.34 2.6282e-06  14.128      -69.2  -14.128   0.423  0.0037   18.0     1.00     42504  0.950
  15    0.0 1.9e-04   0.994     156.12 2.5288e-06  13.615      -67.3  -13.615   0.425  0.0036   17.7     1.12     45540  0.950
  16    0.0 1.8e-04   0.999     155.63 2.4254e-06  14.409      -69.3  -14.409   0.407  0.0016   17.4     1.24     48576  0.950
  17    0.0 1.7e-04   0.999     155.79 2.2939e-06  14.737      -70.1  -14.737   0.396  0.0011   16.9     1.47     51612  0.950
  18    0.0 1.6e-04   0.995     155.22 2.1573e-06  14.151      -68.5  -14.151   0.375  0.0019   16.1     1.78     54648  0.950
  19    0.0 1.5e-04   0.996     154.45 1.9391e-06  13.958      -68.1  -13.958   0.363  0.0018   15.1     2.20     57684  0.950
  20    0.0 1.4e-04   0.995     153.99 1.7351e-06  13.865      -67.6  -13.865   0.364  0.0019   13.9     2.68     60720  0.950
  21    0.0 1.4e-04   0.994     153.34 1.5547e-06  13.707      -67.8  -13.707   0.355  0.0035   12.8     3.12     63756  0.950
  22    0.0 1.3e-04   0.996     152.92 1.4355e-06  13.452      -66.3  -13.452   0.346  0.0022   11.8     3.57     66792  0.950
  23    0.0 1.2e-04   0.997     152.93 1.329e-06   14.030      -67.6  -14.030   0.335  0.0020   10.6     4.03     69828  0.950
  24    0.0 1.2e-04   0.992     152.00 1.2367e-06  13.551      -66.7  -13.551   0.300  0.0036    9.5     4.49     72864  0.950
  25    0.0 1.1e-04   0.996     151.54 1.23e-06    13.371      -65.4  -13.371   0.305  0.0028    8.2     5.04     75900  0.950
  26    0.0 1.1e-04   0.994     150.44 1.0729e-06  13.969      -67.3  -13.969   0.295  0.0033    7.1     5.49     78936  0.950
  27    0.0 1.0e-04   0.995     149.55 1.0374e-06  13.395        -66  -13.395   0.286  0.0022    6.1     5.91     81972  0.950
  28    0.0 9.5e-05   0.996     149.50 9.7329e-07  13.038      -64.8  -13.038   0.289  0.0021    5.1     6.30     85008  0.950
  29    0.0 9.1e-05   0.994     148.82 9.3273e-07  13.087      -64.6  -13.087   0.274  0.0026    4.4     6.62     88044  0.950
  30    0.0 8.6e-05   0.995     148.67 8.5686e-07  13.196      -65.2  -13.196   0.274  0.0029    3.6     6.91     91080  0.950
  31    0.0 8.2e-05   0.996     148.27 8.1054e-07  13.227      -65.5  -13.227   0.247  0.0017    3.0     7.16     94116  0.950
  32    0.0 7.8e-05   0.994     147.65 8.1368e-07  13.103      -64.7  -13.103   0.403  0.0024    2.4     7.40     97152  0.950
  33    0.0 7.4e-05   0.994     147.00 7.9093e-07  12.971        -64  -12.971   0.380  0.0029    2.4     7.44    100188  0.950
  34    0.0 7.0e-05   0.996     146.55 8.2063e-07  12.789      -62.9  -12.789   0.349  0.0019    2.2     7.50    103224  0.950
  35    0.0 6.7e-05   0.996     146.18 8.2869e-07  12.749      -62.9  -12.749   0.346  0.0025    2.0     7.58    106260  0.950
  36    0.0 6.3e-05   0.998     145.90 6.9983e-07  13.018      -64.3  -13.018   0.335  0.0012    1.8     7.66    109296  0.950
  37    0.0 6.0e-05   0.998     146.16 7.7781e-07  12.804        -63  -12.804   0.327  0.0016    1.6     7.74    112332  0.950
  38    0.0 5.7e-05   0.998     146.01 7.7793e-07  12.667      -62.6  -12.667   0.307  0.0017    1.4     7.82    115368  0.950
  39    0.0 5.4e-05   0.998     145.68 6.8982e-07  12.793      -63.3  -12.793   0.291  0.0011    1.3     7.89    118404  0.950
  40    0.0 5.2e-05   0.996     145.77 7.7801e-07  12.649      -62.3  -12.649   0.317  0.0014    1.1     7.97    121440  0.950
  41    0.0 4.9e-05   0.996     145.34 6.7901e-07  12.749        -63  -12.749   0.278  0.0019    1.0     8.00    124476  0.950
  42    0.0 4.7e-05   0.997     145.19 7.5343e-07  12.679      -62.5  -12.679   0.263  0.0016    1.0     8.00    127512  0.950
  43    0.0 4.4e-05   0.998     145.24 7.8107e-07  12.537      -61.9  -12.537   0.240  0.0010    1.0     8.00    130548  0.950
  44    0.0 4.2e-05   0.998     145.25 7.8652e-07  12.463      -61.6  -12.463   0.259  0.0007    1.0     8.00    133584  0.950
  45    0.0 4.0e-05   0.996     145.29 7.4368e-07  12.492      -61.9  -12.492   0.247  0.0017    1.0     8.00    136620  0.950
  46    0.0 3.8e-05   0.998     145.10 6.7504e-07  12.745        -63  -12.745   0.241  0.0009    1.0     8.00    139656  0.950
  47    0.0 3.6e-05   0.998     145.11 7.1315e-07  12.596      -62.4  -12.596   0.213  0.0009    1.0     8.00    142692  0.950
  48    0.0 3.4e-05   0.998     145.01 6.9792e-07  12.657      -62.6  -12.657   0.226  0.0009    1.0     8.00    145728  0.950
  49    0.0 3.3e-05   0.997     144.88 6.8596e-07  12.670      -62.6  -12.670   0.202  0.0014    1.0     8.00    148764  0.950
  50    0.0 3.1e-05   0.999     144.84 6.776e-07   12.626      -62.6  -12.626   0.181  0.0009    1.0     8.00    151800  0.950
  51    0.0 2.9e-05   0.999     144.86 6.8552e-07  12.640      -62.3  -12.640   0.192  0.0005    1.0     8.00    154836  0.950
  52    0.0 2.8e-05   0.998     144.87 6.8936e-07  12.639      -62.5  -12.639   0.177  0.0013    1.0     8.00    157872  0.950
  53    0.0 2.6e-05   0.999     144.69 7.2925e-07  12.552        -62  -12.552   0.154  0.0005    1.0     8.00    160908  0.950
  54    0.0 2.5e-05   0.999     144.57 6.8e-07     12.614      -62.5  -12.614   0.153  0.0006    1.0     8.00    163944  0.950
  55    0.0 2.4e-05   0.999     144.39 7.0703e-07  12.547      -62.2  -12.547   0.143  0.0004    1.0     8.00    166980  0.950
  56    0.0 1.9e-05   0.999     144.33 7.1288e-07  12.598      -62.3  -12.598   0.128  0.0006    1.0     8.00    170016  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=144.351, TD costs=7.06174e-07, CPD= 12.547 (ns) 
  57    0.0 1.5e-05   0.999     144.29 7.0442e-07  12.547      -62.2  -12.547   0.090  0.0008    1.0     8.00    173052  0.800
  58    0.0 1.2e-05   0.999     144.27 7.0179e-07  12.547      -62.2  -12.547   0.071  0.0006    1.0     8.00    176088  0.800
  59    0.0 9.8e-06   0.999     144.23 6.9619e-07  12.547      -62.2  -12.547   0.060  0.0006    1.0     8.00    179124  0.800
  60    0.0 7.8e-06   0.999     144.22 6.9677e-07  12.547      -62.2  -12.547   0.051  0.0005    1.0     8.00    182160  0.800
  61    0.0 6.3e-06   0.999     144.21 6.9465e-07  12.547      -62.2  -12.547   0.048  0.0005    1.0     8.00    185196  0.800
  62    0.0 5.0e-06   0.999     144.22 6.9224e-07  12.547      -62.2  -12.547   0.035  0.0003    1.0     8.00    188232  0.800
Checkpoint saved: bb_costs=144.215, TD costs=6.90487e-07, CPD= 12.528 (ns) 
  63    0.0 4.0e-06   0.999     144.16 6.897e-07   12.528      -62.2  -12.528   0.033  0.0004    1.0     8.00    191268  0.800
  64    0.0 3.2e-06   0.999     144.16 6.898e-07   12.547      -62.2  -12.547   0.029  0.0004    1.0     8.00    194304  0.800
  65    0.0 2.6e-06   0.999     144.10 6.8903e-07  12.547      -62.2  -12.547   0.032  0.0005    1.0     8.00    197340  0.800
  66    0.0 0.0e+00   0.999     144.07 6.8785e-07  12.547      -62.2  -12.547   0.021  0.0003    1.0     8.00    200376  0.800
## Placement Quench took 0.03 seconds (max_rss 89.3 MiB)
post-quench CPD = 12.5473 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 28843

Completed placement consistency check successfully.

Swaps called: 201064

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 12.5282 ns, Fmax: 79.8198 MHz
Placement estimated setup Worst Negative Slack (sWNS): -12.5282 ns
Placement estimated setup Total Negative Slack (sTNS): -62.1512 ns

Placement estimated setup slack histogram:
[ -1.3e-08: -1.2e-08) 4 ( 80.0%) |*************************************************
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.2e-08) 1 ( 20.0%) |************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 144.215, td_cost: 6.90487e-07, 

Placement resource usage:
  io  implemented as io : 522
  clb implemented as clb: 166

Placement number of temperatures: 66
Placement total # of swap attempts: 201064
	Swaps accepted:  60600 (30.1 %)
	Swaps rejected: 129867 (64.6 %)
	Swaps aborted:  10597 ( 5.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                17.85            40.41           59.59          0.00         
                   Median                 17.60            36.55           48.74          14.72        
                   Centroid               17.85            40.73           53.56          5.71         
                   W. Centroid            17.68            40.98           53.37          5.64         
                   W. Median              1.65             7.74            70.23          22.03        
                   Crit. Uniform          0.89             3.12            96.88          0.00         
                   Feasible Region        0.95             3.29            71.94          24.78        

clb                Uniform                5.65             4.58            95.42          0.00         
                   Median                 5.61             9.38            90.30          0.32         
                   Centroid               5.62             9.08            90.92          0.00         
                   W. Centroid            5.68             8.60            91.40          0.00         
                   W. Median              0.54             0.56            97.78          1.67         
                   Crit. Uniform          1.20             0.08            99.92          0.00         
                   Feasible Region        1.22             0.00            97.11          2.89         


Placement Quench timing analysis took 0.005783 seconds (0.0050556 STA, 0.0007274 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.463703 seconds (0.401483 STA, 0.0622197 slack) (69 full updates: 69 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 2.10 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   58 (  0.9%) |*
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    3 (  0.0%) |
[      0.4:      0.5)   33 (  0.5%) |*
[      0.5:      0.6)  323 (  5.2%) |******
[      0.6:      0.7)  831 ( 13.3%) |***************
[      0.7:      0.8) 1649 ( 26.5%) |*******************************
[      0.8:      0.9) 2473 ( 39.7%) |**********************************************
[      0.9:        1)  855 ( 13.7%) |****************
## Initializing router criticalities took 0.10 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  373825    2033    6167    3687 ( 5.638%)   43818 (35.8%)   13.351     -65.67    -13.351      0.000      0.000      N/A
Incr Slack updates 69 in 0.0195373 sec
Full Max Req/Worst Slack updates 44 in 0.0001755 sec
Incr Max Req/Worst Slack updates 25 in 0.0001105 sec
Incr Criticality updates 8 in 0.0031275 sec
Full Criticality updates 61 in 0.0366901 sec
   2    0.1     0.5    6  349414    1787    5876    2538 ( 3.881%)   43566 (35.6%)   13.350     -65.67    -13.350      0.000      0.000      N/A
   3    0.1     0.6    6  364941    1662    5667    2279 ( 3.485%)   43904 (35.9%)   13.347     -65.65    -13.347      0.000      0.000      N/A
   4    0.1     0.8    2  385514    1591    5590    2052 ( 3.138%)   44285 (36.2%)   13.350     -65.67    -13.350      0.000      0.000      N/A
   5    0.1     1.1    4  396189    1511    5441    1773 ( 2.711%)   44833 (36.6%)   13.350     -65.67    -13.350      0.000      0.000      N/A
   6    0.1     1.4    2  402686    1408    5237    1533 ( 2.344%)   45342 (37.0%)   13.347     -65.65    -13.347      0.000      0.000      N/A
   7    0.1     1.9    5  412646    1307    5075    1275 ( 1.950%)   46048 (37.6%)   13.351     -65.67    -13.351      0.000      0.000      N/A
   8    0.1     2.4    1  404739    1162    4786    1020 ( 1.560%)   46548 (38.0%)   13.347     -65.65    -13.347      0.000      0.000      N/A
   9    0.1     3.1    3  394149     983    4319     787 ( 1.203%)   47315 (38.7%)   13.348     -65.66    -13.348      0.000      0.000      N/A
  10    0.1     4.1    3  369928     813    3831     537 ( 0.821%)   48307 (39.5%)   13.348     -65.66    -13.348      0.000      0.000       42
  11    0.1     5.3    4  325751     628    3170     374 ( 0.572%)   48940 (40.0%)   13.348     -65.66    -13.348      0.000      0.000       35
  12    0.1     6.9    6  269839     425    2347     217 ( 0.332%)   49476 (40.4%)   13.348     -65.66    -13.348      0.000      0.000       32
  13    0.1     9.0    4  211954     283    1680     111 ( 0.170%)   50067 (40.9%)   13.348     -65.66    -13.348      0.000      0.000       28
  14    0.0    11.6    2  120297     140     877      51 ( 0.078%)   50242 (41.0%)   13.348     -65.66    -13.348      0.000      0.000       25
  15    0.0    15.1    1   67093      64     431      16 ( 0.024%)   50332 (41.1%)   13.348     -65.66    -13.348      0.000      0.000       23
  16    0.0    19.7    0   20338      20     137       3 ( 0.005%)   50399 (41.2%)   13.348     -65.66    -13.348      0.000      0.000       21
  17    0.0    25.6    1    1952       3      22       0 ( 0.000%)   50408 (41.2%)   13.348     -65.66    -13.348      0.000      0.000       19
Restoring best routing
Critical path: 13.3476 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   58 (  0.9%) |*
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    2 (  0.0%) |
[      0.4:      0.5)   26 (  0.4%) |*
[      0.5:      0.6)  328 (  5.3%) |******
[      0.6:      0.7)  904 ( 14.5%) |******************
[      0.7:      0.8) 1705 ( 27.4%) |**********************************
[      0.8:      0.9) 2330 ( 37.4%) |**********************************************
[      0.9:        1)  872 ( 14.0%) |*****************
Router Stats: total_nets_routed: 15820 total_connections_routed: 60653 total_heap_pushes: 4871255 total_heap_pops: 921091 
# Routing took 1.46 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -623166304
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
Found 6938 mismatches between routing and packing results.
Fixed 5697 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.08 seconds (max_rss 89.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        522                             0.00957854                     0.990421   
       clb        166                                37.4699                      9.14458   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 920 out of 2955 nets, 2035 nets not absorbed.


Average number of bends per net: 2.69060  Maximum # of bends: 20

Number of global nets: 2
Number of routed nets (nonglobal): 2033
Wire length results (in units of 1 clb segments)...
	Total wirelength: 50408, average net length: 24.7949
	Maximum net length: 142

Wire length results in terms of physical segments...
	Total wiring segments used: 13312, average wire segments per net: 6.54796
	Maximum segments used by a net: 37
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8) 106 ( 16.4%) |*************************************
[      0.5:      0.6) 136 ( 21.0%) |***********************************************
[      0.4:      0.5) 100 ( 15.4%) |***********************************
[      0.3:      0.4)  90 ( 13.9%) |*******************************
[      0.2:      0.3)  64 (  9.9%) |**********************
[      0.1:      0.2)  62 (  9.6%) |*********************
[        0:      0.1)  90 ( 13.9%) |*******************************
Maximum routing channel utilization:      0.75 at (9,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     135  85.105      200
                         1      78  40.105      200
                         2     109  56.895      200
                         3     123  75.000      200
                         4     113  79.895      200
                         5     123  84.526      200
                         6     149 103.737      200
                         7     147 108.474      200
                         8     139  97.368      200
                         9     125  88.421      200
                        10     130  91.737      200
                        11     132  91.211      200
                        12     138  82.789      200
                        13     110  67.316      200
                        14      96  54.526      200
                        15      76  33.000      200
                        16      39  13.947      200
                        17     115  71.737      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0     141  83.158      200
                         1      54  22.316      200
                         2      71  38.579      200
                         3     128  80.105      200
                         4     143  94.158      200
                         5     115  73.526      200
                         6     108  71.474      200
                         7     150 101.842      200
                         8     141 104.158      200
                         9     112  78.263      200
                        10     120  83.684      200
                        11     142 103.895      200
                        12     138  93.895      200
                        13     107  66.368      200
                        14      97  53.053      200
                        15     115  59.421      200
                        16      91  40.316      200
                        17     138  79.053      200

Total tracks in x-direction: 3600, in y-direction: 3600

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.72706e+07
	Total used logic block area: 8.9464e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 4.25963e+06, per logic tile: 11799.5

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  18000
                                                      Y      4  18000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.371

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.368

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4            0.37

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0        0.37

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-09:  2.9e-09) 1 ( 20.0%) |**************************************************
[  2.9e-09:    3e-09) 1 ( 20.0%) |**************************************************
[    3e-09:    3e-09) 0 (  0.0%) |
[    3e-09:  3.1e-09) 1 ( 20.0%) |**************************************************
[  3.1e-09:  3.1e-09) 0 (  0.0%) |
[  3.1e-09:  3.1e-09) 0 (  0.0%) |
[  3.1e-09:  3.2e-09) 0 (  0.0%) |
[  3.2e-09:  3.2e-09) 1 ( 20.0%) |**************************************************
[  3.2e-09:  3.3e-09) 0 (  0.0%) |
[  3.3e-09:  3.3e-09) 1 ( 20.0%) |**************************************************

Final critical path delay (least slack): 13.3476 ns, Fmax: 74.9196 MHz
Final setup Worst Negative Slack (sWNS): -13.3476 ns
Final setup Total Negative Slack (sTNS): -65.6569 ns

Final setup slack histogram:
[ -1.3e-08: -1.3e-08) 1 ( 20.0%) |*************************
[ -1.3e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.3e-08) 2 ( 40.0%) |*************************************************
[ -1.3e-08: -1.3e-08) 1 ( 20.0%) |*************************
[ -1.3e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.3e-08) 1 ( 20.0%) |*************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.0002561 sec
Full Max Req/Worst Slack updates 1 in 5e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0004595 sec
Flow timing analysis took 0.86541 seconds (0.772211 STA, 0.0931982 slack) (89 full updates: 70 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 9.99 seconds (max_rss 89.3 MiB)
Incr Slack updates 18 in 0.0056075 sec
Full Max Req/Worst Slack updates 5 in 2.22e-05 sec
Incr Max Req/Worst Slack updates 13 in 4.81e-05 sec
Incr Criticality updates 9 in 0.0033486 sec
Full Criticality updates 9 in 0.0045264 sec
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr EArch.xml RFOREST --circuit_file RFOREST.pre-vpr.blif --route_chan_width 200"
	User time (seconds): 9.89
	System time (seconds): 0.09
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:10.00
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 91440
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 19649
	Voluntary context switches: 0
	Involuntary context switches: 16
	Swaps: 0
	File system inputs: 0
	File system outputs: 26032
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
