<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    50.37 --||-- Mem Ch  0: Reads (MB/s):  8303.98 --|
|--            Writes(MB/s):    18.73 --||--            Writes(MB/s):  6003.36 --|
|-- Mem Ch  1: Reads (MB/s):    42.40 --||-- Mem Ch  1: Reads (MB/s):  8302.55 --|
|--            Writes(MB/s):    14.47 --||--            Writes(MB/s):  6000.27 --|
|-- Mem Ch  2: Reads (MB/s):    46.41 --||-- Mem Ch  2: Reads (MB/s):  8317.84 --|
|--            Writes(MB/s):    18.59 --||--            Writes(MB/s):  6003.79 --|
|-- Mem Ch  3: Reads (MB/s):    46.46 --||-- Mem Ch  3: Reads (MB/s):  8315.27 --|
|--            Writes(MB/s):    14.47 --||--            Writes(MB/s):  6000.54 --|
|-- NODE 0 Mem Read (MB/s) :   185.64 --||-- NODE 1 Mem Read (MB/s) : 33239.64 --|
|-- NODE 0 Mem Write(MB/s) :    66.27 --||-- NODE 1 Mem Write(MB/s) : 24007.95 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     368287 --|
|-- NODE 0 Memory (MB/s):      251.91 --||-- NODE 1 Memory (MB/s):    57247.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33425.29                --|
            |--                System Write Throughput(MB/s):      24074.21                --|
            |--               System Memory Throughput(MB/s):      57499.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2283
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     379 K       938 K   811 K   496 K    218 M     0      72  
 1     157 M         0      56 M   442 M    775 K     0    1429 K
-----------------------------------------------------------------------
 *     158 M       938 K    57 M   442 M    218 M     0    1429 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 42.65        
Core2: 27.02        Core3: 40.08        
Core4: 26.48        Core5: 43.79        
Core6: 26.33        Core7: 35.33        
Core8: 25.42        Core9: 23.11        
Core10: 25.61        Core11: 42.78        
Core12: 25.66        Core13: 49.28        
Core14: 26.10        Core15: 49.24        
Core16: 26.43        Core17: 39.02        
Core18: 25.91        Core19: 34.46        
Core20: 25.63        Core21: 36.03        
Core22: 25.93        Core23: 37.68        
Core24: 26.58        Core25: 33.43        
Core26: 27.27        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 41.37
DDR read Latency(ns)
Socket0: 63705.18
Socket1: 189.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.38        Core1: 42.30        
Core2: 26.64        Core3: 40.68        
Core4: 25.88        Core5: 42.77        
Core6: 27.44        Core7: 35.45        
Core8: 26.47        Core9: 26.10        
Core10: 24.86        Core11: 43.33        
Core12: 26.84        Core13: 49.09        
Core14: 25.24        Core15: 48.20        
Core16: 24.93        Core17: 44.90        
Core18: 25.95        Core19: 34.38        
Core20: 23.65        Core21: 36.03        
Core22: 25.39        Core23: 37.18        
Core24: 25.10        Core25: 33.51        
Core26: 26.82        Core27: 49.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 42.22
DDR read Latency(ns)
Socket0: 64662.47
Socket1: 189.83
irq_total: 319571.558029802
cpu_total: 31.64
cpu_0: 0.93
cpu_1: 92.81
cpu_2: 0.13
cpu_3: 91.48
cpu_4: 0.00
cpu_5: 98.80
cpu_6: 0.07
cpu_7: 63.47
cpu_8: 0.13
cpu_9: 21.82
cpu_10: 0.07
cpu_11: 57.29
cpu_12: 0.07
cpu_13: 57.75
cpu_14: 0.07
cpu_15: 69.33
cpu_16: 0.00
cpu_17: 48.10
cpu_18: 0.07
cpu_19: 58.02
cpu_20: 0.07
cpu_21: 56.55
cpu_22: 0.07
cpu_23: 52.63
cpu_24: 0.07
cpu_25: 69.66
cpu_26: 0.07
cpu_27: 46.24
enp130s0f0_rx_packets: 85676
enp130s0f1_rx_packets: 52627
enp4s0f0_rx_packets: 722757
enp4s0f1_rx_packets: 818072
Total_rx_packets: 1679132
enp130s0f0_tx_bytes_phy: 4984235911
enp130s0f1_tx_bytes_phy: 4992771204
enp4s0f0_tx_bytes_phy: 2604583
enp4s0f1_tx_bytes_phy: 5986800
Total_tx_bytes_phy: 9985598498
enp130s0f0_rx_bytes: 5654674
enp130s0f1_rx_bytes: 3473441
enp4s0f0_rx_bytes: 6475220478
enp4s0f1_rx_bytes: 7328083172
Total_rx_bytes: 13812431765
enp130s0f0_tx_packets: 552686
enp130s0f1_tx_packets: 553645
enp4s0f0_tx_packets: 37189
enp4s0f1_tx_packets: 26445
Total_tx_packets: 1169965
enp130s0f0_tx_packets_phy: 552702
enp130s0f1_tx_packets_phy: 553646
enp4s0f0_tx_packets_phy: 37209
enp4s0f1_tx_packets_phy: 91064
Total_tx_packets_phy: 1234621
enp130s0f0_rx_packets_phy: 85681
enp130s0f1_rx_packets_phy: 52629
enp4s0f0_rx_packets_phy: 722748
enp4s0f1_rx_packets_phy: 818053
Total_rx_packets_phy: 1679111
enp130s0f0_tx_bytes: 4981882341
enp130s0f1_tx_bytes: 4990546809
enp4s0f0_tx_bytes: 2454527
enp4s0f1_tx_bytes: 1745401
Total_tx_bytes: 9976629078
enp130s0f0_rx_bytes_phy: 5997675
enp130s0f1_rx_bytes_phy: 3684075
enp4s0f0_rx_bytes_phy: 6517712690
enp4s0f1_rx_bytes_phy: 7376807572
Total_rx_bytes_phy: 13904202012


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 42.06        
Core2: 26.51        Core3: 40.02        
Core4: 27.99        Core5: 42.89        
Core6: 27.68        Core7: 35.23        
Core8: 20.39        Core9: 25.92        
Core10: 17.40        Core11: 42.56        
Core12: 21.39        Core13: 48.67        
Core14: 21.53        Core15: 48.86        
Core16: 22.36        Core17: 46.43        
Core18: 26.71        Core19: 33.94        
Core20: 25.94        Core21: 35.97        
Core22: 24.68        Core23: 37.69        
Core24: 26.18        Core25: 33.75        
Core26: 28.38        Core27: 49.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.53
Socket1: 42.09
DDR read Latency(ns)
Socket0: 62825.67
Socket1: 190.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 41.55        
Core2: 26.57        Core3: 39.73        
Core4: 25.72        Core5: 42.32        
Core6: 27.67        Core7: 35.02        
Core8: 26.55        Core9: 25.58        
Core10: 24.86        Core11: 40.52        
Core12: 25.49        Core13: 49.11        
Core14: 26.50        Core15: 48.69        
Core16: 25.77        Core17: 44.36        
Core18: 24.78        Core19: 33.84        
Core20: 24.68        Core21: 36.14        
Core22: 27.07        Core23: 37.65        
Core24: 26.02        Core25: 33.18        
Core26: 26.87        Core27: 43.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.46
Socket1: 41.20
DDR read Latency(ns)
Socket0: 64864.01
Socket1: 193.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.43        Core1: 41.97        
Core2: 27.34        Core3: 40.17        
Core4: 27.74        Core5: 42.94        
Core6: 28.05        Core7: 35.53        
Core8: 27.29        Core9: 26.39        
Core10: 23.83        Core11: 40.40        
Core12: 25.60        Core13: 49.46        
Core14: 26.96        Core15: 48.36        
Core16: 25.22        Core17: 45.03        
Core18: 26.12        Core19: 34.23        
Core20: 27.19        Core21: 36.65        
Core22: 26.19        Core23: 37.60        
Core24: 26.84        Core25: 33.30        
Core26: 27.85        Core27: 44.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 41.58
DDR read Latency(ns)
Socket0: 65878.85
Socket1: 192.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 42.32        
Core2: 25.59        Core3: 40.06        
Core4: 25.67        Core5: 43.69        
Core6: 28.25        Core7: 35.54        
Core8: 25.92        Core9: 26.88        
Core10: 24.66        Core11: 42.59        
Core12: 25.10        Core13: 49.43        
Core14: 24.94        Core15: 48.93        
Core16: 25.42        Core17: 45.19        
Core18: 26.42        Core19: 34.28        
Core20: 26.25        Core21: 36.39        
Core22: 25.28        Core23: 37.56        
Core24: 25.79        Core25: 34.18        
Core26: 25.28        Core27: 44.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.03
Socket1: 41.97
DDR read Latency(ns)
Socket0: 67140.47
Socket1: 191.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9250
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412902926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412906942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206520400; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206520400; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206525624; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206525624; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206529857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206529857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206529616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206529616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005448207; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4488216; Consumed Joules: 273.94; Watts: 45.62; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2341631; Consumed DRAM Joules: 35.83; DRAM Watts: 5.97
S1P0; QPIClocks: 14412914246; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412916158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206540151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206540151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206540151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206540151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206540019; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206540019; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206539599; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206539599; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005160688; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8444792; Consumed Joules: 515.43; Watts: 85.83; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6593484; Consumed DRAM Joules: 100.88; DRAM Watts: 16.80
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24f3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     225 K    871 K    0.74    0.08    0.01    0.02     8008        1        8     69
   1    1     0.14   0.13   1.11    1.20     153 M    181 M    0.16    0.19    0.11    0.13     3136    24257      125     52
   2    0     0.00   0.43   0.00    0.60      12 K     83 K    0.85    0.11    0.00    0.02      672        0        0     68
   3    1     0.25   0.23   1.10    1.20     135 M    165 M    0.18    0.20    0.05    0.07     4312    17643      105     51
   4    0     0.00   0.35   0.00    0.60    8703       51 K    0.83    0.11    0.00    0.02      280        0        0     69
   5    1     0.16   0.13   1.19    1.20     164 M    195 M    0.16    0.19    0.10    0.12     2632    16961       53     52
   6    0     0.00   0.42   0.00    0.60      12 K     74 K    0.84    0.12    0.00    0.02      224        0        1     69
   7    1     0.14   0.18   0.79    1.20      81 M     99 M    0.18    0.22    0.06    0.07     1568    16894       34     52
   8    0     0.00   0.34   0.00    0.60    4592       47 K    0.90    0.12    0.00    0.02      840        0        0     68
   9    1     0.15   0.77   0.20    0.61    4303 K   8301 K    0.48    0.42    0.00    0.01      336      271      244     53
  10    0     0.00   0.40   0.00    0.60    4569       46 K    0.90    0.14    0.00    0.02     1176        0        0     67
  11    1     0.22   0.30   0.73    1.20      93 M    113 M    0.17    0.22    0.04    0.05     1568    10499       54     51
  12    0     0.00   0.37   0.00    0.60    7521       52 K    0.86    0.15    0.00    0.02      168        1        0     68
  13    1     0.13   0.18   0.72    1.20     105 M    125 M    0.16    0.16    0.08    0.10     2184    15590      135     51
  14    0     0.00   0.41   0.00    0.60    9527       61 K    0.84    0.14    0.00    0.02      280        0        0     69
  15    1     0.14   0.16   0.87    1.20     132 M    156 M    0.15    0.17    0.09    0.11     2744    11876       41     50
  16    0     0.00   0.40   0.00    0.60      10 K     55 K    0.81    0.15    0.00    0.02      392        0        0     69
  17    1     0.06   0.09   0.64    1.20     126 M    144 M    0.13    0.14    0.22    0.25     3248    26448       36     51
  18    0     0.00   0.57   0.00    0.60      17 K     69 K    0.75    0.14    0.00    0.01      672        1        1     69
  19    1     0.09   0.12   0.71    1.20      79 M     95 M    0.17    0.23    0.09    0.11     2520    15289       24     53
  20    0     0.00   0.38   0.00    0.60    4086       57 K    0.93    0.10    0.00    0.02     2744        0        0     69
  21    1     0.11   0.16   0.68    1.18      73 M     88 M    0.18    0.22    0.07    0.08     3584    14556       23     52
  22    0     0.00   0.37   0.00    0.60    5343       57 K    0.91    0.11    0.00    0.02      224        1        0     70
  23    1     0.12   0.19   0.63    1.17      69 M     83 M    0.17    0.20    0.06    0.07      672    12876      226     53
  24    0     0.00   0.37   0.00    0.60    4899       54 K    0.91    0.10    0.00    0.02      112        0        0     70
  25    1     0.22   0.26   0.86    1.20      78 M     99 M    0.21    0.25    0.04    0.05     5320    15657      150     53
  26    0     0.00   0.39   0.00    0.60    9899       59 K    0.83    0.11    0.00    0.02      448        0        0     69
  27    1     0.11   0.27   0.39    0.86      71 M     84 M    0.15    0.20    0.07    0.08      168     3507        7     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     337 K   1642 K    0.79    0.10    0.00    0.02    16240        4        9     60
 SKT    1     0.14   0.19   0.76    1.16    1368 M   1642 M    0.17    0.20    0.07    0.08    33992   202324     1257     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.38    1.16    1368 M   1644 M    0.17    0.20    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  106 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.76 %

 C1 core residency: 18.01 %; C3 core residency: 0.34 %; C6 core residency: 48.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       60 G     60 G   |   62%    62%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  162 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.90     0.31     229.64      29.84         154.04
 SKT   1    166.95    120.15     431.08      84.16         171.57
---------------------------------------------------------------------------------------------------------------
       *    167.85    120.45     660.72     114.00         171.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25d9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    62.79 --||-- Mem Ch  0: Reads (MB/s):  8374.88 --|
|--            Writes(MB/s):    20.36 --||--            Writes(MB/s):  5971.81 --|
|-- Mem Ch  1: Reads (MB/s):    54.79 --||-- Mem Ch  1: Reads (MB/s):  8371.49 --|
|--            Writes(MB/s):    16.03 --||--            Writes(MB/s):  5968.48 --|
|-- Mem Ch  2: Reads (MB/s):    57.14 --||-- Mem Ch  2: Reads (MB/s):  8379.97 --|
|--            Writes(MB/s):    20.13 --||--            Writes(MB/s):  5972.24 --|
|-- Mem Ch  3: Reads (MB/s):    58.26 --||-- Mem Ch  3: Reads (MB/s):  8372.75 --|
|--            Writes(MB/s):    15.77 --||--            Writes(MB/s):  5967.65 --|
|-- NODE 0 Mem Read (MB/s) :   232.98 --||-- NODE 1 Mem Read (MB/s) : 33499.09 --|
|-- NODE 0 Mem Write(MB/s) :    72.28 --||-- NODE 1 Mem Write(MB/s) : 23880.18 --|
|-- NODE 0 P. Write (T/s):     124357 --||-- NODE 1 P. Write (T/s):     393801 --|
|-- NODE 0 Memory (MB/s):      305.26 --||-- NODE 1 Memory (MB/s):    57379.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33732.07                --|
            |--                System Write Throughput(MB/s):      23952.46                --|
            |--               System Memory Throughput(MB/s):      57684.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26ae
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     437 K       941 K   927 K   521 K    218 M     0       0  
 1     158 M         0      50 M   458 M    643 K     0    1469 K
-----------------------------------------------------------------------
 *     159 M       941 K    51 M   458 M    218 M     0    1469 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.19        Core1: 42.18        
Core2: 28.19        Core3: 42.79        
Core4: 27.67        Core5: 41.20        
Core6: 27.74        Core7: 35.76        
Core8: 25.63        Core9: 29.66        
Core10: 25.50        Core11: 45.07        
Core12: 24.74        Core13: 33.30        
Core14: 27.73        Core15: 44.44        
Core16: 26.54        Core17: 48.45        
Core18: 25.20        Core19: 34.32        
Core20: 26.56        Core21: 34.72        
Core22: 24.82        Core23: 35.68        
Core24: 25.68        Core25: 33.24        
Core26: 26.88        Core27: 44.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.27
Socket1: 40.49
DDR read Latency(ns)
Socket0: 47704.39
Socket1: 190.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 43.33        
Core2: 28.13        Core3: 44.90        
Core4: 25.91        Core5: 42.43        
Core6: 26.82        Core7: 36.96        
Core8: 27.29        Core9: 32.62        
Core10: 25.10        Core11: 50.06        
Core12: 25.80        Core13: 49.37        
Core14: 26.65        Core15: 45.37        
Core16: 27.46        Core17: 53.52        
Core18: 24.36        Core19: 35.16        
Core20: 25.29        Core21: 35.98        
Core22: 25.06        Core23: 36.16        
Core24: 24.05        Core25: 34.35        
Core26: 27.19        Core27: 49.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 43.63
DDR read Latency(ns)
Socket0: 52609.87
Socket1: 183.89
irq_total: 279565.182691833
cpu_total: 31.80
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 90.09
cpu_4: 0.13
cpu_5: 99.93
cpu_6: 0.13
cpu_7: 59.18
cpu_8: 0.13
cpu_9: 12.43
cpu_10: 0.07
cpu_11: 63.70
cpu_12: 0.13
cpu_13: 47.94
cpu_14: 0.13
cpu_15: 83.91
cpu_16: 0.07
cpu_17: 44.95
cpu_18: 0.20
cpu_19: 57.45
cpu_20: 0.07
cpu_21: 58.05
cpu_22: 0.13
cpu_23: 60.77
cpu_24: 0.07
cpu_25: 57.51
cpu_26: 0.13
cpu_27: 51.86
enp130s0f0_rx_bytes: 2929142
enp130s0f1_rx_bytes: 2902376
enp4s0f0_rx_bytes: 6559454687
enp4s0f1_rx_bytes: 7244834257
Total_rx_bytes: 13810120462
enp130s0f0_tx_packets_phy: 553572
enp130s0f1_tx_packets_phy: 553458
enp4s0f0_tx_packets_phy: 22788
enp4s0f1_tx_packets_phy: 87906
Total_tx_packets_phy: 1217724
enp130s0f0_rx_packets: 44380
enp130s0f1_rx_packets: 43975
enp4s0f0_rx_packets: 732181
enp4s0f1_rx_packets: 807742
Total_rx_packets: 1628278
enp130s0f0_tx_packets: 553578
enp130s0f1_tx_packets: 553434
enp4s0f0_tx_packets: 22764
enp4s0f1_tx_packets: 23956
Total_tx_packets: 1153732
enp130s0f0_tx_bytes: 4989850267
enp130s0f1_tx_bytes: 4988662588
enp4s0f0_tx_bytes: 1502437
enp4s0f1_tx_bytes: 1581121
Total_tx_bytes: 9981596413
enp130s0f0_rx_packets_phy: 44380
enp130s0f1_rx_packets_phy: 43981
enp4s0f0_rx_packets_phy: 732221
enp4s0f1_rx_packets_phy: 807782
Total_rx_packets_phy: 1628364
enp130s0f0_tx_bytes_phy: 4992009728
enp130s0f1_tx_bytes_phy: 4991092753
enp4s0f0_tx_bytes_phy: 1595064
enp4s0f1_tx_bytes_phy: 5769709
Total_tx_bytes_phy: 9990467254
enp130s0f0_rx_bytes_phy: 3106647
enp130s0f1_rx_bytes_phy: 3078689
enp4s0f0_rx_bytes_phy: 6603066986
enp4s0f1_rx_bytes_phy: 7283259699
Total_rx_bytes_phy: 13892512021


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.11        Core1: 43.31        
Core2: 23.14        Core3: 44.37        
Core4: 25.25        Core5: 42.31        
Core6: 21.61        Core7: 36.74        
Core8: 25.18        Core9: 31.96        
Core10: 25.53        Core11: 48.24        
Core12: 26.37        Core13: 47.65        
Core14: 25.38        Core15: 45.46        
Core16: 25.12        Core17: 52.88        
Core18: 22.52        Core19: 34.86        
Core20: 25.39        Core21: 35.70        
Core22: 23.54        Core23: 36.11        
Core24: 24.30        Core25: 34.35        
Core26: 24.34        Core27: 48.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.54
Socket1: 43.20
DDR read Latency(ns)
Socket0: 50114.66
Socket1: 185.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 43.19        
Core2: 28.04        Core3: 44.72        
Core4: 26.85        Core5: 42.34        
Core6: 28.20        Core7: 36.48        
Core8: 26.01        Core9: 32.29        
Core10: 26.69        Core11: 49.76        
Core12: 24.95        Core13: 50.34        
Core14: 26.68        Core15: 44.42        
Core16: 25.30        Core17: 53.53        
Core18: 24.72        Core19: 35.07        
Core20: 26.40        Core21: 35.89        
Core22: 25.83        Core23: 36.44        
Core24: 24.70        Core25: 33.98        
Core26: 25.79        Core27: 49.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 43.52
DDR read Latency(ns)
Socket0: 51316.18
Socket1: 183.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 43.43        
Core2: 27.61        Core3: 44.93        
Core4: 27.55        Core5: 42.32        
Core6: 28.04        Core7: 36.53        
Core8: 27.36        Core9: 32.34        
Core10: 25.37        Core11: 49.71        
Core12: 25.61        Core13: 49.71        
Core14: 25.57        Core15: 45.59        
Core16: 26.49        Core17: 53.58        
Core18: 25.80        Core19: 35.50        
Core20: 24.81        Core21: 35.97        
Core22: 24.76        Core23: 36.45        
Core24: 26.15        Core25: 34.67        
Core26: 26.69        Core27: 49.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.11
Socket1: 43.73
DDR read Latency(ns)
Socket0: 50974.21
Socket1: 184.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 43.11        
Core2: 26.71        Core3: 44.76        
Core4: 25.51        Core5: 42.54        
Core6: 26.63        Core7: 36.56        
Core8: 25.87        Core9: 32.99        
Core10: 25.36        Core11: 49.99        
Core12: 24.30        Core13: 50.31        
Core14: 25.66        Core15: 44.73        
Core16: 24.56        Core17: 52.69        
Core18: 25.58        Core19: 35.63        
Core20: 24.66        Core21: 35.75        
Core22: 24.14        Core23: 36.20        
Core24: 24.21        Core25: 34.25        
Core26: 24.37        Core27: 49.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.83
Socket1: 43.58
DDR read Latency(ns)
Socket0: 50896.67
Socket1: 184.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10317
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414110286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414114718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207183060; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207183060; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207187948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207187948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207192143; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207192143; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207142795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207142795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005970563; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4499941; Consumed Joules: 274.65; Watts: 45.73; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2340620; Consumed DRAM Joules: 35.81; DRAM Watts: 5.96
S1P0; QPIClocks: 14414179062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414183754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207175874; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207175874; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207175659; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207175659; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207175721; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207175721; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207175261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207175261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006635763; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8368050; Consumed Joules: 510.75; Watts: 85.04; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6566819; Consumed DRAM Joules: 100.47; DRAM Watts: 16.73
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 291e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.61     289 K    994 K    0.71    0.09    0.01    0.02     8736        1       11     69
   1    1     0.27   0.23   1.20    1.20     145 M    174 M    0.17    0.20    0.05    0.06      616    14734       57     52
   2    0     0.00   0.42   0.00    0.60      21 K    115 K    0.81    0.10    0.00    0.02      504        0        0     68
   3    1     0.13   0.12   1.08    1.20     154 M    181 M    0.15    0.19    0.12    0.14     5040    21653       20     52
   4    0     0.00   0.44   0.00    0.60      10 K     73 K    0.86    0.14    0.00    0.02      896        0        0     68
   5    1     0.19   0.16   1.20    1.20     158 M    189 M    0.16    0.20    0.08    0.10     2912    17561       41     52
   6    0     0.00   0.42   0.00    0.60    6993       73 K    0.91    0.13    0.00    0.02      112        0        1     69
   7    1     0.13   0.18   0.73    1.20      76 M     94 M    0.18    0.22    0.06    0.07     3472    15390      209     52
   8    0     0.00   0.44   0.00    0.60    8167       63 K    0.87    0.15    0.00    0.02      336        0        0     67
   9    1     0.08   0.62   0.14    0.60    2532 K   4949 K    0.49    0.29    0.00    0.01      168      166       47     53
  10    0     0.00   0.42   0.00    0.60    9533       76 K    0.88    0.14    0.00    0.02      112        0        0     67
  11    1     0.14   0.18   0.80    1.20     120 M    142 M    0.16    0.17    0.08    0.10     1680     4627       21     51
  12    0     0.00   0.39   0.00    0.60    7283       55 K    0.87    0.16    0.00    0.02      168        0        0     68
  13    1     0.13   0.21   0.64    1.18      92 M    110 M    0.17    0.21    0.07    0.08     2352    11159       16     51
  14    0     0.00   0.37   0.00    0.60    6034       47 K    0.87    0.15    0.00    0.02      168        0        0     69
  15    1     0.36   0.35   1.02    1.20     131 M    159 M    0.18    0.16    0.04    0.04     2240    18793      250     50
  16    0     0.00   0.39   0.00    0.60    7895       59 K    0.87    0.14    0.00    0.02     1680        0        0     68
  17    1     0.03   0.08   0.40    0.87      98 M    109 M    0.11    0.13    0.30    0.34     1064     3896       70     52
  18    0     0.00   0.37   0.00    0.63    4786       49 K    0.90    0.10    0.00    0.02     2296        0        0     69
  19    1     0.11   0.15   0.71    1.20      75 M     92 M    0.18    0.22    0.07    0.08     3304    14427       28     53
  20    0     0.00   0.36   0.00    0.60    3892       48 K    0.92    0.10    0.00    0.02     1344        0        0     69
  21    1     0.11   0.15   0.70    1.19      76 M     93 M    0.18    0.22    0.07    0.09     4032    15438       47     53
  22    0     0.00   0.36   0.00    0.60    2690       45 K    0.94    0.10    0.00    0.02      168        0        0     70
  23    1     0.14   0.19   0.75    1.20      77 M     95 M    0.19    0.23    0.05    0.07     4200    13954       43     53
  24    0     0.00   0.35   0.00    0.60    4133       46 K    0.91    0.09    0.00    0.02      224        0        0     70
  25    1     0.11   0.16   0.70    1.20      76 M     91 M    0.17    0.22    0.07    0.08     5264    14713      273     53
  26    0     0.00   0.38   0.00    0.60    8467       54 K    0.84    0.10    0.00    0.02      448        0        0     69
  27    1     0.14   0.20   0.67    1.20      92 M    111 M    0.17    0.19    0.07    0.08      392     4202       36     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     391 K   1803 K    0.78    0.11    0.00    0.02    17192        1       12     60
 SKT    1     0.15   0.19   0.77    1.17    1376 M   1650 M    0.17    0.19    0.07    0.08    36736   170713     1158     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.38    1.16    1377 M   1652 M    0.17    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  108 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.93 %

 C1 core residency: 15.61 %; C3 core residency: 0.85 %; C6 core residency: 50.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       61 G     60 G   |   63%    63%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  165 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.18     0.36     230.99      29.97         160.16
 SKT   1    168.25    119.99     429.69      84.23         176.03
---------------------------------------------------------------------------------------------------------------
       *    169.43    120.35     660.68     114.20         176.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a02
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    56.76 --||-- Mem Ch  0: Reads (MB/s):  8293.19 --|
|--            Writes(MB/s):    15.24 --||--            Writes(MB/s):  5966.99 --|
|-- Mem Ch  1: Reads (MB/s):    48.95 --||-- Mem Ch  1: Reads (MB/s):  8288.21 --|
|--            Writes(MB/s):    10.67 --||--            Writes(MB/s):  5962.95 --|
|-- Mem Ch  2: Reads (MB/s):    52.14 --||-- Mem Ch  2: Reads (MB/s):  8301.10 --|
|--            Writes(MB/s):    14.70 --||--            Writes(MB/s):  5966.28 --|
|-- Mem Ch  3: Reads (MB/s):    53.21 --||-- Mem Ch  3: Reads (MB/s):  8296.82 --|
|--            Writes(MB/s):    10.98 --||--            Writes(MB/s):  5963.17 --|
|-- NODE 0 Mem Read (MB/s) :   211.06 --||-- NODE 1 Mem Read (MB/s) : 33179.32 --|
|-- NODE 0 Mem Write(MB/s) :    51.59 --||-- NODE 1 Mem Write(MB/s) : 23859.39 --|
|-- NODE 0 P. Write (T/s):     124346 --||-- NODE 1 P. Write (T/s):     399807 --|
|-- NODE 0 Memory (MB/s):      262.66 --||-- NODE 1 Memory (MB/s):    57038.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33390.39                --|
            |--                System Write Throughput(MB/s):      23910.99                --|
            |--               System Memory Throughput(MB/s):      57301.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ad6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     604 K       776 K  1320 K   455 K    218 M     0      36  
 1     159 M         0      54 M   460 M    639 K     0    1453 K
-----------------------------------------------------------------------
 *     160 M       776 K    55 M   461 M    218 M     0    1453 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.40        Core1: 41.14        
Core2: 26.02        Core3: 43.42        
Core4: 24.81        Core5: 43.45        
Core6: 25.96        Core7: 35.56        
Core8: 26.26        Core9: 32.45        
Core10: 25.51        Core11: 45.93        
Core12: 24.36        Core13: 46.05        
Core14: 25.21        Core15: 43.81        
Core16: 24.01        Core17: 51.21        
Core18: 26.38        Core19: 33.10        
Core20: 24.73        Core21: 32.87        
Core22: 24.39        Core23: 37.80        
Core24: 24.84        Core25: 32.85        
Core26: 26.87        Core27: 41.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 41.83
DDR read Latency(ns)
Socket0: 55716.17
Socket1: 186.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.06        Core1: 40.91        
Core2: 26.11        Core3: 43.14        
Core4: 25.11        Core5: 42.94        
Core6: 26.29        Core7: 35.41        
Core8: 25.88        Core9: 31.85        
Core10: 26.40        Core11: 45.84        
Core12: 24.72        Core13: 45.80        
Core14: 25.17        Core15: 43.57        
Core16: 25.41        Core17: 50.85        
Core18: 25.28        Core19: 32.73        
Core20: 25.51        Core21: 32.72        
Core22: 26.62        Core23: 37.74        
Core24: 24.63        Core25: 32.24        
Core26: 24.82        Core27: 41.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 41.54
DDR read Latency(ns)
Socket0: 57346.92
Socket1: 189.71
irq_total: 298156.814059181
cpu_total: 32.81
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 92.29
cpu_4: 0.13
cpu_5: 96.28
cpu_6: 0.27
cpu_7: 61.77
cpu_8: 0.13
cpu_9: 11.17
cpu_10: 0.13
cpu_11: 82.91
cpu_12: 0.07
cpu_13: 65.09
cpu_14: 0.13
cpu_15: 78.59
cpu_16: 0.07
cpu_17: 49.34
cpu_18: 0.07
cpu_19: 57.85
cpu_20: 0.13
cpu_21: 56.85
cpu_22: 0.07
cpu_23: 49.47
cpu_24: 0.13
cpu_25: 67.49
cpu_26: 0.13
cpu_27: 46.94
enp130s0f0_rx_bytes_phy: 3295689
enp130s0f1_rx_bytes_phy: 3127280
enp4s0f0_rx_bytes_phy: 6641189085
enp4s0f1_rx_bytes_phy: 7160807476
Total_rx_bytes_phy: 13808419530
enp130s0f0_rx_bytes: 3107298
enp130s0f1_rx_bytes: 2948491
enp4s0f0_rx_bytes: 6611371275
enp4s0f1_rx_bytes: 7123605146
Total_rx_bytes: 13741032210
enp130s0f0_tx_packets: 554075
enp130s0f1_tx_packets: 559298
enp4s0f0_tx_packets: 41248
enp4s0f1_tx_packets: 24220
Total_tx_packets: 1178841
enp130s0f0_rx_packets: 47080
enp130s0f1_rx_packets: 44674
enp4s0f0_rx_packets: 736443
enp4s0f1_rx_packets: 794697
Total_rx_packets: 1622894
enp130s0f0_tx_packets_phy: 554079
enp130s0f1_tx_packets_phy: 559299
enp4s0f0_tx_packets_phy: 41264
enp4s0f1_tx_packets_phy: 87269
Total_tx_packets_phy: 1241911
enp130s0f0_tx_bytes_phy: 4996566530
enp130s0f1_tx_bytes_phy: 5043745831
enp4s0f0_tx_bytes_phy: 2888430
enp4s0f1_tx_bytes_phy: 5730531
Total_tx_bytes_phy: 10048931322
enp130s0f0_rx_packets_phy: 47081
enp130s0f1_rx_packets_phy: 44675
enp4s0f0_rx_packets_phy: 736444
enp4s0f1_rx_packets_phy: 794701
Total_rx_packets_phy: 1622901
enp130s0f0_tx_bytes: 4994315456
enp130s0f1_tx_bytes: 5041494036
enp4s0f0_tx_bytes: 2722418
enp4s0f1_tx_bytes: 1598542
Total_tx_bytes: 10040130452


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.86        Core1: 41.16        
Core2: 26.28        Core3: 43.40        
Core4: 23.86        Core5: 43.07        
Core6: 17.39        Core7: 35.06        
Core8: 22.24        Core9: 31.97        
Core10: 19.67        Core11: 45.35        
Core12: 24.06        Core13: 45.97        
Core14: 24.37        Core15: 43.51        
Core16: 24.25        Core17: 51.01        
Core18: 25.70        Core19: 32.78        
Core20: 25.85        Core21: 33.03        
Core22: 25.59        Core23: 37.83        
Core24: 25.10        Core25: 32.24        
Core26: 24.41        Core27: 41.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.48
Socket1: 41.59
DDR read Latency(ns)
Socket0: 55388.99
Socket1: 188.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.02        Core1: 41.12        
Core2: 25.85        Core3: 43.40        
Core4: 26.34        Core5: 43.24        
Core6: 27.35        Core7: 35.15        
Core8: 24.61        Core9: 31.73        
Core10: 24.94        Core11: 45.42        
Core12: 25.63        Core13: 45.91        
Core14: 24.96        Core15: 43.58        
Core16: 23.96        Core17: 51.01        
Core18: 24.69        Core19: 32.71        
Core20: 25.40        Core21: 33.36        
Core22: 26.97        Core23: 37.90        
Core24: 25.22        Core25: 32.42        
Core26: 25.20        Core27: 41.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.63
Socket1: 41.61
DDR read Latency(ns)
Socket0: 56547.61
Socket1: 188.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.56        Core1: 40.93        
Core2: 26.62        Core3: 43.31        
Core4: 25.65        Core5: 43.21        
Core6: 27.32        Core7: 34.71        
Core8: 25.35        Core9: 32.28        
Core10: 24.84        Core11: 45.65        
Core12: 23.97        Core13: 45.78        
Core14: 24.00        Core15: 43.63        
Core16: 24.29        Core17: 50.87        
Core18: 23.99        Core19: 32.35        
Core20: 24.66        Core21: 33.00        
Core22: 25.71        Core23: 37.90        
Core24: 25.43        Core25: 32.37        
Core26: 25.47        Core27: 41.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 41.52
DDR read Latency(ns)
Socket0: 57370.84
Socket1: 189.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.38        Core1: 40.78        
Core2: 23.09        Core3: 43.07        
Core4: 22.12        Core5: 43.06        
Core6: 22.70        Core7: 34.77        
Core8: 21.64        Core9: 31.82        
Core10: 26.34        Core11: 44.85        
Core12: 25.40        Core13: 45.49        
Core14: 24.49        Core15: 43.30        
Core16: 23.80        Core17: 50.62        
Core18: 23.93        Core19: 32.49        
Core20: 24.72        Core21: 32.48        
Core22: 25.04        Core23: 37.81        
Core24: 23.65        Core25: 32.25        
Core26: 24.44        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 41.25
DDR read Latency(ns)
Socket0: 55581.74
Socket1: 190.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11387
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410346094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410352818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205240152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205240152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205244922; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205244922; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205249194; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205249194; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205253186; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205253186; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004385668; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4496052; Consumed Joules: 274.42; Watts: 45.71; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2330355; Consumed DRAM Joules: 35.65; DRAM Watts: 5.94
S1P0; QPIClocks: 14410361274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410363498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205268313; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205268313; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205268504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205268504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205267802; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205267802; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205267170; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205267170; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004404058; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8394268; Consumed Joules: 512.35; Watts: 85.33; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6571065; Consumed DRAM Joules: 100.54; DRAM Watts: 16.75
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d4c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     233 K    910 K    0.74    0.09    0.01    0.02     5992        0        9     69
   1    1     0.41   0.34   1.20    1.20     122 M    152 M    0.20    0.20    0.03    0.04     1512    10919       16     52
   2    0     0.00   0.44   0.00    0.60      21 K    117 K    0.82    0.12    0.00    0.02      280        0        1     67
   3    1     0.21   0.19   1.12    1.20     141 M    170 M    0.17    0.19    0.07    0.08     4760    12421       46     51
   4    0     0.00   0.42   0.00    0.60    8160       56 K    0.85    0.13    0.00    0.02     1008        0        1     69
   5    1     0.14   0.12   1.16    1.20     164 M    193 M    0.15    0.19    0.12    0.14     2184    16311       24     52
   6    0     0.00   0.46   0.00    0.60    6379       60 K    0.90    0.18    0.00    0.01     1232        0        0     68
   7    1     0.14   0.18   0.75    1.20      77 M     95 M    0.18    0.22    0.06    0.07     2912    14767       20     52
   8    0     0.00   0.45   0.00    0.60    8934       59 K    0.85    0.13    0.00    0.02      840        0        0     68
   9    1     0.08   0.61   0.12    0.60    2306 K   4699 K    0.51    0.26    0.00    0.01      168      150       23     53
  10    0     0.00   0.49   0.00    0.60    7633       72 K    0.89    0.17    0.00    0.02      448        0        0     67
  11    1     0.23   0.22   1.02    1.20     144 M    176 M    0.18    0.17    0.06    0.08      504     7965       35     51
  12    0     0.00   0.46   0.00    0.60    7427       64 K    0.89    0.18    0.00    0.02       56        0        0     68
  13    1     0.13   0.16   0.81    1.20     136 M    162 M    0.16    0.15    0.11    0.13     1568     8085       73     51
  14    0     0.00   0.43   0.00    0.60    8117       59 K    0.86    0.16    0.00    0.02      168        0        0     68
  15    1     0.33   0.34   0.96    1.20     120 M    150 M    0.20    0.15    0.04    0.05     2184    11438       27     50
  16    0     0.00   0.48   0.00    0.60    8009       59 K    0.86    0.17    0.00    0.02      280        0        0     69
  17    1     0.04   0.08   0.50    0.98     112 M    126 M    0.11    0.13    0.30    0.34     4312    16881       68     51
  18    0     0.00   0.41   0.00    0.60    4022       47 K    0.91    0.11    0.00    0.02      392        0        0     68
  19    1     0.10   0.13   0.72    1.20      74 M     91 M    0.18    0.24    0.08    0.09     4480    13118       25     53
  20    0     0.00   0.39   0.00    0.60    3355       46 K    0.93    0.10    0.00    0.02     2072        0        0     69
  21    1     0.08   0.12   0.70    1.20      75 M     91 M    0.18    0.23    0.09    0.11     4256    14482       18     53
  22    0     0.00   0.37   0.00    0.60    3536       42 K    0.92    0.08    0.00    0.02      112        0        0     70
  23    1     0.10   0.17   0.58    1.13      66 M     80 M    0.17    0.21    0.07    0.08     3808    11590       16     54
  24    0     0.00   0.41   0.00    0.60    4853       55 K    0.91    0.11    0.00    0.02      784        0        0     70
  25    1     0.17   0.20   0.81    1.20      77 M     98 M    0.21    0.25    0.05    0.06     2632    13442      349     53
  26    0     0.00   0.42   0.00    0.60    7422       54 K    0.86    0.09    0.00    0.02     1288        0        0     69
  27    1     0.19   0.34   0.56    1.09      73 M     89 M    0.18    0.21    0.04    0.05     1344     9021       28     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.60     333 K   1705 K    0.80    0.11    0.00    0.02    14952        0       11     60
 SKT    1     0.17   0.21   0.79    1.17    1388 M   1684 M    0.18    0.19    0.06    0.07    36624   160590      768     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.39    1.16    1389 M   1685 M    0.18    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  110 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.83 %

 C1 core residency: 17.08 %; C3 core residency: 0.65 %; C6 core residency: 48.44 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       60 G     60 G   |   62%    62%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  163 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.06     0.26     230.95      29.77         154.67
 SKT   1    166.59    119.75     430.15      83.91         173.79
---------------------------------------------------------------------------------------------------------------
       *    167.65    120.01     661.10     113.69         173.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e30
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    52.79 --||-- Mem Ch  0: Reads (MB/s):  8463.78 --|
|--            Writes(MB/s):    17.55 --||--            Writes(MB/s):  5979.58 --|
|-- Mem Ch  1: Reads (MB/s):    44.37 --||-- Mem Ch  1: Reads (MB/s):  8460.87 --|
|--            Writes(MB/s):    13.29 --||--            Writes(MB/s):  5976.25 --|
|-- Mem Ch  2: Reads (MB/s):    48.97 --||-- Mem Ch  2: Reads (MB/s):  8473.06 --|
|--            Writes(MB/s):    17.48 --||--            Writes(MB/s):  5980.33 --|
|-- Mem Ch  3: Reads (MB/s):    48.30 --||-- Mem Ch  3: Reads (MB/s):  8470.11 --|
|--            Writes(MB/s):    13.52 --||--            Writes(MB/s):  5977.37 --|
|-- NODE 0 Mem Read (MB/s) :   194.43 --||-- NODE 1 Mem Read (MB/s) : 33867.80 --|
|-- NODE 0 Mem Write(MB/s) :    61.84 --||-- NODE 1 Mem Write(MB/s) : 23913.54 --|
|-- NODE 0 P. Write (T/s):     124327 --||-- NODE 1 P. Write (T/s):     379902 --|
|-- NODE 0 Memory (MB/s):      256.27 --||-- NODE 1 Memory (MB/s):    57781.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34062.23                --|
            |--                System Write Throughput(MB/s):      23975.38                --|
            |--               System Memory Throughput(MB/s):      58037.61                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f05
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     357 K      1028 K  1195 K   371 K    219 M     0       0  
 1     153 M         0      56 M   436 M    673 K     0    1358 K
-----------------------------------------------------------------------
 *     153 M      1028 K    57 M   437 M    220 M     0    1358 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.29        Core1: 41.44        
Core2: 27.42        Core3: 40.95        
Core4: 25.97        Core5: 41.51        
Core6: 26.37        Core7: 36.36        
Core8: 28.27        Core9: 28.82        
Core10: 25.36        Core11: 48.47        
Core12: 28.64        Core13: 51.22        
Core14: 24.22        Core15: 49.22        
Core16: 27.39        Core17: 47.62        
Core18: 27.30        Core19: 34.50        
Core20: 24.85        Core21: 36.36        
Core22: 25.33        Core23: 37.88        
Core24: 25.21        Core25: 36.01        
Core26: 26.09        Core27: 41.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.09
Socket1: 42.73
DDR read Latency(ns)
Socket0: 60123.49
Socket1: 184.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.49        Core1: 41.11        
Core2: 26.02        Core3: 41.61        
Core4: 26.62        Core5: 41.72        
Core6: 26.87        Core7: 36.42        
Core8: 28.24        Core9: 29.18        
Core10: 26.61        Core11: 50.43        
Core12: 28.19        Core13: 51.10        
Core14: 26.42        Core15: 49.56        
Core16: 25.28        Core17: 50.50        
Core18: 24.94        Core19: 34.85        
Core20: 24.34        Core21: 37.09        
Core22: 25.06        Core23: 38.61        
Core24: 24.45        Core25: 36.52        
Core26: 25.94        Core27: 42.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 43.40
DDR read Latency(ns)
Socket0: 63499.96
Socket1: 186.07
irq_total: 289208.072958269
cpu_total: 31.19
cpu_0: 0.80
cpu_1: 93.48
cpu_2: 0.07
cpu_3: 84.63
cpu_4: 0.07
cpu_5: 93.35
cpu_6: 0.07
cpu_7: 60.01
cpu_8: 0.07
cpu_9: 18.30
cpu_10: 0.13
cpu_11: 62.08
cpu_12: 0.07
cpu_13: 61.08
cpu_14: 0.07
cpu_15: 71.79
cpu_16: 0.07
cpu_17: 59.81
cpu_18: 0.07
cpu_19: 55.16
cpu_20: 0.07
cpu_21: 58.08
cpu_22: 0.00
cpu_23: 52.23
cpu_24: 0.07
cpu_25: 54.56
cpu_26: 0.07
cpu_27: 47.04
enp130s0f0_rx_bytes: 3450771
enp130s0f1_rx_bytes: 3512098
enp4s0f0_rx_bytes: 6553597333
enp4s0f1_rx_bytes: 7305096122
Total_rx_bytes: 13865656324
enp130s0f0_tx_packets_phy: 543036
enp130s0f1_tx_packets_phy: 545590
enp4s0f0_tx_packets_phy: 26692
enp4s0f1_tx_packets_phy: 88126
Total_tx_packets_phy: 1203444
enp130s0f0_tx_packets: 543050
enp130s0f1_tx_packets: 545576
enp4s0f0_tx_packets: 26682
enp4s0f1_tx_packets: 23896
Total_tx_packets: 1139204
enp130s0f0_tx_bytes_phy: 4897052291
enp130s0f1_tx_bytes_phy: 4920109381
enp4s0f0_tx_bytes_phy: 1868475
enp4s0f1_tx_bytes_phy: 5783491
Total_tx_bytes_phy: 9824813638
enp130s0f0_tx_bytes: 4895001737
enp130s0f1_tx_bytes: 4917800554
enp4s0f0_tx_bytes: 1761038
enp4s0f1_tx_bytes: 1577156
Total_tx_bytes: 9816140485
enp130s0f0_rx_bytes_phy: 3659867
enp130s0f1_rx_bytes_phy: 3725175
enp4s0f0_rx_bytes_phy: 6597112110
enp4s0f1_rx_bytes_phy: 7353871860
Total_rx_bytes_phy: 13958369012
enp130s0f0_rx_packets: 52284
enp130s0f1_rx_packets: 53213
enp4s0f0_rx_packets: 731567
enp4s0f1_rx_packets: 815466
Total_rx_packets: 1652530
enp130s0f0_rx_packets_phy: 52283
enp130s0f1_rx_packets_phy: 53217
enp4s0f0_rx_packets_phy: 731598
enp4s0f1_rx_packets_phy: 815482
Total_rx_packets_phy: 1652580


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 41.72        
Core2: 26.95        Core3: 41.43        
Core4: 25.16        Core5: 41.98        
Core6: 23.40        Core7: 36.24        
Core8: 20.93        Core9: 29.40        
Core10: 21.48        Core11: 50.90        
Core12: 21.94        Core13: 51.15        
Core14: 25.83        Core15: 50.00        
Core16: 22.52        Core17: 50.18        
Core18: 17.96        Core19: 34.85        
Core20: 23.66        Core21: 36.71        
Core22: 24.32        Core23: 38.33        
Core24: 23.73        Core25: 36.38        
Core26: 25.60        Core27: 42.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 43.45
DDR read Latency(ns)
Socket0: 60911.81
Socket1: 185.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 41.81        
Core2: 26.29        Core3: 41.26        
Core4: 25.94        Core5: 41.63        
Core6: 27.48        Core7: 37.12        
Core8: 28.39        Core9: 28.70        
Core10: 25.84        Core11: 50.69        
Core12: 28.82        Core13: 51.16        
Core14: 27.12        Core15: 50.17        
Core16: 26.77        Core17: 50.64        
Core18: 25.87        Core19: 34.64        
Core20: 24.16        Core21: 36.53        
Core22: 26.02        Core23: 38.67        
Core24: 25.20        Core25: 36.53        
Core26: 25.27        Core27: 42.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 43.52
DDR read Latency(ns)
Socket0: 62199.37
Socket1: 185.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 41.15        
Core2: 26.95        Core3: 41.15        
Core4: 26.87        Core5: 41.47        
Core6: 26.72        Core7: 36.52        
Core8: 28.33        Core9: 28.79        
Core10: 26.09        Core11: 43.77        
Core12: 28.65        Core13: 51.26        
Core14: 26.12        Core15: 48.27        
Core16: 26.39        Core17: 50.27        
Core18: 26.33        Core19: 34.00        
Core20: 23.95        Core21: 36.35        
Core22: 26.90        Core23: 38.12        
Core24: 26.35        Core25: 36.15        
Core26: 25.82        Core27: 41.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 42.43
DDR read Latency(ns)
Socket0: 62143.24
Socket1: 188.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 41.52        
Core2: 26.05        Core3: 41.23        
Core4: 25.65        Core5: 41.49        
Core6: 24.61        Core7: 36.63        
Core8: 26.40        Core9: 28.16        
Core10: 25.59        Core11: 51.07        
Core12: 25.52        Core13: 44.35        
Core14: 25.14        Core15: 50.18        
Core16: 25.32        Core17: 49.84        
Core18: 26.60        Core19: 34.68        
Core20: 25.83        Core21: 36.73        
Core22: 25.03        Core23: 38.38        
Core24: 24.70        Core25: 36.40        
Core26: 25.81        Core27: 40.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.57
Socket1: 42.66
DDR read Latency(ns)
Socket0: 61272.08
Socket1: 188.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12452
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414787646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414792486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207462431; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207462431; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207463299; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207463299; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207467580; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207467580; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207471731; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207471731; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006212962; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4524603; Consumed Joules: 276.16; Watts: 45.98; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2329608; Consumed DRAM Joules: 35.64; DRAM Watts: 5.93
S1P0; QPIClocks: 14414764734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414767610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207467678; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207467678; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207467613; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207467613; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207466988; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207466988; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207465703; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207465703; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006153994; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8451815; Consumed Joules: 515.86; Watts: 85.89; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6601811; Consumed DRAM Joules: 101.01; DRAM Watts: 16.82
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3175
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     256 K    874 K    0.71    0.09    0.01    0.02     9016        1       10     69
   1    1     0.16   0.14   1.12    1.20     151 M    181 M    0.17    0.19    0.10    0.12     4200    21394       57     52
   2    0     0.00   0.40   0.00    0.60      16 K     96 K    0.83    0.10    0.00    0.02      560        0        0     68
   3    1     0.17   0.16   1.03    1.20     137 M    165 M    0.17    0.19    0.08    0.10     1288    16425       42     51
   4    0     0.00   0.38   0.00    0.60    8381       51 K    0.84    0.11    0.00    0.02     1176        1        0     69
   5    1     0.19   0.16   1.13    1.20     149 M    179 M    0.17    0.19    0.08    0.10     5208    22538       60     52
   6    0     0.00   0.36   0.00    0.60    5729       48 K    0.88    0.11    0.00    0.02      896        0        0     69
   7    1     0.11   0.15   0.73    1.20      78 M     95 M    0.18    0.22    0.07    0.08     3584    15675      139     52
   8    0     0.00   0.33   0.00    0.60    5544       48 K    0.89    0.12    0.00    0.02      448        0        0     68
   9    1     0.13   0.66   0.19    0.61    3825 K   6891 K    0.44    0.42    0.00    0.01      168      336       62     53
  10    0     0.00   0.36   0.00    0.60    5346       54 K    0.90    0.13    0.00    0.02      280        0        0     66
  11    1     0.10   0.13   0.77    1.20     121 M    142 M    0.15    0.16    0.12    0.14     3024     9218       23     51
  12    0     0.00   0.39   0.00    0.60      14 K     78 K    0.82    0.14    0.00    0.02      336        1        0     68
  13    1     0.14   0.19   0.77    1.20     111 M    130 M    0.14    0.16    0.08    0.09     1680     7083       24     51
  14    0     0.00   0.38   0.00    0.60      10 K     62 K    0.83    0.15    0.00    0.02      224        0        0     68
  15    1     0.19   0.21   0.89    1.20     122 M    147 M    0.17    0.17    0.06    0.08     4312    16873      154     50
  16    0     0.00   0.39   0.00    0.62    6687       51 K    0.87    0.14    0.00    0.02     1176        0        0     69
  17    1     0.14   0.19   0.73    1.20     109 M    129 M    0.15    0.15    0.08    0.09     1904     9853      224     51
  18    0     0.00   0.38   0.00    0.60    5324       48 K    0.89    0.09    0.00    0.02      840        1        0     69
  19    1     0.07   0.11   0.67    1.20      77 M     92 M    0.16    0.21    0.11    0.13     3584    14453       47     53
  20    0     0.00   0.37   0.00    0.60    3138       46 K    0.93    0.10    0.00    0.02      896        0        0     69
  21    1     0.11   0.16   0.71    1.20      75 M     91 M    0.17    0.22    0.07    0.08     2576    14509       26     53
  22    0     0.00   0.37   0.00    0.60    3055       45 K    0.93    0.09    0.00    0.02      336        0        0     70
  23    1     0.10   0.16   0.64    1.19      70 M     85 M    0.17    0.20    0.07    0.08     1792    12944       20     53
  24    0     0.00   0.35   0.00    0.60    4367       43 K    0.90    0.09    0.00    0.02      448        0        0     70
  25    1     0.10   0.15   0.66    1.19      72 M     88 M    0.17    0.21    0.07    0.09     1232    12737       28     53
  26    0     0.00   0.36   0.00    0.60    5808       48 K    0.88    0.10    0.00    0.02     2632        0        0     69
  27    1     0.18   0.30   0.60    1.17      75 M     92 M    0.19    0.20    0.04    0.05     1176     9017      192     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     350 K   1598 K    0.78    0.10    0.00    0.02    19264        4        8     60
 SKT    1     0.14   0.18   0.76    1.18    1356 M   1627 M    0.17    0.19    0.07    0.09    35728   183055     1098     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.18   0.38    1.17    1357 M   1629 M    0.17    0.19    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  106 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.47 %

 C1 core residency: 17.88 %; C3 core residency: 0.64 %; C6 core residency: 49.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       60 G     60 G   |   63%    63%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  164 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.95     0.30     230.42      29.73         158.05
 SKT   1    169.74    119.72     431.04      84.27         176.92
---------------------------------------------------------------------------------------------------------------
       *    170.69    120.02     661.46     114.00         176.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3259
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    63.69 --||-- Mem Ch  0: Reads (MB/s):  8551.34 --|
|--            Writes(MB/s):    24.55 --||--            Writes(MB/s):  6003.27 --|
|-- Mem Ch  1: Reads (MB/s):    58.12 --||-- Mem Ch  1: Reads (MB/s):  8544.57 --|
|--            Writes(MB/s):    20.53 --||--            Writes(MB/s):  5999.61 --|
|-- Mem Ch  2: Reads (MB/s):    61.07 --||-- Mem Ch  2: Reads (MB/s):  8553.41 --|
|--            Writes(MB/s):    24.22 --||--            Writes(MB/s):  6003.71 --|
|-- Mem Ch  3: Reads (MB/s):    60.40 --||-- Mem Ch  3: Reads (MB/s):  8548.73 --|
|--            Writes(MB/s):    20.54 --||--            Writes(MB/s):  5999.81 --|
|-- NODE 0 Mem Read (MB/s) :   243.27 --||-- NODE 1 Mem Read (MB/s) : 34198.04 --|
|-- NODE 0 Mem Write(MB/s) :    89.84 --||-- NODE 1 Mem Write(MB/s) : 24006.39 --|
|-- NODE 0 P. Write (T/s):     124374 --||-- NODE 1 P. Write (T/s):     413350 --|
|-- NODE 0 Memory (MB/s):      333.11 --||-- NODE 1 Memory (MB/s):    58204.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34441.31                --|
            |--                System Write Throughput(MB/s):      24096.22                --|
            |--               System Memory Throughput(MB/s):      58537.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 332e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     404 K       945 K   709 K   451 K    219 M     0       0  
 1     152 M         0      45 M   443 M    799 K     0    1176 K
-----------------------------------------------------------------------
 *     153 M       945 K    46 M   444 M    220 M     0    1176 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.19        Core1: 45.24        
Core2: 25.43        Core3: 44.34        
Core4: 25.88        Core5: 45.83        
Core6: 26.24        Core7: 37.23        
Core8: 25.16        Core9: 30.52        
Core10: 25.50        Core11: 48.65        
Core12: 23.62        Core13: 52.09        
Core14: 24.67        Core15: 49.95        
Core16: 23.40        Core17: 43.03        
Core18: 23.93        Core19: 36.41        
Core20: 24.43        Core21: 36.66        
Core22: 24.13        Core23: 38.43        
Core24: 25.53        Core25: 37.41        
Core26: 26.43        Core27: 50.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.62
Socket1: 44.57
DDR read Latency(ns)
Socket0: 49192.18
Socket1: 177.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.99        Core1: 45.16        
Core2: 26.66        Core3: 45.17        
Core4: 27.18        Core5: 45.95        
Core6: 25.40        Core7: 37.33        
Core8: 27.17        Core9: 30.51        
Core10: 24.68        Core11: 48.43        
Core12: 24.76        Core13: 51.98        
Core14: 24.18        Core15: 50.00        
Core16: 23.70        Core17: 43.06        
Core18: 24.51        Core19: 36.52        
Core20: 24.65        Core21: 36.41        
Core22: 25.00        Core23: 38.24        
Core24: 24.85        Core25: 37.23        
Core26: 24.97        Core27: 50.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 44.60
DDR read Latency(ns)
Socket0: 49155.90
Socket1: 178.61
irq_total: 264382.596874866
cpu_total: 32.86
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 96.07
cpu_4: 0.13
cpu_5: 91.48
cpu_6: 0.07
cpu_7: 55.02
cpu_8: 0.00
cpu_9: 21.02
cpu_10: 0.07
cpu_11: 73.92
cpu_12: 0.00
cpu_13: 49.10
cpu_14: 0.07
cpu_15: 70.26
cpu_16: 0.07
cpu_17: 78.24
cpu_18: 0.00
cpu_19: 57.22
cpu_20: 0.00
cpu_21: 55.22
cpu_22: 0.00
cpu_23: 57.68
cpu_24: 0.07
cpu_25: 54.82
cpu_26: 0.07
cpu_27: 58.35
enp130s0f0_tx_packets: 534772
enp130s0f1_tx_packets: 536800
enp4s0f0_tx_packets: 13704
enp4s0f1_tx_packets: 28469
Total_tx_packets: 1113745
enp130s0f0_rx_packets_phy: 66267
enp130s0f1_rx_packets_phy: 75891
enp4s0f0_rx_packets_phy: 743697
enp4s0f1_rx_packets_phy: 803336
Total_rx_packets_phy: 1689191
enp130s0f0_tx_bytes: 4820427820
enp130s0f1_tx_bytes: 4838655836
enp4s0f0_tx_bytes: 904512
enp4s0f1_tx_bytes: 1878970
Total_tx_bytes: 9661867138
enp130s0f0_rx_bytes_phy: 4638744
enp130s0f1_rx_bytes_phy: 5312389
enp4s0f0_rx_bytes_phy: 6705815640
enp4s0f1_rx_bytes_phy: 7241594630
Total_rx_bytes_phy: 13957361403
enp130s0f0_tx_packets_phy: 534782
enp130s0f1_tx_packets_phy: 536802
enp4s0f0_tx_packets_phy: 13713
enp4s0f1_tx_packets_phy: 93038
Total_tx_packets_phy: 1178335
enp130s0f0_tx_bytes_phy: 4822660175
enp130s0f1_tx_bytes_phy: 4840823092
enp4s0f0_tx_bytes_phy: 959869
enp4s0f1_tx_bytes_phy: 6125248
Total_tx_bytes_phy: 9670568384
enp130s0f0_rx_bytes: 4373725
enp130s0f1_rx_bytes: 5008686
enp4s0f0_rx_bytes: 6662198318
enp4s0f1_rx_bytes: 7207946319
Total_rx_bytes: 13879527048
enp130s0f0_rx_packets: 66268
enp130s0f1_rx_packets: 75889
enp4s0f0_rx_packets: 743743
enp4s0f1_rx_packets: 803332
Total_rx_packets: 1689232


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.53        Core1: 44.92        
Core2: 21.57        Core3: 44.40        
Core4: 20.19        Core5: 45.77        
Core6: 28.03        Core7: 37.01        
Core8: 25.55        Core9: 29.42        
Core10: 24.41        Core11: 48.20        
Core12: 22.46        Core13: 51.96        
Core14: 22.69        Core15: 48.26        
Core16: 24.85        Core17: 42.53        
Core18: 23.28        Core19: 36.14        
Core20: 22.64        Core21: 36.16        
Core22: 23.74        Core23: 38.00        
Core24: 24.75        Core25: 36.89        
Core26: 20.85        Core27: 50.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.68
Socket1: 44.14
DDR read Latency(ns)
Socket0: 47897.33
Socket1: 179.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 44.90        
Core2: 26.25        Core3: 43.61        
Core4: 25.35        Core5: 45.74        
Core6: 24.95        Core7: 37.07        
Core8: 26.57        Core9: 31.39        
Core10: 23.71        Core11: 48.09        
Core12: 23.02        Core13: 51.57        
Core14: 24.25        Core15: 49.69        
Core16: 24.89        Core17: 42.30        
Core18: 23.68        Core19: 36.23        
Core20: 23.16        Core21: 36.02        
Core22: 24.57        Core23: 38.39        
Core24: 22.47        Core25: 36.75        
Core26: 23.80        Core27: 50.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.38
Socket1: 44.15
DDR read Latency(ns)
Socket0: 49146.93
Socket1: 179.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.06        Core1: 45.17        
Core2: 26.89        Core3: 44.51        
Core4: 26.15        Core5: 45.77        
Core6: 25.10        Core7: 36.96        
Core8: 26.69        Core9: 30.18        
Core10: 25.64        Core11: 47.95        
Core12: 23.85        Core13: 51.98        
Core14: 25.25        Core15: 49.94        
Core16: 25.86        Core17: 42.90        
Core18: 25.69        Core19: 35.98        
Core20: 25.71        Core21: 36.54        
Core22: 24.13        Core23: 38.00        
Core24: 24.53        Core25: 36.69        
Core26: 25.06        Core27: 50.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 44.35
DDR read Latency(ns)
Socket0: 49289.67
Socket1: 178.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.65        Core1: 45.00        
Core2: 28.44        Core3: 44.79        
Core4: 25.04        Core5: 45.78        
Core6: 25.59        Core7: 36.81        
Core8: 26.32        Core9: 30.18        
Core10: 23.94        Core11: 48.40        
Core12: 25.03        Core13: 51.79        
Core14: 24.33        Core15: 49.56        
Core16: 25.81        Core17: 42.58        
Core18: 24.33        Core19: 35.81        
Core20: 23.59        Core21: 36.63        
Core22: 23.07        Core23: 38.71        
Core24: 25.06        Core25: 36.70        
Core26: 23.41        Core27: 50.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 44.36
DDR read Latency(ns)
Socket0: 49352.38
Socket1: 178.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13517
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412132266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412137022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206136311; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206136311; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206139368; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206139368; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206143745; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206143745; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206145133; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206145133; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005135655; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4521208; Consumed Joules: 275.95; Watts: 45.95; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2342602; Consumed DRAM Joules: 35.84; DRAM Watts: 5.97
S1P0; QPIClocks: 14412177554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412180314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206173341; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206173341; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206173111; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206173111; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206173202; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206173202; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206173082; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206173082; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004860642; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8465723; Consumed Joules: 516.71; Watts: 86.05; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6602153; Consumed DRAM Joules: 101.01; DRAM Watts: 16.82
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 359e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     241 K    887 K    0.73    0.09    0.01    0.02    11256        1        9     69
   1    1     0.20   0.17   1.20    1.20     152 M    179 M    0.15    0.18    0.08    0.09     3304    14709       17     51
   2    0     0.00   0.40   0.00    0.60      18 K     94 K    0.81    0.10    0.00    0.02      840        0        1     68
   3    1     0.22   0.19   1.15    1.20     146 M    175 M    0.16    0.20    0.07    0.08     5656    21596      320     51
   4    0     0.00   0.62   0.00    0.60      16 K     58 K    0.72    0.13    0.00    0.01     1736        0        0     69
   5    1     0.11   0.10   1.10    1.20     155 M    182 M    0.15    0.18    0.14    0.16     5040    21262       28     52
   6    0     0.00   0.56   0.00    0.60      19 K     58 K    0.66    0.17    0.00    0.01     4256        1        1     68
   7    1     0.07   0.11   0.68    1.20      75 M     90 M    0.17    0.20    0.10    0.12     4144    16262       43     52
   8    0     0.00   0.35   0.00    0.60    8034       47 K    0.83    0.12    0.00    0.02      504        0        0     67
   9    1     0.15   0.73   0.20    0.62    4711 K   8163 K    0.42    0.39    0.00    0.01      168      315      180     53
  10    0     0.00   0.37   0.00    0.60    6231       57 K    0.89    0.14    0.00    0.02      224        0        1     66
  11    1     0.18   0.20   0.90    1.20     137 M    163 M    0.16    0.15    0.08    0.09     1008     6239      116     50
  12    0     0.00   0.37   0.00    0.60    5792       44 K    0.87    0.16    0.00    0.02       56        0        0     68
  13    1     0.13   0.20   0.67    1.20      98 M    117 M    0.16    0.21    0.07    0.09     2464    19710       21     50
  14    0     0.00   0.43   0.00    0.60    9042       59 K    0.85    0.17    0.00    0.02       56        0        0     68
  15    1     0.21   0.24   0.87    1.20     110 M    133 M    0.18    0.17    0.05    0.06     1064     3818      174     50
  16    0     0.00   0.43   0.00    0.61    7167       49 K    0.85    0.19    0.00    0.02      504        0        0     69
  17    1     0.41   0.44   0.94    1.20     103 M    132 M    0.21    0.15    0.03    0.03     2128     8383      228     50
  18    0     0.00   0.41   0.00    0.60    4949       54 K    0.91    0.13    0.00    0.02        0        0        0     69
  19    1     0.09   0.13   0.71    1.20      75 M     91 M    0.17    0.22    0.08    0.10     4256    14764       26     52
  20    0     0.00   0.45   0.00    0.60    5150       58 K    0.91    0.14    0.00    0.02      392        0        0     69
  21    1     0.08   0.12   0.67    1.20      73 M     89 M    0.17    0.21    0.09    0.11     4088    15143      143     52
  22    0     0.00   0.43   0.00    0.60    5818       60 K    0.90    0.13    0.00    0.02      112        0        0     69
  23    1     0.12   0.18   0.71    1.20      74 M     90 M    0.18    0.21    0.06    0.07     3976    14543       18     53
  24    0     0.00   0.41   0.00    0.60    7344       58 K    0.87    0.13    0.00    0.02      168        0        0     70
  25    1     0.09   0.14   0.67    1.20      72 M     87 M    0.18    0.21    0.08    0.10     2408    14361       24     52
  26    0     0.00   0.38   0.00    0.60    6748       50 K    0.87    0.11    0.00    0.02      896        0        0     69
  27    1     0.18   0.24   0.78    1.20      93 M    114 M    0.19    0.19    0.05    0.06     1960     8587       42     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.60     362 K   1640 K    0.78    0.11    0.00    0.02    21000        2       12     60
 SKT    1     0.16   0.20   0.80    1.18    1373 M   1655 M    0.17    0.19    0.06    0.07    41664   179692     1380     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.40    1.18    1374 M   1656 M    0.17    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.18 %

 C1 core residency: 17.12 %; C3 core residency: 1.25 %; C6 core residency: 47.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.04 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.03 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       61 G     61 G   |   63%    63%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  166 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.25     0.46     231.95      29.95         157.90
 SKT   1    170.97    120.22     433.77      84.18         181.06
---------------------------------------------------------------------------------------------------------------
       *    172.21    120.68     665.72     114.13         181.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3681
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    53.19 --||-- Mem Ch  0: Reads (MB/s):  8518.17 --|
|--            Writes(MB/s):    18.00 --||--            Writes(MB/s):  5991.30 --|
|-- Mem Ch  1: Reads (MB/s):    45.83 --||-- Mem Ch  1: Reads (MB/s):  8515.35 --|
|--            Writes(MB/s):    14.08 --||--            Writes(MB/s):  5988.66 --|
|-- Mem Ch  2: Reads (MB/s):    50.02 --||-- Mem Ch  2: Reads (MB/s):  8519.38 --|
|--            Writes(MB/s):    18.00 --||--            Writes(MB/s):  5991.67 --|
|-- Mem Ch  3: Reads (MB/s):    49.15 --||-- Mem Ch  3: Reads (MB/s):  8515.80 --|
|--            Writes(MB/s):    14.02 --||--            Writes(MB/s):  5988.58 --|
|-- NODE 0 Mem Read (MB/s) :   198.19 --||-- NODE 1 Mem Read (MB/s) : 34068.71 --|
|-- NODE 0 Mem Write(MB/s) :    64.10 --||-- NODE 1 Mem Write(MB/s) : 23960.21 --|
|-- NODE 0 P. Write (T/s):     124336 --||-- NODE 1 P. Write (T/s):     392839 --|
|-- NODE 0 Memory (MB/s):      262.29 --||-- NODE 1 Memory (MB/s):    58028.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34266.90                --|
            |--                System Write Throughput(MB/s):      24024.31                --|
            |--               System Memory Throughput(MB/s):      58291.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3756
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     230 K      1129 K   782 K   453 K    220 M    12       0  
 1     153 M         0      40 M   430 M    723 K     0    1124 K
-----------------------------------------------------------------------
 *     153 M      1129 K    40 M   430 M    220 M    12    1124 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 45.57        
Core2: 26.13        Core3: 45.86        
Core4: 26.31        Core5: 45.61        
Core6: 27.45        Core7: 36.42        
Core8: 25.65        Core9: 35.85        
Core10: 25.37        Core11: 52.74        
Core12: 25.75        Core13: 50.89        
Core14: 25.15        Core15: 52.46        
Core16: 25.30        Core17: 52.87        
Core18: 26.20        Core19: 36.25        
Core20: 27.36        Core21: 36.59        
Core22: 27.25        Core23: 37.45        
Core24: 24.96        Core25: 35.51        
Core26: 28.19        Core27: 51.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 45.50
DDR read Latency(ns)
Socket0: 61903.43
Socket1: 183.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 45.65        
Core2: 29.38        Core3: 45.99        
Core4: 26.88        Core5: 45.81        
Core6: 28.37        Core7: 36.45        
Core8: 30.34        Core9: 35.66        
Core10: 26.05        Core11: 52.78        
Core12: 26.89        Core13: 51.56        
Core14: 25.94        Core15: 52.60        
Core16: 27.18        Core17: 53.01        
Core18: 27.31        Core19: 36.31        
Core20: 28.55        Core21: 36.35        
Core22: 27.53        Core23: 37.56        
Core24: 29.60        Core25: 35.39        
Core26: 29.45        Core27: 51.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.14
Socket1: 45.62
DDR read Latency(ns)
Socket0: 63417.54
Socket1: 184.02
irq_total: 230017.179178637
cpu_total: 30.89
cpu_0: 1.00
cpu_1: 98.60
cpu_2: 0.13
cpu_3: 89.22
cpu_4: 0.07
cpu_5: 96.81
cpu_6: 0.07
cpu_7: 53.03
cpu_8: 0.00
cpu_9: 11.91
cpu_10: 0.13
cpu_11: 52.89
cpu_12: 0.07
cpu_13: 52.43
cpu_14: 0.00
cpu_15: 54.89
cpu_16: 0.07
cpu_17: 49.43
cpu_18: 0.07
cpu_19: 62.54
cpu_20: 0.07
cpu_21: 74.78
cpu_22: 0.07
cpu_23: 52.89
cpu_24: 0.07
cpu_25: 60.15
cpu_26: 0.07
cpu_27: 53.36
enp130s0f0_rx_bytes: 2835560
enp130s0f1_rx_bytes: 4978510
enp4s0f0_rx_bytes: 6625008250
enp4s0f1_rx_bytes: 7284075182
Total_rx_bytes: 13916897502
enp130s0f0_rx_bytes_phy: 3007454
enp130s0f1_rx_bytes_phy: 5280478
enp4s0f0_rx_bytes_phy: 6669027749
enp4s0f1_rx_bytes_phy: 7332371756
Total_rx_bytes_phy: 14009687437
enp130s0f0_rx_packets_phy: 42963
enp130s0f1_rx_packets_phy: 75435
enp4s0f0_rx_packets_phy: 739537
enp4s0f1_rx_packets_phy: 813152
Total_rx_packets_phy: 1671087
enp130s0f0_tx_packets_phy: 535097
enp130s0f1_tx_packets_phy: 542466
enp4s0f0_tx_packets_phy: 11556
enp4s0f1_tx_packets_phy: 74972
Total_tx_packets_phy: 1164091
enp130s0f0_tx_bytes: 4823382060
enp130s0f1_tx_bytes: 4889694472
enp4s0f0_tx_bytes: 762488
enp4s0f1_tx_bytes: 743582
Total_tx_bytes: 9714582602
enp130s0f0_tx_packets: 535100
enp130s0f1_tx_packets: 542455
enp4s0f0_tx_packets: 11552
enp4s0f1_tx_packets: 11266
Total_tx_packets: 1100373
enp130s0f0_rx_packets: 42963
enp130s0f1_rx_packets: 75431
enp4s0f0_rx_packets: 739507
enp4s0f1_rx_packets: 813165
Total_rx_packets: 1671066
enp130s0f0_tx_bytes_phy: 4825499566
enp130s0f1_tx_bytes_phy: 4891957154
enp4s0f0_tx_bytes_phy: 808914
enp4s0f1_tx_bytes_phy: 4865828
Total_tx_bytes_phy: 9723131462


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.38        Core1: 45.61        
Core2: 27.14        Core3: 45.85        
Core4: 27.29        Core5: 45.70        
Core6: 23.09        Core7: 36.26        
Core8: 27.48        Core9: 34.35        
Core10: 27.24        Core11: 52.88        
Core12: 27.50        Core13: 50.03        
Core14: 25.04        Core15: 52.54        
Core16: 21.28        Core17: 52.68        
Core18: 22.12        Core19: 36.50        
Core20: 25.62        Core21: 36.25        
Core22: 28.05        Core23: 37.66        
Core24: 25.40        Core25: 35.37        
Core26: 29.25        Core27: 50.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 45.42
DDR read Latency(ns)
Socket0: 59935.77
Socket1: 183.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 45.53        
Core2: 26.75        Core3: 45.86        
Core4: 26.07        Core5: 45.81        
Core6: 28.19        Core7: 36.55        
Core8: 27.44        Core9: 35.70        
Core10: 27.18        Core11: 53.01        
Core12: 25.13        Core13: 50.86        
Core14: 26.68        Core15: 52.77        
Core16: 26.23        Core17: 52.78        
Core18: 24.76        Core19: 36.59        
Core20: 25.91        Core21: 36.63        
Core22: 26.11        Core23: 37.46        
Core24: 26.14        Core25: 35.37        
Core26: 28.17        Core27: 50.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.93
Socket1: 45.57
DDR read Latency(ns)
Socket0: 63429.86
Socket1: 183.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.22        Core1: 45.60        
Core2: 26.23        Core3: 45.38        
Core4: 26.22        Core5: 45.70        
Core6: 26.72        Core7: 36.06        
Core8: 28.44        Core9: 34.91        
Core10: 26.37        Core11: 52.68        
Core12: 26.04        Core13: 50.66        
Core14: 25.44        Core15: 52.47        
Core16: 26.97        Core17: 52.34        
Core18: 27.64        Core19: 36.23        
Core20: 25.90        Core21: 35.84        
Core22: 25.86        Core23: 37.51        
Core24: 27.45        Core25: 35.31        
Core26: 28.51        Core27: 50.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.09
Socket1: 45.28
DDR read Latency(ns)
Socket0: 64117.03
Socket1: 183.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 45.69        
Core2: 27.54        Core3: 45.25        
Core4: 28.55        Core5: 45.65        
Core6: 27.85        Core7: 36.37        
Core8: 28.96        Core9: 35.17        
Core10: 26.24        Core11: 52.75        
Core12: 26.10        Core13: 51.17        
Core14: 25.53        Core15: 52.48        
Core16: 26.68        Core17: 52.42        
Core18: 26.38        Core19: 36.41        
Core20: 27.88        Core21: 35.24        
Core22: 26.63        Core23: 38.01        
Core24: 25.35        Core25: 35.52        
Core26: 26.82        Core27: 50.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.78
Socket1: 45.33
DDR read Latency(ns)
Socket0: 62921.58
Socket1: 183.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14582
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410460830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410464694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205300386; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205300386; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205305531; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205305531; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205310381; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205310381; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205314515; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205314515; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004468901; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4517326; Consumed Joules: 275.72; Watts: 45.92; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2322706; Consumed DRAM Joules: 35.54; DRAM Watts: 5.92
S1P0; QPIClocks: 14410612270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410615014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205379452; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205379452; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205381660; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205381660; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205384055; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205384055; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205386235; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205386235; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004836851; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8334541; Consumed Joules: 508.70; Watts: 84.73; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6588116; Consumed DRAM Joules: 100.80; DRAM Watts: 16.79
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 39c7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     273 K    958 K    0.71    0.09    0.01    0.02     7392        1        8     69
   1    1     0.19   0.16   1.18    1.20     158 M    186 M    0.15    0.18    0.08    0.10     4144    21468       62     51
   2    0     0.00   0.42   0.00    0.60      22 K    107 K    0.79    0.10    0.00    0.02      896        0        0     67
   3    1     0.12   0.11   1.08    1.20     150 M    177 M    0.15    0.18    0.12    0.15     4144    21518      108     51
   4    0     0.00   0.38   0.00    0.60    8177       51 K    0.84    0.13    0.00    0.02     1400        0        0     68
   5    1     0.20   0.17   1.17    1.20     159 M    186 M    0.14    0.17    0.08    0.09     3808    22340      138     51
   6    0     0.00   0.57   0.00    0.60    8828       63 K    0.86    0.20    0.00    0.01     1008        0        0     68
   7    1     0.07   0.11   0.65    1.20      74 M     88 M    0.16    0.20    0.11    0.13     3864    17320       69     52
   8    0     0.00   0.47   0.00    0.60    8079       53 K    0.85    0.17    0.00    0.01      448        1        0     68
   9    1     0.08   0.65   0.13    0.60    3142 K   4830 K    0.35    0.35    0.00    0.01       56      249       85     53
  10    0     0.00   0.46   0.00    0.60    5905       60 K    0.90    0.18    0.00    0.01      392        0        1     66
  11    1     0.09   0.13   0.66    1.20      99 M    117 M    0.15    0.15    0.11    0.13     3808    13372       16     51
  12    0     0.00   0.48   0.00    0.60    5868       51 K    0.89    0.20    0.00    0.01     2296        0        0     68
  13    1     0.12   0.19   0.66    1.20      95 M    112 M    0.16    0.15    0.08    0.09     2856    15347      137     51
  14    0     0.00   0.35   0.00    0.60    5688       37 K    0.85    0.15    0.00    0.02      112        0        0     68
  15    1     0.09   0.14   0.69    1.20     101 M    120 M    0.15    0.15    0.11    0.13     2632    14514       28     50
  16    0     0.00   0.59   0.00    0.60      31 K     70 K    0.56    0.16    0.01    0.01     2576        0        3     69
  17    1     0.09   0.17   0.53    1.04      92 M    107 M    0.14    0.14    0.10    0.12      784     5801      328     51
  18    0     0.00   0.34   0.00    0.60    2905       38 K    0.92    0.11    0.00    0.02      168        0        0     69
  19    1     0.15   0.20   0.76    1.20      77 M     95 M    0.18    0.22    0.05    0.06     1120    15478       64     52
  20    0     0.00   0.37   0.00    0.60    4937       52 K    0.91    0.10    0.00    0.02      336        1        0     69
  21    1     0.24   0.26   0.91    1.20      84 M    105 M    0.20    0.22    0.04    0.04     2408    17049       84     52
  22    0     0.00   0.33   0.00    0.60    5517       47 K    0.88    0.09    0.00    0.02     1344        0        0     69
  23    1     0.09   0.14   0.64    1.18      73 M     87 M    0.17    0.20    0.08    0.10     3920    14945       38     52
  24    0     0.00   0.38   0.00    0.60    4767       48 K    0.90    0.11    0.00    0.02      224        0        0     70
  25    1     0.11   0.15   0.74    1.20      78 M     95 M    0.18    0.22    0.07    0.08     3472    16225      143     52
  26    0     0.00   0.36   0.00    0.60    8010       48 K    0.83    0.11    0.00    0.02     1064        0        0     69
  27    1     0.13   0.19   0.67    1.20      89 M    108 M    0.17    0.16    0.07    0.09     1624     8057       27     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.60     395 K   1690 K    0.77    0.11    0.00    0.02    19656        3       11     60
 SKT    1     0.13   0.17   0.75    1.18    1339 M   1593 M    0.16    0.18    0.08    0.09    38640   203683     1327     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.17   0.37    1.17    1339 M   1595 M    0.16    0.18    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  105 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.92 %

 C1 core residency: 18.07 %; C3 core residency: 1.18 %; C6 core residency: 48.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       61 G     61 G   |   63%    63%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  167 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.98     0.31     231.21      29.68         160.04
 SKT   1    170.59    120.03     426.51      84.28         182.67
---------------------------------------------------------------------------------------------------------------
       *    171.56    120.34     657.72     113.96         182.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ab2
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    59.72 --||-- Mem Ch  0: Reads (MB/s):  8513.61 --|
|--            Writes(MB/s):    17.37 --||--            Writes(MB/s):  6026.87 --|
|-- Mem Ch  1: Reads (MB/s):    51.32 --||-- Mem Ch  1: Reads (MB/s):  8509.67 --|
|--            Writes(MB/s):    13.03 --||--            Writes(MB/s):  6023.71 --|
|-- Mem Ch  2: Reads (MB/s):    56.55 --||-- Mem Ch  2: Reads (MB/s):  8522.25 --|
|--            Writes(MB/s):    17.27 --||--            Writes(MB/s):  6027.09 --|
|-- Mem Ch  3: Reads (MB/s):    55.74 --||-- Mem Ch  3: Reads (MB/s):  8518.71 --|
|--            Writes(MB/s):    13.09 --||--            Writes(MB/s):  6023.44 --|
|-- NODE 0 Mem Read (MB/s) :   223.32 --||-- NODE 1 Mem Read (MB/s) : 34064.24 --|
|-- NODE 0 Mem Write(MB/s) :    60.76 --||-- NODE 1 Mem Write(MB/s) : 24101.11 --|
|-- NODE 0 P. Write (T/s):     124356 --||-- NODE 1 P. Write (T/s):     406854 --|
|-- NODE 0 Memory (MB/s):      284.08 --||-- NODE 1 Memory (MB/s):    58165.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34287.56                --|
            |--                System Write Throughput(MB/s):      24161.87                --|
            |--               System Memory Throughput(MB/s):      58449.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b87
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     492 K       828 K   945 K   484 K    218 M    12     228  
 1     153 M         0      51 M   446 M    606 K     0    1334 K
-----------------------------------------------------------------------
 *     154 M       828 K    52 M   446 M    219 M    12    1334 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.87        Core1: 44.99        
Core2: 26.96        Core3: 45.02        
Core4: 26.05        Core5: 45.67        
Core6: 27.11        Core7: 37.48        
Core8: 26.97        Core9: 31.65        
Core10: 26.61        Core11: 43.19        
Core12: 25.50        Core13: 42.48        
Core14: 27.12        Core15: 47.62        
Core16: 27.60        Core17: 45.60        
Core18: 25.52        Core19: 36.72        
Core20: 26.89        Core21: 36.92        
Core22: 26.70        Core23: 37.36        
Core24: 27.19        Core25: 36.02        
Core26: 28.54        Core27: 51.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 43.49
DDR read Latency(ns)
Socket0: 53881.74
Socket1: 179.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.96        Core1: 44.86        
Core2: 27.14        Core3: 45.01        
Core4: 26.54        Core5: 45.75        
Core6: 27.48        Core7: 37.32        
Core8: 27.40        Core9: 31.80        
Core10: 26.83        Core11: 43.18        
Core12: 26.83        Core13: 42.68        
Core14: 26.84        Core15: 47.84        
Core16: 27.92        Core17: 45.43        
Core18: 25.98        Core19: 36.42        
Core20: 25.16        Core21: 36.59        
Core22: 26.00        Core23: 37.20        
Core24: 25.43        Core25: 35.64        
Core26: 28.93        Core27: 50.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 43.43
DDR read Latency(ns)
Socket0: 53787.09
Socket1: 179.33
irq_total: 274205.181378543
cpu_total: 32.99
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 96.74
cpu_4: 0.13
cpu_5: 95.68
cpu_6: 0.13
cpu_7: 52.93
cpu_8: 0.07
cpu_9: 23.40
cpu_10: 0.13
cpu_11: 82.38
cpu_12: 0.13
cpu_13: 52.86
cpu_14: 0.13
cpu_15: 85.04
cpu_16: 0.07
cpu_17: 46.68
cpu_18: 0.07
cpu_19: 53.12
cpu_20: 0.07
cpu_21: 57.91
cpu_22: 0.13
cpu_23: 63.10
cpu_24: 0.07
cpu_25: 52.59
cpu_26: 0.13
cpu_27: 58.78
enp130s0f0_tx_packets: 538790
enp130s0f1_tx_packets: 539200
enp4s0f0_tx_packets: 32320
enp4s0f1_tx_packets: 27136
Total_tx_packets: 1137446
enp130s0f0_tx_packets_phy: 538776
enp130s0f1_tx_packets_phy: 539196
enp4s0f0_tx_packets_phy: 32354
enp4s0f1_tx_packets_phy: 91714
Total_tx_packets_phy: 1202040
enp130s0f0_rx_packets: 40865
enp130s0f1_rx_packets: 46617
enp4s0f0_rx_packets: 736194
enp4s0f1_rx_packets: 801756
Total_rx_packets: 1625432
enp130s0f0_rx_bytes: 2697142
enp130s0f1_rx_bytes: 3076756
enp4s0f0_rx_bytes: 6595069654
enp4s0f1_rx_bytes: 7195629273
Total_rx_bytes: 13796472825
enp130s0f0_tx_bytes: 4856650780
enp130s0f1_tx_bytes: 4860348227
enp4s0f0_tx_bytes: 2133136
enp4s0f1_tx_bytes: 1790978
Total_tx_bytes: 9720923121
enp130s0f0_rx_packets_phy: 40864
enp130s0f1_rx_packets_phy: 46614
enp4s0f0_rx_packets_phy: 736199
enp4s0f1_rx_packets_phy: 801748
Total_rx_packets_phy: 1625425
enp130s0f0_tx_bytes_phy: 4858682001
enp130s0f1_tx_bytes_phy: 4862476336
enp4s0f0_tx_bytes_phy: 2264608
enp4s0f1_tx_bytes_phy: 6032519
Total_tx_bytes_phy: 9729455464
enp130s0f0_rx_bytes_phy: 2860531
enp130s0f1_rx_bytes_phy: 3263038
enp4s0f0_rx_bytes_phy: 6638733877
enp4s0f1_rx_bytes_phy: 7227953866
Total_rx_bytes_phy: 13872811312


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.82        Core1: 44.94        
Core2: 23.65        Core3: 44.72        
Core4: 23.70        Core5: 45.69        
Core6: 21.98        Core7: 37.24        
Core8: 20.01        Core9: 31.98        
Core10: 22.22        Core11: 43.11        
Core12: 13.93        Core13: 42.03        
Core14: 27.64        Core15: 47.67        
Core16: 30.08        Core17: 44.47        
Core18: 26.13        Core19: 36.90        
Core20: 25.84        Core21: 36.23        
Core22: 25.61        Core23: 37.25        
Core24: 26.57        Core25: 35.58        
Core26: 26.93        Core27: 50.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.40
Socket1: 43.26
DDR read Latency(ns)
Socket0: 52217.57
Socket1: 179.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 44.94        
Core2: 26.33        Core3: 45.08        
Core4: 25.47        Core5: 45.70        
Core6: 26.44        Core7: 37.05        
Core8: 27.32        Core9: 32.05        
Core10: 26.09        Core11: 43.12        
Core12: 27.52        Core13: 42.45        
Core14: 27.81        Core15: 47.69        
Core16: 28.12        Core17: 45.32        
Core18: 27.71        Core19: 36.76        
Core20: 25.61        Core21: 36.46        
Core22: 26.17        Core23: 37.05        
Core24: 26.44        Core25: 35.83        
Core26: 27.44        Core27: 50.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 43.40
DDR read Latency(ns)
Socket0: 54038.57
Socket1: 179.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 44.88        
Core2: 26.78        Core3: 44.45        
Core4: 27.47        Core5: 45.69        
Core6: 27.73        Core7: 37.11        
Core8: 27.71        Core9: 31.76        
Core10: 27.95        Core11: 43.02        
Core12: 26.73        Core13: 41.82        
Core14: 26.14        Core15: 47.58        
Core16: 28.24        Core17: 44.81        
Core18: 26.89        Core19: 36.68        
Core20: 26.99        Core21: 36.09        
Core22: 25.15        Core23: 37.01        
Core24: 26.62        Core25: 35.63        
Core26: 28.20        Core27: 50.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 43.17
DDR read Latency(ns)
Socket0: 53348.26
Socket1: 180.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 44.81        
Core2: 26.76        Core3: 44.48        
Core4: 26.33        Core5: 45.52        
Core6: 25.48        Core7: 37.14        
Core8: 26.39        Core9: 31.25        
Core10: 25.87        Core11: 43.18        
Core12: 24.94        Core13: 42.55        
Core14: 26.71        Core15: 47.79        
Core16: 25.17        Core17: 44.65        
Core18: 25.63        Core19: 36.85        
Core20: 26.39        Core21: 36.43        
Core22: 25.20        Core23: 37.20        
Core24: 26.26        Core25: 35.54        
Core26: 28.60        Core27: 50.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 43.27
DDR read Latency(ns)
Socket0: 52890.70
Socket1: 180.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15654
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411554518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411558974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205843709; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205843709; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205848981; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205848981; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205853909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205853909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205857616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205857616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004888719; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4507833; Consumed Joules: 275.14; Watts: 45.83; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2329249; Consumed DRAM Joules: 35.64; DRAM Watts: 5.94
S1P0; QPIClocks: 14411571850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411574258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205869431; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205869431; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205869647; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205869647; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205869164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205869164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205869139; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205869139; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004911369; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8393712; Consumed Joules: 512.31; Watts: 85.33; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6607125; Consumed DRAM Joules: 101.09; DRAM Watts: 16.84
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3df7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     233 K    898 K    0.74    0.09    0.01    0.02     7560        0       10     69
   1    1     0.16   0.14   1.20    1.20     159 M    187 M    0.15    0.18    0.10    0.11     3752    14829       82     51
   2    0     0.00   0.39   0.00    0.60      18 K    102 K    0.82    0.10    0.00    0.02     1568        0        0     68
   3    1     0.14   0.12   1.17    1.20     158 M    187 M    0.16    0.19    0.11    0.13     3416    21171       35     51
   4    0     0.00   0.37   0.00    0.60    7776       55 K    0.86    0.10    0.00    0.02      784        0        0     69
   5    1     0.17   0.14   1.15    1.20     152 M    180 M    0.15    0.18    0.09    0.11     3248    20131       42     52
   6    0     0.00   0.38   0.00    0.60    5065       48 K    0.90    0.10    0.00    0.02     1456        0        0     68
   7    1     0.07   0.11   0.65    1.20      72 M     87 M    0.17    0.20    0.10    0.12     3752    14505       21     51
   8    0     0.00   0.38   0.00    0.60    7079       44 K    0.84    0.11    0.00    0.02      392        0        0     67
   9    1     0.16   0.75   0.21    0.63    5529 K   8964 K    0.38    0.39    0.00    0.01      504      343      183     53
  10    0     0.00   0.38   0.00    0.60    4047       46 K    0.91    0.14    0.00    0.02      728        0        0     66
  11    1     0.40   0.40   1.00    1.20     115 M    146 M    0.21    0.15    0.03    0.04     3752    15768       19     50
  12    0     0.00   0.37   0.00    0.60    5284       47 K    0.89    0.15    0.00    0.02      952        0        0     68
  13    1     0.19   0.27   0.68    1.20      82 M    103 M    0.20    0.20    0.04    0.06     2240    11085       38     51
  14    0     0.00   0.38   0.00    0.60    6963       47 K    0.85    0.15    0.00    0.02      168        0        0     68
  15    1     0.23   0.22   1.03    1.20     141 M    173 M    0.18    0.16    0.06    0.08     1008     4873       86     50
  16    0     0.00   0.36   0.00    0.60    5810       44 K    0.87    0.15    0.00    0.02      448        0        0     68
  17    1     0.14   0.29   0.48    0.98      84 M     99 M    0.15    0.18    0.06    0.07     1624     8954      132     51
  18    0     0.00   0.40   0.00    0.60    6887       56 K    0.88    0.12    0.00    0.02      280        0        0     69
  19    1     0.07   0.11   0.65    1.20      74 M     88 M    0.17    0.21    0.11    0.13     3864    13694       97     53
  20    0     0.00   0.37   0.00    0.60    6809       62 K    0.89    0.12    0.00    0.02      280        0        0     69
  21    1     0.10   0.15   0.71    1.20      74 M     90 M    0.18    0.21    0.07    0.09     1232    14636      136     53
  22    0     0.00   0.37   0.00    0.60    4596       55 K    0.92    0.10    0.00    0.02      112        0        0     69
  23    1     0.18   0.23   0.78    1.20      75 M     93 M    0.19    0.22    0.04    0.05     2352    13364      199     52
  24    0     0.00   0.37   0.00    0.60    4522       48 K    0.91    0.09    0.00    0.02      168        1        0     69
  25    1     0.06   0.10   0.64    1.19      73 M     87 M    0.16    0.21    0.12    0.14     2184    13839      272     52
  26    0     0.00   0.37   0.00    0.60    6971       53 K    0.87    0.09    0.00    0.02     3808        0        0     69
  27    1     0.10   0.13   0.73    1.20     114 M    134 M    0.15    0.15    0.12    0.14     2912    11765       11     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     323 K   1609 K    0.80    0.10    0.00    0.02    18704        1        9     60
 SKT    1     0.15   0.20   0.79    1.17    1385 M   1669 M    0.17    0.19    0.06    0.08    35840   178957     1353     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.40    1.17    1386 M   1670 M    0.17    0.19    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  111 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.02 %

 C1 core residency: 15.12 %; C3 core residency: 0.76 %; C6 core residency: 50.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       60 G     60 G   |   63%    63%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  164 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.10     0.29     230.67      29.75         157.24
 SKT   1    170.74    120.65     429.83      84.26         178.81
---------------------------------------------------------------------------------------------------------------
       *    171.84    120.94     660.50     114.01         178.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3edb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    62.77 --||-- Mem Ch  0: Reads (MB/s):  8305.70 --|
|--            Writes(MB/s):    20.25 --||--            Writes(MB/s):  6001.89 --|
|-- Mem Ch  1: Reads (MB/s):    57.31 --||-- Mem Ch  1: Reads (MB/s):  8302.66 --|
|--            Writes(MB/s):    16.40 --||--            Writes(MB/s):  5998.96 --|
|-- Mem Ch  2: Reads (MB/s):    60.10 --||-- Mem Ch  2: Reads (MB/s):  8321.91 --|
|--            Writes(MB/s):    20.07 --||--            Writes(MB/s):  6002.03 --|
|-- Mem Ch  3: Reads (MB/s):    58.90 --||-- Mem Ch  3: Reads (MB/s):  8318.67 --|
|--            Writes(MB/s):    16.46 --||--            Writes(MB/s):  5999.12 --|
|-- NODE 0 Mem Read (MB/s) :   239.08 --||-- NODE 1 Mem Read (MB/s) : 33248.94 --|
|-- NODE 0 Mem Write(MB/s) :    73.18 --||-- NODE 1 Mem Write(MB/s) : 24002.00 --|
|-- NODE 0 P. Write (T/s):     124345 --||-- NODE 1 P. Write (T/s):     361108 --|
|-- NODE 0 Memory (MB/s):      312.26 --||-- NODE 1 Memory (MB/s):    57250.94 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33488.02                --|
            |--                System Write Throughput(MB/s):      24075.18                --|
            |--               System Memory Throughput(MB/s):      57563.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fb0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     442 K       663 K  1205 K   489 K    217 M    12     120  
 1     157 M         0      57 M   450 M    675 K     0    1607 K
-----------------------------------------------------------------------
 *     158 M       663 K    58 M   450 M    218 M    12    1608 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.03        Core1: 44.30        
Core2: 27.69        Core3: 39.85        
Core4: 26.19        Core5: 41.95        
Core6: 28.27        Core7: 34.70        
Core8: 25.99        Core9: 26.86        
Core10: 26.30        Core11: 43.23        
Core12: 24.62        Core13: 41.61        
Core14: 25.90        Core15: 49.31        
Core16: 25.41        Core17: 39.51        
Core18: 25.22        Core19: 34.68        
Core20: 25.78        Core21: 35.17        
Core22: 26.81        Core23: 34.89        
Core24: 25.20        Core25: 36.64        
Core26: 28.02        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 40.38
DDR read Latency(ns)
Socket0: 49682.18
Socket1: 193.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.21        Core1: 44.87        
Core2: 27.06        Core3: 40.32        
Core4: 28.30        Core5: 42.74        
Core6: 27.12        Core7: 35.12        
Core8: 26.90        Core9: 26.98        
Core10: 25.38        Core11: 44.22        
Core12: 24.16        Core13: 42.73        
Core14: 25.81        Core15: 48.99        
Core16: 25.38        Core17: 45.28        
Core18: 27.06        Core19: 34.57        
Core20: 25.16        Core21: 35.90        
Core22: 25.79        Core23: 36.64        
Core24: 27.73        Core25: 36.50        
Core26: 27.95        Core27: 40.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 41.57
DDR read Latency(ns)
Socket0: 51807.24
Socket1: 191.06
irq_total: 359420.975184447
cpu_total: 32.22
cpu_0: 1.00
cpu_1: 97.07
cpu_2: 0.20
cpu_3: 95.21
cpu_4: 0.13
cpu_5: 90.49
cpu_6: 0.13
cpu_7: 61.10
cpu_8: 0.13
cpu_9: 22.81
cpu_10: 0.13
cpu_11: 47.74
cpu_12: 0.13
cpu_13: 46.34
cpu_14: 0.07
cpu_15: 66.95
cpu_16: 0.07
cpu_17: 68.75
cpu_18: 0.13
cpu_19: 74.00
cpu_20: 0.13
cpu_21: 63.43
cpu_22: 0.07
cpu_23: 67.95
cpu_24: 0.07
cpu_25: 51.26
cpu_26: 0.13
cpu_27: 46.48
enp130s0f0_rx_packets_phy: 47937
enp130s0f1_rx_packets_phy: 47423
enp4s0f0_rx_packets_phy: 723214
enp4s0f1_rx_packets_phy: 811275
Total_rx_packets_phy: 1629849
enp130s0f0_rx_bytes: 3163854
enp130s0f1_rx_bytes: 3129441
enp4s0f0_rx_bytes: 6477944541
enp4s0f1_rx_bytes: 7266856948
Total_rx_bytes: 13751094784
enp130s0f0_tx_bytes: 5011360993
enp130s0f1_tx_bytes: 4979748282
enp4s0f0_tx_bytes: 3719279
enp4s0f1_tx_bytes: 2151783
Total_tx_bytes: 9996980337
enp130s0f0_tx_packets_phy: 555952
enp130s0f1_tx_packets_phy: 552486
enp4s0f0_tx_packets_phy: 56383
enp4s0f1_tx_packets_phy: 96714
Total_tx_packets_phy: 1261535
enp130s0f0_rx_packets: 47937
enp130s0f1_rx_packets: 47415
enp4s0f0_rx_packets: 723195
enp4s0f1_rx_packets: 811226
Total_rx_packets: 1629773
enp130s0f0_tx_packets: 555954
enp130s0f1_tx_packets: 552456
enp4s0f0_tx_packets: 56352
enp4s0f1_tx_packets: 32602
Total_tx_packets: 1197364
enp130s0f0_tx_bytes_phy: 5013565839
enp130s0f1_tx_bytes_phy: 4982233677
enp4s0f0_tx_bytes_phy: 3946689
enp4s0f1_tx_bytes_phy: 6385325
Total_tx_bytes_phy: 10006131530
enp130s0f0_rx_bytes_phy: 3355654
enp130s0f1_rx_bytes_phy: 3319592
enp4s0f0_rx_bytes_phy: 6521480070
enp4s0f1_rx_bytes_phy: 7315693974
Total_rx_bytes_phy: 13843849290


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.00        Core1: 44.40        
Core2: 24.95        Core3: 40.80        
Core4: 22.68        Core5: 42.13        
Core6: 24.17        Core7: 34.75        
Core8: 20.90        Core9: 26.81        
Core10: 20.61        Core11: 41.02        
Core12: 26.40        Core13: 41.57        
Core14: 27.34        Core15: 49.61        
Core16: 26.69        Core17: 44.37        
Core18: 26.48        Core19: 34.66        
Core20: 26.12        Core21: 35.48        
Core22: 27.99        Core23: 36.44        
Core24: 27.70        Core25: 36.40        
Core26: 26.75        Core27: 41.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 41.13
DDR read Latency(ns)
Socket0: 49861.29
Socket1: 192.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 44.14        
Core2: 25.33        Core3: 40.34        
Core4: 26.69        Core5: 42.04        
Core6: 26.68        Core7: 35.13        
Core8: 28.34        Core9: 26.88        
Core10: 25.43        Core11: 42.90        
Core12: 23.88        Core13: 39.88        
Core14: 25.66        Core15: 49.36        
Core16: 26.55        Core17: 44.35        
Core18: 25.89        Core19: 34.78        
Core20: 26.64        Core21: 35.40        
Core22: 26.17        Core23: 35.74        
Core24: 26.90        Core25: 36.62        
Core26: 27.86        Core27: 41.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 41.01
DDR read Latency(ns)
Socket0: 51452.25
Socket1: 192.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 44.43        
Core2: 27.37        Core3: 39.90        
Core4: 26.74        Core5: 41.57        
Core6: 26.75        Core7: 34.68        
Core8: 27.45        Core9: 25.99        
Core10: 27.06        Core11: 43.02        
Core12: 24.57        Core13: 39.92        
Core14: 26.17        Core15: 46.79        
Core16: 25.91        Core17: 42.00        
Core18: 25.74        Core19: 34.33        
Core20: 26.32        Core21: 35.61        
Core22: 26.07        Core23: 35.15        
Core24: 26.52        Core25: 36.77        
Core26: 27.94        Core27: 39.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 40.38
DDR read Latency(ns)
Socket0: 49946.03
Socket1: 193.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.66        Core1: 44.35        
Core2: 26.01        Core3: 40.61        
Core4: 26.69        Core5: 42.85        
Core6: 25.38        Core7: 35.22        
Core8: 26.85        Core9: 27.47        
Core10: 25.45        Core11: 43.54        
Core12: 23.37        Core13: 41.69        
Core14: 25.06        Core15: 49.30        
Core16: 25.57        Core17: 48.53        
Core18: 26.72        Core19: 35.08        
Core20: 26.10        Core21: 35.77        
Core22: 24.83        Core23: 37.19        
Core24: 26.16        Core25: 37.30        
Core26: 26.97        Core27: 40.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.62
Socket1: 41.92
DDR read Latency(ns)
Socket0: 51619.13
Socket1: 190.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16719
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410616814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410620286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205389333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205389333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205393472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205393472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205396673; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205396673; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205392644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205392644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004524227; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4481754; Consumed Joules: 273.54; Watts: 45.55; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2345062; Consumed DRAM Joules: 35.88; DRAM Watts: 5.97
S1P0; QPIClocks: 14410705418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410709438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205438105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205438105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205438389; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205438389; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205438550; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205438550; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205438151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205438151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004563955; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8328337; Consumed Joules: 508.32; Watts: 84.65; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6607608; Consumed DRAM Joules: 101.10; DRAM Watts: 16.84
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4220
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     242 K    908 K    0.73    0.08    0.01    0.02     7784        1        6     69
   1    1     0.12   0.11   1.15    1.20     165 M    194 M    0.15    0.18    0.13    0.16     5432    22060       42     52
   2    0     0.00   0.42   0.00    0.60      18 K     97 K    0.81    0.10    0.00    0.02      392        0        1     68
   3    1     0.22   0.19   1.15    1.20     141 M    174 M    0.19    0.22    0.06    0.08     3472    19411       61     51
   4    0     0.00   0.39   0.00    0.60    7777       53 K    0.86    0.10    0.00    0.02      448        0        0     69
   5    1     0.13   0.12   1.09    1.20     156 M    184 M    0.15    0.19    0.12    0.14     3920    16752       46     52
   6    0     0.00   0.37   0.00    0.60    4521       47 K    0.91    0.10    0.00    0.02     2016        0        0     68
   7    1     0.12   0.16   0.75    1.20      79 M     96 M    0.18    0.22    0.07    0.08     2744    15373       77     52
   8    0     0.00   0.40   0.00    0.61    7616       57 K    0.87    0.13    0.00    0.02      784        0        0     68
   9    1     0.16   0.70   0.23    0.65    4865 K   9144 K    0.47    0.48    0.00    0.01      224      346       36     53
  10    0     0.00   0.43   0.00    0.60    9085       67 K    0.87    0.15    0.00    0.02      560        0        1     66
  11    1     0.11   0.19   0.58    1.08     100 M    117 M    0.15    0.19    0.09    0.11     2744    19467       22     51
  12    0     0.00   0.38   0.00    0.60    5419       58 K    0.91    0.16    0.00    0.02      224        0        0     68
  13    1     0.13   0.24   0.53    1.02      88 M    105 M    0.16    0.21    0.07    0.08      672     4330       22     51
  14    0     0.00   0.39   0.00    0.60    9909       63 K    0.84    0.16    0.00    0.02      224        0        0     68
  15    1     0.14   0.17   0.82    1.20     123 M    146 M    0.16    0.17    0.09    0.11     3136    11675       33     50
  16    0     0.00   0.38   0.00    0.60    7531       57 K    0.87    0.15    0.00    0.02       56        0        0     68
  17    1     0.16   0.19   0.83    1.18     137 M    163 M    0.16    0.18    0.09    0.10     2240    16551      157     50
  18    0     0.00   0.38   0.00    0.60    3825       55 K    0.93    0.10    0.00    0.02      168        0        0     69
  19    1     0.22   0.25   0.91    1.20      85 M    106 M    0.20    0.25    0.04    0.05     3304    14209       75     52
  20    0     0.00   0.45   0.00    0.60      21 K    140 K    0.85    0.10    0.00    0.02      448        0        0     69
  21    1     0.13   0.17   0.78    1.20      78 M     96 M    0.18    0.23    0.06    0.07     3416    14293       27     52
  22    0     0.00   0.39   0.00    0.60      21 K    137 K    0.85    0.08    0.00    0.02       56        0        0     69
  23    1     0.23   0.27   0.84    1.20      77 M     96 M    0.20    0.25    0.03    0.04     1568    12463      293     53
  24    0     0.00   0.38   0.00    0.60    5668       60 K    0.91    0.09    0.00    0.02     1344        0        0     69
  25    1     0.06   0.10   0.60    1.15      74 M     88 M    0.15    0.20    0.13    0.15     1400    12793      232     53
  26    0     0.00   0.38   0.00    0.60    7604       54 K    0.86    0.10    0.00    0.02      672        0        0     69
  27    1     0.16   0.28   0.57    1.09      78 M     96 M    0.18    0.22    0.05    0.06     2128    16177      134     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     372 K   1860 K    0.80    0.10    0.00    0.02    15176        1        8     60
 SKT    1     0.15   0.19   0.77    1.15    1394 M   1677 M    0.17    0.21    0.07    0.08    36400   195900     1257     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.39    1.15    1394 M   1679 M    0.17    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  109 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.72 %

 C1 core residency: 15.91 %; C3 core residency: 0.19 %; C6 core residency: 50.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       60 G     60 G   |   62%    62%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  162 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.20     0.36     230.45      30.04         154.79
 SKT   1    167.28    120.81     429.00      84.83         168.29
---------------------------------------------------------------------------------------------------------------
       *    168.48    121.18     659.45     114.86         168.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 430f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    56.04 --||-- Mem Ch  0: Reads (MB/s):  8296.26 --|
|--            Writes(MB/s):    20.35 --||--            Writes(MB/s):  5998.09 --|
|-- Mem Ch  1: Reads (MB/s):    47.15 --||-- Mem Ch  1: Reads (MB/s):  8291.29 --|
|--            Writes(MB/s):    16.33 --||--            Writes(MB/s):  5995.20 --|
|-- Mem Ch  2: Reads (MB/s):    51.23 --||-- Mem Ch  2: Reads (MB/s):  8308.80 --|
|--            Writes(MB/s):    20.15 --||--            Writes(MB/s):  5998.56 --|
|-- Mem Ch  3: Reads (MB/s):    50.02 --||-- Mem Ch  3: Reads (MB/s):  8306.32 --|
|--            Writes(MB/s):    16.23 --||--            Writes(MB/s):  5994.59 --|
|-- NODE 0 Mem Read (MB/s) :   204.45 --||-- NODE 1 Mem Read (MB/s) : 33202.66 --|
|-- NODE 0 Mem Write(MB/s) :    73.07 --||-- NODE 1 Mem Write(MB/s) : 23986.45 --|
|-- NODE 0 P. Write (T/s):     124329 --||-- NODE 1 P. Write (T/s):     374140 --|
|-- NODE 0 Memory (MB/s):      277.51 --||-- NODE 1 Memory (MB/s):    57189.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33407.11                --|
            |--                System Write Throughput(MB/s):      24059.52                --|
            |--               System Memory Throughput(MB/s):      57466.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 43e4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     490 K       707 K   943 K   635 K    217 M     0     180  
 1     158 M         0      56 M   449 M    634 K     0    1849 K
-----------------------------------------------------------------------
 *     159 M       707 K    57 M   449 M    218 M     0    1849 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 43.55        
Core2: 28.66        Core3: 41.38        
Core4: 26.84        Core5: 42.29        
Core6: 26.91        Core7: 35.05        
Core8: 28.92        Core9: 28.32        
Core10: 24.50        Core11: 42.92        
Core12: 25.05        Core13: 39.29        
Core14: 25.08        Core15: 47.02        
Core16: 24.61        Core17: 42.08        
Core18: 24.02        Core19: 33.75        
Core20: 24.84        Core21: 34.51        
Core22: 24.73        Core23: 36.94        
Core24: 25.10        Core25: 34.50        
Core26: 25.73        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 40.26
DDR read Latency(ns)
Socket0: 57514.87
Socket1: 191.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.56        Core1: 43.55        
Core2: 27.81        Core3: 42.46        
Core4: 26.49        Core5: 43.32        
Core6: 28.08        Core7: 35.37        
Core8: 28.03        Core9: 29.90        
Core10: 26.27        Core11: 45.11        
Core12: 25.39        Core13: 42.28        
Core14: 24.84        Core15: 47.30        
Core16: 24.83        Core17: 41.92        
Core18: 24.33        Core19: 34.28        
Core20: 24.39        Core21: 34.98        
Core22: 24.23        Core23: 36.72        
Core24: 23.98        Core25: 34.52        
Core26: 24.10        Core27: 40.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 41.03
DDR read Latency(ns)
Socket0: 59448.81
Socket1: 189.81
irq_total: 353857.57490529
cpu_total: 32.55
cpu_0: 1.00
cpu_1: 97.61
cpu_2: 0.13
cpu_3: 93.88
cpu_4: 0.13
cpu_5: 98.34
cpu_6: 0.13
cpu_7: 56.78
cpu_8: 0.13
cpu_9: 18.62
cpu_10: 0.13
cpu_11: 59.11
cpu_12: 0.20
cpu_13: 47.21
cpu_14: 0.13
cpu_15: 62.57
cpu_16: 0.13
cpu_17: 47.81
cpu_18: 0.13
cpu_19: 63.83
cpu_20: 0.13
cpu_21: 66.56
cpu_22: 0.13
cpu_23: 53.39
cpu_24: 0.07
cpu_25: 58.78
cpu_26: 0.13
cpu_27: 84.11
enp130s0f0_tx_bytes_phy: 5007720324
enp130s0f1_tx_bytes_phy: 5025120016
enp4s0f0_tx_bytes_phy: 3538867
enp4s0f1_tx_bytes_phy: 6403579
Total_tx_bytes_phy: 10042782786
enp130s0f0_rx_bytes: 2936786
enp130s0f1_rx_bytes: 3655753
enp4s0f0_rx_bytes: 6566409441
enp4s0f1_rx_bytes: 7172302266
Total_rx_bytes: 13745304246
enp130s0f0_rx_packets: 44496
enp130s0f1_rx_packets: 55390
enp4s0f0_rx_packets: 733054
enp4s0f1_rx_packets: 799631
Total_rx_packets: 1632571
enp130s0f0_rx_bytes_phy: 3114764
enp130s0f1_rx_bytes_phy: 3877640
enp4s0f0_rx_bytes_phy: 6610386019
enp4s0f1_rx_bytes_phy: 7210203805
Total_rx_bytes_phy: 13827582228
enp130s0f0_rx_packets_phy: 44496
enp130s0f1_rx_packets_phy: 55395
enp4s0f0_rx_packets_phy: 733067
enp4s0f1_rx_packets_phy: 799588
Total_rx_packets_phy: 1632546
enp130s0f0_tx_bytes: 5005482284
enp130s0f1_tx_bytes: 5022833412
enp4s0f0_tx_bytes: 3334043
enp4s0f1_tx_bytes: 2162901
Total_tx_bytes: 10033812640
enp130s0f0_tx_packets_phy: 555313
enp130s0f1_tx_packets_phy: 557233
enp4s0f0_tx_packets_phy: 50558
enp4s0f1_tx_packets_phy: 96983
Total_tx_packets_phy: 1260087
enp130s0f0_tx_packets: 555311
enp130s0f1_tx_packets: 557227
enp4s0f0_tx_packets: 50515
enp4s0f1_tx_packets: 32771
Total_tx_packets: 1195824


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 43.40        
Core2: 24.16        Core3: 42.31        
Core4: 30.41        Core5: 43.91        
Core6: 21.41        Core7: 35.78        
Core8: 26.00        Core9: 27.83        
Core10: 20.71        Core11: 44.92        
Core12: 25.86        Core13: 41.74        
Core14: 25.45        Core15: 47.51        
Core16: 23.20        Core17: 45.75        
Core18: 22.60        Core19: 33.79        
Core20: 24.35        Core21: 35.10        
Core22: 22.97        Core23: 37.07        
Core24: 22.78        Core25: 34.94        
Core26: 24.20        Core27: 40.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 41.40
DDR read Latency(ns)
Socket0: 54329.41
Socket1: 188.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 43.32        
Core2: 27.55        Core3: 41.30        
Core4: 25.21        Core5: 43.47        
Core6: 28.15        Core7: 34.92        
Core8: 28.93        Core9: 29.20        
Core10: 25.22        Core11: 46.35        
Core12: 25.61        Core13: 36.05        
Core14: 24.97        Core15: 46.38        
Core16: 24.93        Core17: 43.32        
Core18: 25.15        Core19: 33.73        
Core20: 24.56        Core21: 34.37        
Core22: 23.58        Core23: 36.22        
Core24: 22.86        Core25: 34.24        
Core26: 24.32        Core27: 40.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 40.42
DDR read Latency(ns)
Socket0: 57961.64
Socket1: 192.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.55        Core1: 43.74        
Core2: 26.46        Core3: 41.98        
Core4: 25.00        Core5: 43.02        
Core6: 26.62        Core7: 35.05        
Core8: 26.88        Core9: 28.34        
Core10: 27.12        Core11: 45.84        
Core12: 24.61        Core13: 42.57        
Core14: 24.90        Core15: 46.87        
Core16: 25.04        Core17: 40.68        
Core18: 25.30        Core19: 33.95        
Core20: 24.89        Core21: 34.70        
Core22: 23.47        Core23: 36.66        
Core24: 23.36        Core25: 34.27        
Core26: 25.20        Core27: 37.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 40.58
DDR read Latency(ns)
Socket0: 58877.52
Socket1: 191.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.86        Core1: 43.71        
Core2: 25.56        Core3: 42.47        
Core4: 26.11        Core5: 43.28        
Core6: 25.39        Core7: 35.48        
Core8: 27.66        Core9: 28.58        
Core10: 25.20        Core11: 44.51        
Core12: 24.07        Core13: 40.19        
Core14: 25.87        Core15: 47.19        
Core16: 25.37        Core17: 42.59        
Core18: 25.79        Core19: 33.44        
Core20: 25.51        Core21: 34.72        
Core22: 24.28        Core23: 37.06        
Core24: 23.35        Core25: 34.58        
Core26: 23.38        Core27: 38.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 40.63
DDR read Latency(ns)
Socket0: 58133.05
Socket1: 192.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17795
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416021386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416024606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208407617; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208407617; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208412523; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208412523; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208088533; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208088533; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208092248; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208092248; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006755616; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4501991; Consumed Joules: 274.78; Watts: 45.76; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2334531; Consumed DRAM Joules: 35.72; DRAM Watts: 5.95
S1P0; QPIClocks: 14416065262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416067734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208116196; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208116196; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208115724; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208115724; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208115697; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208115697; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208115841; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208115841; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004767169; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8417695; Consumed Joules: 513.78; Watts: 85.56; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6596734; Consumed DRAM Joules: 100.93; DRAM Watts: 16.81
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4655
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     260 K    912 K    0.71    0.09    0.01    0.02    10864        1        9     69
   1    1     0.17   0.15   1.18    1.20     154 M    184 M    0.17    0.19    0.09    0.11     3360    16770       39     52
   2    0     0.00   0.45   0.00    0.60      20 K    112 K    0.81    0.11    0.00    0.02      728        0        0     68
   3    1     0.16   0.14   1.14    1.20     155 M    186 M    0.16    0.19    0.10    0.12     5376    22185       28     51
   4    0     0.00   0.40   0.00    0.60    6866       57 K    0.88    0.13    0.00    0.02     1904        0        0     69
   5    1     0.17   0.14   1.18    1.20     158 M    189 M    0.16    0.20    0.09    0.11     5600    17165      128     52
   6    0     0.00   0.42   0.00    0.60    7439       63 K    0.88    0.12    0.00    0.02     1288        0        0     68
   7    1     0.08   0.12   0.69    1.20      76 M     92 M    0.17    0.22    0.09    0.11     2128    15695       28     52
   8    0     0.00   0.38   0.00    0.60    6379       53 K    0.88    0.13    0.00    0.02     2296        0        0     68
   9    1     0.12   0.64   0.19    0.61    4142 K   7910 K    0.48    0.41    0.00    0.01      224      325       31     53
  10    0     0.00   0.40   0.00    0.60    7550       66 K    0.89    0.15    0.00    0.02      224        0        0     67
  11    1     0.17   0.23   0.74    1.17     112 M    131 M    0.14    0.20    0.07    0.08     2296    11554       20     50
  12    0     0.00   0.40   0.00    0.60    5217       51 K    0.90    0.15    0.00    0.02      392        0        0     68
  13    1     0.14   0.24   0.58    1.10      94 M    112 M    0.16    0.22    0.07    0.08     1008     9027       16     50
  14    0     0.00   0.39   0.00    0.60    7355       52 K    0.86    0.15    0.00    0.02      112        0        0     68
  15    1     0.13   0.17   0.75    1.17     121 M    143 M    0.16    0.15    0.09    0.11     1904     7519       16     50
  16    0     0.00   0.41   0.00    0.60    6159       48 K    0.87    0.15    0.00    0.02      280        0        0     68
  17    1     0.10   0.20   0.52    1.04     100 M    117 M    0.14    0.18    0.10    0.11      896    12045       75     51
  18    0     0.00   0.37   0.00    0.60    3290       48 K    0.93    0.11    0.00    0.02      112        0        0     69
  19    1     0.16   0.20   0.81    1.20      76 M     96 M    0.21    0.26    0.05    0.06     1848    14430       40     52
  20    0     0.00   0.36   0.00    0.60    2671       44 K    0.94    0.10    0.00    0.02      280        0        0     69
  21    1     0.18   0.22   0.83    1.20      80 M     98 M    0.19    0.25    0.04    0.05     3808    15602      325     52
  22    0     0.00   0.35   0.00    0.60    6738       51 K    0.87    0.10    0.00    0.02      112        0        0     69
  23    1     0.09   0.13   0.66    1.18      73 M     88 M    0.17    0.21    0.08    0.10     3416    13849       97     52
  24    0     0.00   0.35   0.00    0.60    4254       51 K    0.92    0.11    0.00    0.02        0        0        0     70
  25    1     0.10   0.14   0.72    1.20      77 M     94 M    0.18    0.22    0.08    0.09     3024    14581       42     52
  26    0     0.00   0.42   0.00    0.60    9491       67 K    0.86    0.11    0.00    0.02     1456        0        1     69
  27    1     0.45   0.44   1.03    1.20     108 M    138 M    0.21    0.21    0.02    0.03     2856    18662       57     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     355 K   1681 K    0.79    0.11    0.00    0.02    20048        1       10     60
 SKT    1     0.16   0.20   0.79    1.16    1395 M   1681 M    0.17    0.21    0.06    0.08    37744   189409      942     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.39    1.16    1395 M   1683 M    0.17    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  110 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.93 %

 C1 core residency: 17.15 %; C3 core residency: 0.25 %; C6 core residency: 48.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   62%    62%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  161 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.03     0.36     229.84      29.83         160.67
 SKT   1    166.37    120.18     430.89      84.40         169.48
---------------------------------------------------------------------------------------------------------------
       *    167.41    120.54     660.72     114.22         169.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4741
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    62.11 --||-- Mem Ch  0: Reads (MB/s):  8271.88 --|
|--            Writes(MB/s):    20.43 --||--            Writes(MB/s):  5983.88 --|
|-- Mem Ch  1: Reads (MB/s):    52.65 --||-- Mem Ch  1: Reads (MB/s):  8266.06 --|
|--            Writes(MB/s):    16.29 --||--            Writes(MB/s):  5980.38 --|
|-- Mem Ch  2: Reads (MB/s):    55.90 --||-- Mem Ch  2: Reads (MB/s):  8282.60 --|
|--            Writes(MB/s):    20.29 --||--            Writes(MB/s):  5984.35 --|
|-- Mem Ch  3: Reads (MB/s):    54.76 --||-- Mem Ch  3: Reads (MB/s):  8279.26 --|
|--            Writes(MB/s):    16.37 --||--            Writes(MB/s):  5980.23 --|
|-- NODE 0 Mem Read (MB/s) :   225.43 --||-- NODE 1 Mem Read (MB/s) : 33099.80 --|
|-- NODE 0 Mem Write(MB/s) :    73.39 --||-- NODE 1 Mem Write(MB/s) : 23928.84 --|
|-- NODE 0 P. Write (T/s):     124358 --||-- NODE 1 P. Write (T/s):     381030 --|
|-- NODE 0 Memory (MB/s):      298.82 --||-- NODE 1 Memory (MB/s):    57028.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33325.23                --|
            |--                System Write Throughput(MB/s):      24002.23                --|
            |--               System Memory Throughput(MB/s):      57327.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4817
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     535 K       824 K   886 K   550 K    217 M     0      72  
 1     159 M         0      53 M   457 M    679 K     0    2068 K
-----------------------------------------------------------------------
 *     159 M       824 K    54 M   457 M    218 M     0    2068 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 41.54        
Core2: 26.50        Core3: 43.17        
Core4: 23.63        Core5: 39.36        
Core6: 25.62        Core7: 34.23        
Core8: 25.48        Core9: 29.02        
Core10: 24.36        Core11: 45.99        
Core12: 25.25        Core13: 42.93        
Core14: 25.96        Core15: 43.46        
Core16: 27.04        Core17: 45.79        
Core18: 27.06        Core19: 34.08        
Core20: 26.99        Core21: 34.02        
Core22: 27.56        Core23: 35.20        
Core24: 26.32        Core25: 28.98        
Core26: 28.30        Core27: 44.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 40.24
DDR read Latency(ns)
Socket0: 53439.84
Socket1: 190.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.04        Core1: 41.49        
Core2: 27.52        Core3: 43.38        
Core4: 23.72        Core5: 39.68        
Core6: 24.83        Core7: 34.77        
Core8: 25.09        Core9: 30.03        
Core10: 26.94        Core11: 45.28        
Core12: 24.88        Core13: 43.40        
Core14: 28.58        Core15: 42.96        
Core16: 27.99        Core17: 45.79        
Core18: 27.00        Core19: 34.82        
Core20: 27.73        Core21: 33.85        
Core22: 28.00        Core23: 35.63        
Core24: 27.02        Core25: 28.76        
Core26: 26.24        Core27: 48.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 40.64
DDR read Latency(ns)
Socket0: 54636.94
Socket1: 189.72
irq_total: 341359.587951948
cpu_total: 32.84
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 95.74
cpu_4: 0.20
cpu_5: 98.60
cpu_6: 0.20
cpu_7: 59.04
cpu_8: 0.13
cpu_9: 11.90
cpu_10: 0.13
cpu_11: 81.58
cpu_12: 0.13
cpu_13: 42.95
cpu_14: 0.07
cpu_15: 58.98
cpu_16: 0.13
cpu_17: 36.17
cpu_18: 0.13
cpu_19: 58.51
cpu_20: 0.13
cpu_21: 71.61
cpu_22: 0.13
cpu_23: 52.86
cpu_24: 0.13
cpu_25: 83.24
cpu_26: 0.20
cpu_27: 65.76
enp130s0f0_rx_packets_phy: 48101
enp130s0f1_rx_packets_phy: 60946
enp4s0f0_rx_packets_phy: 732953
enp4s0f1_rx_packets_phy: 800191
Total_rx_packets_phy: 1642191
enp130s0f0_rx_packets: 48101
enp130s0f1_rx_packets: 60942
enp4s0f0_rx_packets: 732945
enp4s0f1_rx_packets: 800196
Total_rx_packets: 1642184
enp130s0f0_rx_bytes: 3174712
enp130s0f1_rx_bytes: 4022207
enp4s0f0_rx_bytes: 6566027133
enp4s0f1_rx_bytes: 7177719803
Total_rx_bytes: 13750943855
enp130s0f0_tx_bytes: 5020700053
enp130s0f1_tx_bytes: 5096078018
enp4s0f0_tx_bytes: 2154827
enp4s0f1_tx_bytes: 3116636
Total_tx_bytes: 10122049534
enp130s0f0_tx_bytes_phy: 5022960708
enp130s0f1_tx_bytes_phy: 5098352428
enp4s0f0_tx_bytes_phy: 2288575
enp4s0f1_tx_bytes_phy: 7401922
Total_tx_bytes_phy: 10131003633
enp130s0f0_rx_bytes_phy: 3367096
enp130s0f1_rx_bytes_phy: 4266204
enp4s0f0_rx_bytes_phy: 6609477671
enp4s0f1_rx_bytes_phy: 7212402371
Total_rx_bytes_phy: 13829513342
enp130s0f0_tx_packets: 557010
enp130s0f1_tx_packets: 565352
enp4s0f0_tx_packets: 32648
enp4s0f1_tx_packets: 47220
Total_tx_packets: 1202230
enp130s0f0_tx_packets_phy: 557014
enp130s0f1_tx_packets_phy: 565353
enp4s0f0_tx_packets_phy: 32697
enp4s0f1_tx_packets_phy: 111227
Total_tx_packets_phy: 1266291


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 41.50        
Core2: 25.18        Core3: 43.49        
Core4: 23.25        Core5: 40.24        
Core6: 20.51        Core7: 35.28        
Core8: 24.12        Core9: 30.92        
Core10: 22.25        Core11: 45.95        
Core12: 16.02        Core13: 43.59        
Core14: 27.83        Core15: 42.97        
Core16: 26.88        Core17: 46.19        
Core18: 26.24        Core19: 34.96        
Core20: 28.46        Core21: 34.04        
Core22: 29.35        Core23: 35.69        
Core24: 26.89        Core25: 29.28        
Core26: 26.62        Core27: 48.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.92
Socket1: 40.91
DDR read Latency(ns)
Socket0: 52779.67
Socket1: 188.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.50        Core1: 42.13        
Core2: 26.66        Core3: 43.43        
Core4: 24.68        Core5: 40.49        
Core6: 26.45        Core7: 34.89        
Core8: 25.07        Core9: 31.04        
Core10: 26.27        Core11: 45.71        
Core12: 24.95        Core13: 44.03        
Core14: 29.06        Core15: 42.17        
Core16: 27.20        Core17: 45.93        
Core18: 26.69        Core19: 34.60        
Core20: 25.80        Core21: 33.76        
Core22: 29.93        Core23: 35.79        
Core24: 27.47        Core25: 28.76        
Core26: 27.91        Core27: 49.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 40.86
DDR read Latency(ns)
Socket0: 54594.48
Socket1: 188.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 41.98        
Core2: 27.09        Core3: 43.41        
Core4: 23.91        Core5: 39.99        
Core6: 25.49        Core7: 34.87        
Core8: 26.34        Core9: 30.43        
Core10: 26.27        Core11: 45.19        
Core12: 26.61        Core13: 43.94        
Core14: 27.41        Core15: 41.19        
Core16: 27.40        Core17: 45.99        
Core18: 27.36        Core19: 34.92        
Core20: 27.46        Core21: 33.69        
Core22: 27.33        Core23: 35.90        
Core24: 26.73        Core25: 28.70        
Core26: 27.97        Core27: 48.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.54
Socket1: 40.63
DDR read Latency(ns)
Socket0: 54704.16
Socket1: 189.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.72        Core1: 41.90        
Core2: 26.23        Core3: 43.51        
Core4: 24.55        Core5: 40.06        
Core6: 26.37        Core7: 35.25        
Core8: 23.93        Core9: 30.09        
Core10: 25.20        Core11: 45.79        
Core12: 25.99        Core13: 43.70        
Core14: 28.72        Core15: 41.94        
Core16: 26.24        Core17: 45.77        
Core18: 27.06        Core19: 34.89        
Core20: 27.16        Core21: 34.03        
Core22: 28.95        Core23: 35.60        
Core24: 26.87        Core25: 29.05        
Core26: 26.73        Core27: 47.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 40.70
DDR read Latency(ns)
Socket0: 53789.13
Socket1: 189.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18870
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413396266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413400418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206770953; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206770953; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206773727; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206773727; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206777975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206777975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206781225; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206781225; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005683105; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4491642; Consumed Joules: 274.15; Watts: 45.65; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2329045; Consumed DRAM Joules: 35.63; DRAM Watts: 5.93
S1P0; QPIClocks: 14413487074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413490082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206827989; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206827989; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206828221; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206828221; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206828461; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206828461; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206828743; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206828743; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005657529; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8360871; Consumed Joules: 510.31; Watts: 84.97; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6588518; Consumed DRAM Joules: 100.80; DRAM Watts: 16.78
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a87
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     237 K    867 K    0.73    0.09    0.01    0.02    10248        1       10     69
   1    1     0.26   0.22   1.20    1.20     141 M    170 M    0.17    0.22    0.05    0.06     2688    12447      193     51
   2    0     0.00   0.41   0.00    0.60      16 K     96 K    0.83    0.10    0.00    0.02     1232        0        1     68
   3    1     0.13   0.11   1.15    1.20     165 M    194 M    0.15    0.19    0.13    0.15     2576    20889       52     51
   4    0     0.00   0.39   0.00    0.60    4445       54 K    0.92    0.11    0.00    0.02      896        0        0     69
   5    1     0.16   0.14   1.18    1.20     162 M    194 M    0.17    0.20    0.10    0.12     3584    23826       19     51
   6    0     0.00   0.42   0.00    0.60    8013       70 K    0.89    0.10    0.00    0.02      336        0        0     68
   7    1     0.13   0.18   0.74    1.20      75 M     92 M    0.19    0.23    0.06    0.07     5320    14749      108     51
   8    0     0.00   0.38   0.00    0.60    7296       60 K    0.88    0.11    0.00    0.02      392        0        0     68
   9    1     0.09   0.63   0.14    0.60    2548 K   5268 K    0.52    0.28    0.00    0.01       56      252       86     53
  10    0     0.00   0.39   0.00    0.60    9680       75 K    0.87    0.14    0.00    0.02      224        0        0     67
  11    1     0.19   0.19   1.00    1.20     156 M    186 M    0.16    0.16    0.08    0.10     2296     7930       21     51
  12    0     0.00   0.40   0.00    0.60    6444       66 K    0.90    0.16    0.00    0.02      728        0        0     68
  13    1     0.11   0.25   0.45    0.92      80 M     94 M    0.15    0.19    0.07    0.08     1736     8911       36     51
  14    0     0.00   0.38   0.00    0.60    8702       60 K    0.86    0.16    0.00    0.02      112        0        0     68
  15    1     0.18   0.24   0.75    1.20     102 M    125 M    0.18    0.20    0.06    0.07     4256    18067       53     51
  16    0     0.00   0.38   0.00    0.60    6079       58 K    0.90    0.14    0.00    0.02      168        0        0     68
  17    1     0.05   0.18   0.28    0.73      83 M     93 M    0.11    0.17    0.17    0.19     1904    16068       41     52
  18    0     0.00   0.36   0.00    0.60    3716       52 K    0.93    0.11    0.00    0.02      448        0        0     69
  19    1     0.14   0.19   0.72    1.20      76 M     92 M    0.18    0.22    0.06    0.07     2296    13369      162     52
  20    0     0.00   0.39   0.00    0.60    3908       58 K    0.93    0.12    0.00    0.02      112        0        0     69
  21    1     0.22   0.25   0.88    1.20      81 M    103 M    0.22    0.26    0.04    0.05     2128    14965       67     52
  22    0     0.00   0.37   0.00    0.60    6844       55 K    0.88    0.10    0.00    0.02      728        0        0     69
  23    1     0.08   0.12   0.64    1.19      74 M     89 M    0.17    0.21    0.09    0.11     3864    13155       36     53
  24    0     0.00   0.40   0.00    0.60    4503       60 K    0.93    0.12    0.00    0.02      336        0        0     70
  25    1     0.44   0.43   1.01    1.20      83 M    113 M    0.26    0.21    0.02    0.03     3528    12843      257     52
  26    0     0.00   0.41   0.00    0.61    7852       68 K    0.88    0.11    0.00    0.02     1624        0        0     69
  27    1     0.16   0.19   0.82    1.20     120 M    143 M    0.16    0.18    0.08    0.09     1512    11865       24     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     331 K   1704 K    0.81    0.11    0.00    0.02    17584        1       11     60
 SKT    1     0.17   0.21   0.78    1.15    1404 M   1699 M    0.17    0.20    0.06    0.07    37744   189336     1155     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.39    1.15    1405 M   1701 M    0.17    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  110 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.11 %

 C1 core residency: 16.30 %; C3 core residency: 0.39 %; C6 core residency: 49.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   62%    62%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  161 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.11     0.36     229.31      29.76         157.62
 SKT   1    165.84    119.81     427.86      84.10         169.73
---------------------------------------------------------------------------------------------------------------
       *    166.95    120.17     657.16     113.86         169.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
