<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNNSAReassign.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNNSAReassign.cpp.html'>GCNNSAReassign.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- GCNNSAReassign.cpp - Reassign registers in NSA unstructions -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// \brief Try to reassign registers on GFX10+ from non-sequential to sequential</i></td></tr>
<tr><th id="11">11</th><td><i>/// in NSA image instructions. Later SIShrinkInstructions pass will relace NSA</i></td></tr>
<tr><th id="12">12</th><td><i>/// with sequential versions where possible.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"amdgpu-nsa-reassign"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNSAInstructions = {&quot;amdgpu-nsa-reassign&quot;, &quot;NumNSAInstructions&quot;, &quot;Number of NSA instructions with non-sequential address found&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNSAInstructions" title='NumNSAInstructions' data-ref="NumNSAInstructions">NumNSAInstructions</dfn>,</td></tr>
<tr><th id="34">34</th><td>          <q>"Number of NSA instructions with non-sequential address found"</q>);</td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNSAConverted = {&quot;amdgpu-nsa-reassign&quot;, &quot;NumNSAConverted&quot;, &quot;Number of NSA instructions changed to sequential&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNSAConverted" title='NumNSAConverted' data-ref="NumNSAConverted">NumNSAConverted</dfn>,</td></tr>
<tr><th id="36">36</th><td>          <q>"Number of NSA instructions changed to sequential"</q>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="41">41</th><td><b>public</b>:</td></tr>
<tr><th id="42">42</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::ID" title='(anonymous namespace)::GCNNSAReassign::ID' data-type='char' data-ref="(anonymousnamespace)::GCNNSAReassign::ID">ID</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114GCNNSAReassignC1Ev" title='(anonymous namespace)::GCNNSAReassign::GCNNSAReassign' data-type='void (anonymous namespace)::GCNNSAReassign::GCNNSAReassign()' data-ref="_ZN12_GLOBAL__N_114GCNNSAReassignC1Ev">GCNNSAReassign</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::ID" title='(anonymous namespace)::GCNNSAReassign::ID' data-use='a' data-ref="(anonymousnamespace)::GCNNSAReassign::ID">ID</a>) {</td></tr>
<tr><th id="45">45</th><td>    <a class="ref" href="#102" title='llvm::initializeGCNNSAReassignPass' data-ref="_ZN4llvm28initializeGCNNSAReassignPassERNS_12PassRegistryE">initializeGCNNSAReassignPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="46">46</th><td>  }</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNNSAReassign::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNNSAReassign::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114GCNNSAReassign11getPassNameEv" title='(anonymous namespace)::GCNNSAReassign::getPassName' data-type='llvm::StringRef (anonymous namespace)::GCNNSAReassign::getPassName() const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN NSA Reassign"</q>; }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114GCNNSAReassign16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::GCNNSAReassign::getAnalysisUsage' data-type='void (anonymous namespace)::GCNNSAReassign::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="53">53</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="54">54</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="55">55</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="56">56</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="57">57</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>private</b>:</td></tr>
<tr><th id="61">61</th><td>  <b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="62">62</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::GCNNSAReassign::NOT_NSA" title='(anonymous namespace)::GCNNSAReassign::NOT_NSA' data-type='0' data-ref="(anonymousnamespace)::GCNNSAReassign::NOT_NSA">NOT_NSA</dfn>,        <i  data-doc="(anonymousnamespace)::GCNNSAReassign::NOT_NSA">// Not an NSA instruction</i></td></tr>
<tr><th id="63">63</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-type='1' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</dfn>,          <i  data-doc="(anonymousnamespace)::GCNNSAReassign::FIXED">// NSA which we cannot modify</i></td></tr>
<tr><th id="64">64</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::NON_CONTIGUOUS' data-type='2' data-ref="(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS">NON_CONTIGUOUS</dfn>, <i  data-doc="(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS">// NSA with non-sequential address which we can try</i></td></tr>
<tr><th id="65">65</th><td>                    <i  data-doc="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">// to optimize.</i></td></tr>
<tr><th id="66">66</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::CONTIGUOUS' data-type='3' data-ref="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">CONTIGUOUS</dfn>      <i  data-doc="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">// NSA with all sequential address registers</i></td></tr>
<tr><th id="67">67</th><td>  } <dfn class="tu typedef" id="(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::ST" title='(anonymous namespace)::GCNNSAReassign::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::GCNNSAReassign::ST">ST</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::MRI" title='(anonymous namespace)::GCNNSAReassign::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::GCNNSAReassign::MRI">MRI</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::TRI" title='(anonymous namespace)::GCNNSAReassign::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::GCNNSAReassign::TRI">TRI</dfn>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-type='llvm::VirtRegMap *' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-type='llvm::LiveRegMatrix *' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::LIS" title='(anonymous namespace)::GCNNSAReassign::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::GCNNSAReassign::LIS">LIS</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNNSAReassign::MaxNumVGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs">MaxNumVGPRs</dfn>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNNSAReassign::CSRegs" title='(anonymous namespace)::GCNNSAReassign::CSRegs' data-type='const MCPhysReg *' data-ref="(anonymousnamespace)::GCNNSAReassign::CSRegs">CSRegs</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb" title='(anonymous namespace)::GCNNSAReassign::CheckNSA' data-type='NSA_Status (anonymous namespace)::GCNNSAReassign::CheckNSA(const llvm::MachineInstr &amp; MI, bool Fast = false) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb">CheckNSA</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4Fast" title='Fast' data-type='bool' data-ref="4Fast">Fast</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj" title='(anonymous namespace)::GCNNSAReassign::tryAssignRegisters' data-type='bool (anonymous namespace)::GCNNSAReassign::tryAssignRegisters(SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp; Intervals, unsigned int StartReg) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj">tryAssignRegisters</a>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *&gt; &amp;<dfn class="local col5 decl" id="5Intervals" title='Intervals' data-type='SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp;' data-ref="5Intervals">Intervals</dfn>,</td></tr>
<tr><th id="88">88</th><td>                          <em>unsigned</em> <dfn class="local col6 decl" id="6StartReg" title='StartReg' data-type='unsigned int' data-ref="6StartReg">StartReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign9canAssignEjj" title='(anonymous namespace)::GCNNSAReassign::canAssign' data-type='bool (anonymous namespace)::GCNNSAReassign::canAssign(unsigned int StartReg, unsigned int NumRegs) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign9canAssignEjj">canAssign</a>(<em>unsigned</em> <dfn class="local col7 decl" id="7StartReg" title='StartReg' data-type='unsigned int' data-ref="7StartReg">StartReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8NumRegs" title='NumRegs' data-type='unsigned int' data-ref="8NumRegs">NumRegs</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign12scavengeRegsERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEE" title='(anonymous namespace)::GCNNSAReassign::scavengeRegs' data-type='bool (anonymous namespace)::GCNNSAReassign::scavengeRegs(SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp; Intervals) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign12scavengeRegsERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEE">scavengeRegs</a>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *&gt; &amp;<dfn class="local col9 decl" id="9Intervals" title='Intervals' data-type='SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp;' data-ref="9Intervals">Intervals</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>};</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeGCNNSAReassignPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(GCNNSAReassign, DEBUG_TYPE, <q>"GCN NSA Reassign"</q>,</td></tr>
<tr><th id="98">98</th><td>                      <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="99">99</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="100">100</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="101">101</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveRegMatrixPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveRegMatrix)</td></tr>
<tr><th id="102">102</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;GCN NSA Reassign&quot;, &quot;amdgpu-nsa-reassign&quot;, &amp;GCNNSAReassign::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;GCNNSAReassign&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeGCNNSAReassignPassFlag; void llvm::initializeGCNNSAReassignPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeGCNNSAReassignPassFlag, initializeGCNNSAReassignPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>, <a class="macro" href="#31" title="&quot;amdgpu-nsa-reassign&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN NSA Reassign"</q>,</td></tr>
<tr><th id="103">103</th><td>                    <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<dfn class="tu decl def" id="(anonymousnamespace)::GCNNSAReassign::ID" title='(anonymous namespace)::GCNNSAReassign::ID' data-type='char' data-ref="(anonymousnamespace)::GCNNSAReassign::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::GCNNSAReassignID" title='llvm::GCNNSAReassignID' data-ref="llvm::GCNNSAReassignID">GCNNSAReassignID</dfn> = <a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<a class="tu ref" href="#(anonymousnamespace)::GCNNSAReassign::ID" title='(anonymous namespace)::GCNNSAReassign::ID' data-ref="(anonymousnamespace)::GCNNSAReassign::ID">ID</a>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>bool</em></td></tr>
<tr><th id="111">111</th><td><a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj" title='(anonymous namespace)::GCNNSAReassign::tryAssignRegisters' data-type='bool (anonymous namespace)::GCNNSAReassign::tryAssignRegisters(SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp; Intervals, unsigned int StartReg) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj">tryAssignRegisters</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *&gt; &amp;<dfn class="local col0 decl" id="10Intervals" title='Intervals' data-type='SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp;' data-ref="10Intervals">Intervals</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="11StartReg" title='StartReg' data-type='unsigned int' data-ref="11StartReg">StartReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12NumRegs" title='NumRegs' data-type='unsigned int' data-ref="12NumRegs">NumRegs</dfn> = <a class="local col0 ref" href="#10Intervals" title='Intervals' data-ref="10Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="13N" title='N' data-type='unsigned int' data-ref="13N">N</dfn> = <var>0</var>; <a class="local col3 ref" href="#13N" title='N' data-ref="13N">N</a> &lt; <a class="local col2 ref" href="#12NumRegs" title='NumRegs' data-ref="12NumRegs">NumRegs</a>; ++<a class="local col3 ref" href="#13N" title='N' data-ref="13N">N</a>)</td></tr>
<tr><th id="116">116</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col0 ref" href="#10Intervals" title='Intervals' data-ref="10Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#13N" title='N' data-ref="13N">N</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="117">117</th><td>      <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'>*<a class="local col0 ref" href="#10Intervals" title='Intervals' data-ref="10Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#13N" title='N' data-ref="13N">N</a>]</a></span>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14N" title='N' data-type='unsigned int' data-ref="14N">N</dfn> = <var>0</var>; <a class="local col4 ref" href="#14N" title='N' data-ref="14N">N</a> &lt; <a class="local col2 ref" href="#12NumRegs" title='NumRegs' data-ref="12NumRegs">NumRegs</a>; ++<a class="local col4 ref" href="#14N" title='N' data-ref="14N">N</a>)</td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'>*<a class="local col0 ref" href="#10Intervals" title='Intervals' data-ref="10Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#14N" title='N' data-ref="14N">N</a>]</a></span>, <a class="local col1 ref" href="#11StartReg" title='StartReg' data-ref="11StartReg">StartReg</a> + <a class="local col4 ref" href="#14N" title='N' data-ref="14N">N</a>))</td></tr>
<tr><th id="121">121</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="15N" title='N' data-type='unsigned int' data-ref="15N">N</dfn> = <var>0</var>; <a class="local col5 ref" href="#15N" title='N' data-ref="15N">N</a> &lt; <a class="local col2 ref" href="#12NumRegs" title='NumRegs' data-ref="12NumRegs">NumRegs</a>; ++<a class="local col5 ref" href="#15N" title='N' data-ref="15N">N</a>)</td></tr>
<tr><th id="124">124</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'>*<a class="local col0 ref" href="#10Intervals" title='Intervals' data-ref="10Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#15N" title='N' data-ref="15N">N</a>]</a></span>, <a class="local col1 ref" href="#11StartReg" title='StartReg' data-ref="11StartReg">StartReg</a> + <a class="local col5 ref" href="#15N" title='N' data-ref="15N">N</a>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114GCNNSAReassign9canAssignEjj" title='(anonymous namespace)::GCNNSAReassign::canAssign' data-type='bool (anonymous namespace)::GCNNSAReassign::canAssign(unsigned int StartReg, unsigned int NumRegs) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign9canAssignEjj">canAssign</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16StartReg" title='StartReg' data-type='unsigned int' data-ref="16StartReg">StartReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17NumRegs" title='NumRegs' data-type='unsigned int' data-ref="17NumRegs">NumRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="18N" title='N' data-type='unsigned int' data-ref="18N">N</dfn> = <var>0</var>; <a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a> &lt; <a class="local col7 ref" href="#17NumRegs" title='NumRegs' data-ref="17NumRegs">NumRegs</a>; ++<a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a>) {</td></tr>
<tr><th id="131">131</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned int' data-ref="19Reg">Reg</dfn> = <a class="local col6 ref" href="#16StartReg" title='StartReg' data-ref="16StartReg">StartReg</a> + <a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a>;</td></tr>
<tr><th id="132">132</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MRI" title='(anonymous namespace)::GCNNSAReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>))</td></tr>
<tr><th id="133">133</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="20I" title='I' data-type='unsigned int' data-ref="20I">I</dfn> = <var>0</var>; <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::CSRegs" title='(anonymous namespace)::GCNNSAReassign::CSRegs' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::CSRegs">CSRegs</a>[<a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a>]; ++<a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a>)</td></tr>
<tr><th id="136">136</th><td>      <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isSubRegisterEq&apos; in &apos;llvm::SIRegisterInfo&apos;">isSubRegisterEq</span>(Reg, CSRegs[I]) &amp;&amp;</td></tr>
<tr><th id="137">137</th><td>          !LRM-&gt;isPhysRegUsed(CSRegs[I]))</td></tr>
<tr><th id="138">138</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>bool</em></td></tr>
<tr><th id="145">145</th><td><a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114GCNNSAReassign12scavengeRegsERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEE" title='(anonymous namespace)::GCNNSAReassign::scavengeRegs' data-type='bool (anonymous namespace)::GCNNSAReassign::scavengeRegs(SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp; Intervals) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign12scavengeRegsERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEE">scavengeRegs</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *&gt; &amp;<dfn class="local col1 decl" id="21Intervals" title='Intervals' data-type='SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp;' data-ref="21Intervals">Intervals</dfn>) <em>const</em> {</td></tr>
<tr><th id="146">146</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22NumRegs" title='NumRegs' data-type='unsigned int' data-ref="22NumRegs">NumRegs</dfn> = <a class="local col1 ref" href="#21Intervals" title='Intervals' data-ref="21Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="local col2 ref" href="#22NumRegs" title='NumRegs' data-ref="22NumRegs">NumRegs</a> &gt; <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNNSAReassign::MaxNumVGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs">MaxNumVGPRs</a>)</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23MaxReg" title='MaxReg' data-type='unsigned int' data-ref="23MaxReg">MaxReg</dfn> = MaxNumVGPRs - NumRegs + AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>; Reg &lt;= MaxReg; ++Reg) {</td></tr>
<tr><th id="153">153</th><td>    <b>if</b> (!canAssign(Reg, NumRegs))</td></tr>
<tr><th id="154">154</th><td>      <b>continue</b>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (tryAssignRegisters(Intervals, Reg))</td></tr>
<tr><th id="157">157</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a></td></tr>
<tr><th id="164">164</th><td><a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb" title='(anonymous namespace)::GCNNSAReassign::CheckNSA' data-type='GCNNSAReassign::NSA_Status (anonymous namespace)::GCNNSAReassign::CheckNSA(const llvm::MachineInstr &amp; MI, bool Fast = false) const' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb">CheckNSA</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn>, <em>bool</em> <dfn class="local col6 decl" id="26Fast" title='Fast' data-type='bool' data-ref="26Fast">Fast</dfn>) <em>const</em> {</td></tr>
<tr><th id="165">165</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col7 decl" id="27Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="27Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="166">166</th><td>  <b>if</b> (!Info || Info-&gt;MIMGEncoding != AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10NSA&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10NSA</span>)</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::NOT_NSA" title='(anonymous namespace)::GCNNSAReassign::NOT_NSA' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::NOT_NSA">NOT_NSA</a>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <em>int</em> <dfn class="local col8 decl" id="28VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="28VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="170">170</th><td>    AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29VgprBase" title='VgprBase' data-type='unsigned int' data-ref="29VgprBase">VgprBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="local col0 decl" id="30NSA" title='NSA' data-type='bool' data-ref="30NSA">NSA</dfn> = <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="31I" title='I' data-type='unsigned int' data-ref="31I">I</dfn> = <var>0</var>; <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a> &lt; <a class="local col7 ref" href="#27Info" title='Info' data-ref="27Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>; ++<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>) {</td></tr>
<tr><th id="175">175</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="32Op">Op</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#28VAddr0Idx" title='VAddr0Idx' data-ref="28VAddr0Idx">VAddr0Idx</a> + <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>);</td></tr>
<tr><th id="176">176</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33Reg" title='Reg' data-type='unsigned int' data-ref="33Reg">Reg</dfn> = <a class="local col2 ref" href="#32Op" title='Op' data-ref="32Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="177">177</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>) || !<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap13isAssignedRegEj" title='llvm::VirtRegMap::isAssignedReg' data-ref="_ZNK4llvm10VirtRegMap13isAssignedRegEj">isAssignedReg</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>))</td></tr>
<tr><th id="178">178</th><td>      <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="34PhysReg" title='PhysReg' data-type='unsigned int' data-ref="34PhysReg">PhysReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>    <b>if</b> (!<a class="local col6 ref" href="#26Fast" title='Fast' data-ref="26Fast">Fast</a>) {</td></tr>
<tr><th id="183">183</th><td>      <b>if</b> (!<a class="local col4 ref" href="#34PhysReg" title='PhysReg' data-ref="34PhysReg">PhysReg</a>)</td></tr>
<tr><th id="184">184</th><td>        <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>      <i>// Bail if address is not a VGPR32. That should be possible to extend the</i></td></tr>
<tr><th id="187">187</th><td><i>      // optimization to work with subregs of a wider register tuples, but the</i></td></tr>
<tr><th id="188">188</th><td><i>      // logic to find free registers will be much more complicated with much</i></td></tr>
<tr><th id="189">189</th><td><i>      // less chances for success. That seems reasonable to assume that in most</i></td></tr>
<tr><th id="190">190</th><td><i>      // cases a tuple is used because a vector variable contains different</i></td></tr>
<tr><th id="191">191</th><td><i>      // parts of an address and it is either already consequitive or cannot</i></td></tr>
<tr><th id="192">192</th><td><i>      // be reassigned if not. If needed it is better to rely on register</i></td></tr>
<tr><th id="193">193</th><td><i>      // coalescer to process such address tuples.</i></td></tr>
<tr><th id="194">194</th><td>      <b>if</b> (MRI-&gt;getRegClass(Reg) != &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span> || Op.getSubReg())</td></tr>
<tr><th id="195">195</th><td>        <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="35Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MRI" title='(anonymous namespace)::GCNNSAReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>      <b>if</b> (<a class="local col5 ref" href="#35Def" title='Def' data-ref="35Def">Def</a> &amp;&amp; <a class="local col5 ref" href="#35Def" title='Def' data-ref="35Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col5 ref" href="#35Def" title='Def' data-ref="35Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#34PhysReg" title='PhysReg' data-ref="34PhysReg">PhysReg</a>)</td></tr>
<tr><th id="200">200</th><td>        <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="36U" title='U' data-type='llvm::MachineOperand' data-ref="36U">U</dfn> : <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MRI" title='(anonymous namespace)::GCNNSAReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>)) {</td></tr>
<tr><th id="203">203</th><td>        <b>if</b> (<a class="local col6 ref" href="#36U" title='U' data-ref="36U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="204">204</th><td>          <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="205">205</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37UseInst" title='UseInst' data-type='const llvm::MachineInstr *' data-ref="37UseInst">UseInst</dfn> = <a class="local col6 ref" href="#36U" title='U' data-ref="36U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="206">206</th><td>        <b>if</b> (<a class="local col7 ref" href="#37UseInst" title='UseInst' data-ref="37UseInst">UseInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col7 ref" href="#37UseInst" title='UseInst' data-ref="37UseInst">UseInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#34PhysReg" title='PhysReg' data-ref="34PhysReg">PhysReg</a>)</td></tr>
<tr><th id="207">207</th><td>          <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="208">208</th><td>      }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LIS" title='(anonymous namespace)::GCNNSAReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>))</td></tr>
<tr><th id="211">211</th><td>        <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::FIXED" title='(anonymous namespace)::GCNNSAReassign::FIXED' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::FIXED">FIXED</a>;</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <b>if</b> (<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a> == <var>0</var>)</td></tr>
<tr><th id="215">215</th><td>      <a class="local col9 ref" href="#29VgprBase" title='VgprBase' data-ref="29VgprBase">VgprBase</a> = <a class="local col4 ref" href="#34PhysReg" title='PhysReg' data-ref="34PhysReg">PhysReg</a>;</td></tr>
<tr><th id="216">216</th><td>    <b>else</b> <b>if</b> (<a class="local col9 ref" href="#29VgprBase" title='VgprBase' data-ref="29VgprBase">VgprBase</a> + <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a> != <a class="local col4 ref" href="#34PhysReg" title='PhysReg' data-ref="34PhysReg">PhysReg</a>)</td></tr>
<tr><th id="217">217</th><td>      <a class="local col0 ref" href="#30NSA" title='NSA' data-ref="30NSA">NSA</a> = <b>true</b>;</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <b>return</b> <a class="local col0 ref" href="#30NSA" title='NSA' data-ref="30NSA">NSA</a> ? <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::NON_CONTIGUOUS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS">NON_CONTIGUOUS</a> : <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::CONTIGUOUS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">CONTIGUOUS</a>;</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNNSAReassign" title='(anonymous namespace)::GCNNSAReassign' data-ref="(anonymousnamespace)::GCNNSAReassign">GCNNSAReassign</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNNSAReassign::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNNSAReassign::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="38MF">MF</dfn>) {</td></tr>
<tr><th id="224">224</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::ST" title='(anonymous namespace)::GCNNSAReassign::ST' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::ST">ST</a> = &amp;<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::ST" title='(anonymous namespace)::GCNNSAReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>)</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MRI" title='(anonymous namespace)::GCNNSAReassign::MRI' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="229">229</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::TRI" title='(anonymous namespace)::GCNNSAReassign::TRI' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::ST" title='(anonymous namespace)::GCNNSAReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="230">230</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="231">231</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="232">232</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LIS" title='(anonymous namespace)::GCNNSAReassign::LIS' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::LIS">LIS</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="39MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="39MFI">MFI</dfn> = <a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="235">235</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNNSAReassign::MaxNumVGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs">MaxNumVGPRs</a> = <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::ST" title='(anonymous namespace)::GCNNSAReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>);</td></tr>
<tr><th id="236">236</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNNSAReassign::MaxNumVGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs">MaxNumVGPRs</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::ST" title='(anonymous namespace)::GCNNSAReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="local col9 ref" href="#39MFI" title='MFI' data-ref="39MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>()), <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNNSAReassign::MaxNumVGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::MaxNumVGPRs">MaxNumVGPRs</a>);</td></tr>
<tr><th id="237">237</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::CSRegs" title='(anonymous namespace)::GCNNSAReassign::CSRegs' data-use='w' data-ref="(anonymousnamespace)::GCNNSAReassign::CSRegs">CSRegs</a> = <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::TRI" title='(anonymous namespace)::GCNNSAReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <b>using</b> <dfn class="local col0 typedef" id="40Candidate" title='Candidate' data-type='std::pair&lt;const MachineInstr *, bool&gt;' data-ref="40Candidate">Candidate</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>bool</em>&gt;;</td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col0 typedef" href="#40Candidate" title='Candidate' data-type='std::pair&lt;const MachineInstr *, bool&gt;' data-ref="40Candidate">Candidate</a>, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="41Candidates" title='Candidates' data-type='SmallVector&lt;Candidate, 32&gt;' data-ref="41Candidates">Candidates</dfn>;</td></tr>
<tr><th id="241">241</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="42MBB">MBB</dfn> : <a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>) {</td></tr>
<tr><th id="242">242</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn> : <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>) {</td></tr>
<tr><th id="243">243</th><td>      <b>switch</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb" title='(anonymous namespace)::GCNNSAReassign::CheckNSA' data-use='c' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb">CheckNSA</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>)) {</td></tr>
<tr><th id="244">244</th><td>      <b>default</b>:</td></tr>
<tr><th id="245">245</th><td>        <b>continue</b>;</td></tr>
<tr><th id="246">246</th><td>      <b>case</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::CONTIGUOUS' data-ref="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">CONTIGUOUS</a>:</td></tr>
<tr><th id="247">247</th><td>        <a class="local col1 ref" href="#41Candidates" title='Candidates' data-ref="41Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>, <b>true</b>));</td></tr>
<tr><th id="248">248</th><td>        <b>break</b>;</td></tr>
<tr><th id="249">249</th><td>      <b>case</b> <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::NON_CONTIGUOUS' data-ref="(anonymousnamespace)::GCNNSAReassign::NON_CONTIGUOUS">NON_CONTIGUOUS</a>:</td></tr>
<tr><th id="250">250</th><td>        <a class="local col1 ref" href="#41Candidates" title='Candidates' data-ref="41Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>, <b>false</b>));</td></tr>
<tr><th id="251">251</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#33" title='NumNSAInstructions' data-ref="NumNSAInstructions">NumNSAInstructions</a>;</td></tr>
<tr><th id="252">252</th><td>        <b>break</b>;</td></tr>
<tr><th id="253">253</th><td>      }</td></tr>
<tr><th id="254">254</th><td>    }</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44Changed" title='Changed' data-type='bool' data-ref="44Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="258">258</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="45C" title='C' data-type='std::pair&lt;const llvm::MachineInstr *, bool&gt; &amp;' data-ref="45C">C</dfn> : <a class="local col1 ref" href="#41Candidates" title='Candidates' data-ref="41Candidates">Candidates</a>) {</td></tr>
<tr><th id="259">259</th><td>    <b>if</b> (<a class="local col5 ref" href="#45C" title='C' data-ref="45C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="260">260</th><td>      <b>continue</b>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="46MI">MI</dfn> = <a class="local col5 ref" href="#45C" title='C' data-ref="45C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb" title='(anonymous namespace)::GCNNSAReassign::CheckNSA' data-use='c' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb">CheckNSA</a>(*<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>, <b>true</b>) == <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::CONTIGUOUS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">CONTIGUOUS</a>) {</td></tr>
<tr><th id="264">264</th><td>      <i>// Already happen to be fixed.</i></td></tr>
<tr><th id="265">265</th><td>      <a class="local col5 ref" href="#45C" title='C' data-ref="45C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::second' data-ref="std::pair::second">second</a> = <b>true</b>;</td></tr>
<tr><th id="266">266</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumNSAConverted' data-ref="NumNSAConverted">NumNSAConverted</a>;</td></tr>
<tr><th id="267">267</th><td>      <b>continue</b>;</td></tr>
<tr><th id="268">268</th><td>    }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col7 decl" id="47Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="47Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="271">271</th><td>    <em>int</em> <dfn class="local col8 decl" id="48VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="48VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="272">272</th><td>      AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="49Intervals" title='Intervals' data-type='SmallVector&lt;llvm::LiveInterval *, 16&gt;' data-ref="49Intervals">Intervals</dfn>;</td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="50OrigRegs" title='OrigRegs' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="50OrigRegs">OrigRegs</dfn>;</td></tr>
<tr><th id="276">276</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col1 decl" id="51MinInd" title='MinInd' data-type='llvm::SlotIndex' data-ref="51MinInd">MinInd</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col2 decl" id="52MaxInd" title='MaxInd' data-type='llvm::SlotIndex' data-ref="52MaxInd">MaxInd</dfn>;</td></tr>
<tr><th id="277">277</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="53I" title='I' data-type='unsigned int' data-ref="53I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> &lt; <a class="local col7 ref" href="#47Info" title='Info' data-ref="47Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>; ++<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>) {</td></tr>
<tr><th id="278">278</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="54Op">Op</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#48VAddr0Idx" title='VAddr0Idx' data-ref="48VAddr0Idx">VAddr0Idx</a> + <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>);</td></tr>
<tr><th id="279">279</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="55Reg" title='Reg' data-type='unsigned int' data-ref="55Reg">Reg</dfn> = <a class="local col4 ref" href="#54Op" title='Op' data-ref="54Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="280">280</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col6 decl" id="56LI" title='LI' data-type='llvm::LiveInterval *' data-ref="56LI">LI</dfn> = &amp;<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LIS" title='(anonymous namespace)::GCNNSAReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>);</td></tr>
<tr><th id="281">281</th><td>      <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a></span>, <a class="local col6 ref" href="#56LI" title='LI' data-ref="56LI">LI</a>) != <a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="282">282</th><td>        <i>// Same register used, unable to make sequential</i></td></tr>
<tr><th id="283">283</th><td>        <a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="284">284</th><td>        <b>break</b>;</td></tr>
<tr><th id="285">285</th><td>      }</td></tr>
<tr><th id="286">286</th><td>      <a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#56LI" title='LI' data-ref="56LI">LI</a>);</td></tr>
<tr><th id="287">287</th><td>      <a class="local col0 ref" href="#50OrigRegs" title='OrigRegs' data-ref="50OrigRegs">OrigRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>));</td></tr>
<tr><th id="288">288</th><td>      <a class="local col1 ref" href="#51MinInd" title='MinInd' data-ref="51MinInd">MinInd</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> ? <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#51MinInd" title='MinInd' data-ref="51MinInd">MinInd</a>, <a class="local col6 ref" href="#56LI" title='LI' data-ref="56LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>()) : <a class="local col6 ref" href="#56LI" title='LI' data-ref="56LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>();</td></tr>
<tr><th id="289">289</th><td>      <a class="local col2 ref" href="#52MaxInd" title='MaxInd' data-ref="52MaxInd">MaxInd</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> ? <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#52MaxInd" title='MaxInd' data-ref="52MaxInd">MaxInd</a>, <a class="local col6 ref" href="#56LI" title='LI' data-ref="56LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8endIndexEv" title='llvm::LiveRange::endIndex' data-ref="_ZNK4llvm9LiveRange8endIndexEv">endIndex</a>()) : <a class="local col6 ref" href="#56LI" title='LI' data-ref="56LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8endIndexEv" title='llvm::LiveRange::endIndex' data-ref="_ZNK4llvm9LiveRange8endIndexEv">endIndex</a>();</td></tr>
<tr><th id="290">290</th><td>    }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (<a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="293">293</th><td>      <b>continue</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-nsa-reassign&quot;)) { dbgs() &lt;&lt; &quot;Attempting to reassign NSA: &quot; &lt;&lt; *MI &lt;&lt; &quot;\tOriginal allocation:\t&quot;; for(auto *LI : Intervals) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; llvm::printReg((VRM-&gt;getPhys(LI-&gt;reg)), TRI); dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Attempting to reassign NSA: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a></td></tr>
<tr><th id="296">296</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tOriginal allocation:\t"</q>;</td></tr>
<tr><th id="297">297</th><td>               <b>for</b>(<em>auto</em> *LI : Intervals)</td></tr>
<tr><th id="298">298</th><td>                 dbgs() &lt;&lt; <q>" "</q> &lt;&lt; llvm::printReg((VRM-&gt;getPhys(LI-&gt;reg)), <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *&apos;">TRI</span>);</td></tr>
<tr><th id="299">299</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>    <em>bool</em> <dfn class="local col7 decl" id="57Success" title='Success' data-type='bool' data-ref="57Success">Success</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign12scavengeRegsERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEE" title='(anonymous namespace)::GCNNSAReassign::scavengeRegs' data-use='c' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign12scavengeRegsERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEE">scavengeRegs</a>(<span class='refarg'><a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a></span>);</td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (!<a class="local col7 ref" href="#57Success" title='Success' data-ref="57Success">Success</a>) {</td></tr>
<tr><th id="303">303</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-nsa-reassign&quot;)) { dbgs() &lt;&lt; &quot;\tCannot reallocate.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCannot reallocate.\n"</q>);</td></tr>
<tr><th id="304">304</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)) <i>// Did not change allocation.</i></td></tr>
<tr><th id="305">305</th><td>        <b>continue</b>;</td></tr>
<tr><th id="306">306</th><td>    } <b>else</b> {</td></tr>
<tr><th id="307">307</th><td>      <i>// Check we did not make it worse for other instructions.</i></td></tr>
<tr><th id="308">308</th><td>      <em>auto</em> <dfn class="local col8 decl" id="58I" title='I' data-type='std::pair&lt;const llvm::MachineInstr *, bool&gt; *' data-ref="58I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="local col1 ref" href="#41Candidates" title='Candidates' data-ref="41Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), &amp;<a class="local col5 ref" href="#45C" title='C' data-ref="45C">C</a>, <a class="local col1 ref" href="#51MinInd" title='MinInd' data-ref="51MinInd">MinInd</a>,</td></tr>
<tr><th id="309">309</th><td>                                [<b>this</b>](<em>const</em> <a class="local col0 typedef" href="#40Candidate" title='Candidate' data-type='std::pair&lt;const MachineInstr *, bool&gt;' data-ref="40Candidate">Candidate</a> &amp;<dfn class="local col9 decl" id="59C" title='C' data-type='const Candidate &amp;' data-ref="59C">C</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="60I" title='I' data-type='llvm::SlotIndex' data-ref="60I">I</dfn>) {</td></tr>
<tr><th id="310">310</th><td>                                  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LIS" title='(anonymous namespace)::GCNNSAReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col9 ref" href="#59C" title='C' data-ref="59C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>;</td></tr>
<tr><th id="311">311</th><td>                                });</td></tr>
<tr><th id="312">312</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="61E" title='E' data-type='std::pair&lt;const llvm::MachineInstr *, bool&gt; *' data-ref="61E">E</dfn> = <a class="local col1 ref" href="#41Candidates" title='Candidates' data-ref="41Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col7 ref" href="#57Success" title='Success' data-ref="57Success">Success</a> &amp;&amp; <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> != <a class="local col1 ref" href="#61E" title='E' data-ref="61E">E</a> &amp;&amp;</td></tr>
<tr><th id="313">313</th><td>              <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LIS" title='(anonymous namespace)::GCNNSAReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#52MaxInd" title='MaxInd' data-ref="52MaxInd">MaxInd</a>; ++<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>) {</td></tr>
<tr><th id="314">314</th><td>        <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb" title='(anonymous namespace)::GCNNSAReassign::CheckNSA' data-use='c' data-ref="_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb">CheckNSA</a>(*<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::first' data-ref="std::pair::first">first</a>, <b>true</b>) &lt; <a class="tu typedef" href="#(anonymousnamespace)::GCNNSAReassign::NSA_Status" title='(anonymous namespace)::GCNNSAReassign::NSA_Status' data-type='enum NSA_Status' data-ref="(anonymousnamespace)::GCNNSAReassign::NSA_Status">NSA_Status</a>::<a class="tu enum" href="#(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS" title='(anonymous namespace)::GCNNSAReassign::CONTIGUOUS' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::CONTIGUOUS">CONTIGUOUS</a>) {</td></tr>
<tr><th id="315">315</th><td>          <a class="local col7 ref" href="#57Success" title='Success' data-ref="57Success">Success</a> = <b>false</b>;</td></tr>
<tr><th id="316">316</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-nsa-reassign&quot;)) { dbgs() &lt;&lt; &quot;\tNSA conversion conflict with &quot; &lt;&lt; *I-&gt;first; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tNSA conversion conflict with "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="317">317</th><td>        }</td></tr>
<tr><th id="318">318</th><td>      }</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (!<a class="local col7 ref" href="#57Success" title='Success' data-ref="57Success">Success</a>) {</td></tr>
<tr><th id="322">322</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="62I" title='I' data-type='unsigned int' data-ref="62I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> &lt; <a class="local col7 ref" href="#47Info" title='Info' data-ref="47Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>; ++<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>)</td></tr>
<tr><th id="323">323</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::VRM" title='(anonymous namespace)::GCNNSAReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="324">324</th><td>          <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'>*<a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>]</a></span>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="63I" title='I' data-type='unsigned int' data-ref="63I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a> &lt; <a class="local col7 ref" href="#47Info" title='Info' data-ref="47Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>; ++<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>)</td></tr>
<tr><th id="327">327</th><td>        <a class="tu member" href="#(anonymousnamespace)::GCNNSAReassign::LRM" title='(anonymous namespace)::GCNNSAReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNNSAReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'>*<a class="local col9 ref" href="#49Intervals" title='Intervals' data-ref="49Intervals">Intervals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>]</a></span>, <a class="local col0 ref" href="#50OrigRegs" title='OrigRegs' data-ref="50OrigRegs">OrigRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>]</a>);</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>      <b>continue</b>;</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <a class="local col5 ref" href="#45C" title='C' data-ref="45C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, bool&gt;::second' data-ref="std::pair::second">second</a> = <b>true</b>;</td></tr>
<tr><th id="333">333</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumNSAConverted' data-ref="NumNSAConverted">NumNSAConverted</a>;</td></tr>
<tr><th id="334">334</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-nsa-reassign&quot;)) { dbgs() &lt;&lt; &quot;\tNew allocation:\t\t [&quot; &lt;&lt; llvm::printReg((VRM-&gt;getPhys(Intervals.front()-&gt;reg)), TRI) &lt;&lt; &quot; : &quot; &lt;&lt; llvm::printReg((VRM-&gt;getPhys(Intervals.back()-&gt;reg)), TRI) &lt;&lt; &quot;]\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\tNew allocation:\t\t ["</q></td></tr>
<tr><th id="335">335</th><td>                 &lt;&lt; llvm::printReg((VRM-&gt;getPhys(Intervals.front()-&gt;reg)), <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *&apos;">TRI</span>)</td></tr>
<tr><th id="336">336</th><td>                 &lt;&lt; <q>" : "</q></td></tr>
<tr><th id="337">337</th><td>                 &lt;&lt; llvm::printReg((VRM-&gt;getPhys(Intervals.back()-&gt;reg)), <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *&apos;">TRI</span>)</td></tr>
<tr><th id="338">338</th><td>                 &lt;&lt; <q>"]\n"</q>);</td></tr>
<tr><th id="339">339</th><td>    <a class="local col4 ref" href="#44Changed" title='Changed' data-ref="44Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <b>return</b> <a class="local col4 ref" href="#44Changed" title='Changed' data-ref="44Changed">Changed</a>;</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
