set_max_delay 4.0 -rise_from clk* -through adder1 -to * -rise_to port2 -ignore_clock_latency -reset_path
