
C21_USB_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008858  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08008968  08008968  00018968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089d4  080089d4  00020164  2**0
                  CONTENTS
  4 .ARM          00000000  080089d4  080089d4  00020164  2**0
                  CONTENTS
  5 .preinit_array 00000000  080089d4  080089d4  00020164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089d4  080089d4  000189d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089d8  080089d8  000189d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000164  20000000  080089dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000089c  20000164  08008b40  00020164  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a00  08008b40  00020a00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001214d  00000000  00000000  0002018d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d51  00000000  00000000  000322da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c10  00000000  00000000  00035030  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000aa8  00000000  00000000  00035c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001694e  00000000  00000000  000366e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d2f2  00000000  00000000  0004d036  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072126  00000000  00000000  0005a328  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc44e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003194  00000000  00000000  000cc4cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000164 	.word	0x20000164
 800012c:	00000000 	.word	0x00000000
 8000130:	08008950 	.word	0x08008950

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000168 	.word	0x20000168
 800014c:	08008950 	.word	0x08008950

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2uiz>:
 80009fc:	004a      	lsls	r2, r1, #1
 80009fe:	d211      	bcs.n	8000a24 <__aeabi_d2uiz+0x28>
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d211      	bcs.n	8000a2a <__aeabi_d2uiz+0x2e>
 8000a06:	d50d      	bpl.n	8000a24 <__aeabi_d2uiz+0x28>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d40e      	bmi.n	8000a30 <__aeabi_d2uiz+0x34>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a22:	4770      	bx	lr
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a2e:	d102      	bne.n	8000a36 <__aeabi_d2uiz+0x3a>
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	4770      	bx	lr
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	4770      	bx	lr

08000a3c <__aeabi_d2f>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a44:	bf24      	itt	cs
 8000a46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a4e:	d90d      	bls.n	8000a6c <__aeabi_d2f+0x30>
 8000a50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a64:	bf08      	it	eq
 8000a66:	f020 0001 	biceq.w	r0, r0, #1
 8000a6a:	4770      	bx	lr
 8000a6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a70:	d121      	bne.n	8000ab6 <__aeabi_d2f+0x7a>
 8000a72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a76:	bfbc      	itt	lt
 8000a78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a7c:	4770      	bxlt	lr
 8000a7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a86:	f1c2 0218 	rsb	r2, r2, #24
 8000a8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a92:	fa20 f002 	lsr.w	r0, r0, r2
 8000a96:	bf18      	it	ne
 8000a98:	f040 0001 	orrne.w	r0, r0, #1
 8000a9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa8:	ea40 000c 	orr.w	r0, r0, ip
 8000aac:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab4:	e7cc      	b.n	8000a50 <__aeabi_d2f+0x14>
 8000ab6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aba:	d107      	bne.n	8000acc <__aeabi_d2f+0x90>
 8000abc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac0:	bf1e      	ittt	ne
 8000ac2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ac6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aca:	4770      	bxne	lr
 8000acc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ad4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_fmul>:
 8000adc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ae0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ae4:	bf1e      	ittt	ne
 8000ae6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000aea:	ea92 0f0c 	teqne	r2, ip
 8000aee:	ea93 0f0c 	teqne	r3, ip
 8000af2:	d06f      	beq.n	8000bd4 <__aeabi_fmul+0xf8>
 8000af4:	441a      	add	r2, r3
 8000af6:	ea80 0c01 	eor.w	ip, r0, r1
 8000afa:	0240      	lsls	r0, r0, #9
 8000afc:	bf18      	it	ne
 8000afe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b02:	d01e      	beq.n	8000b42 <__aeabi_fmul+0x66>
 8000b04:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b08:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b0c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b10:	fba0 3101 	umull	r3, r1, r0, r1
 8000b14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b18:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b1c:	bf3e      	ittt	cc
 8000b1e:	0049      	lslcc	r1, r1, #1
 8000b20:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b24:	005b      	lslcc	r3, r3, #1
 8000b26:	ea40 0001 	orr.w	r0, r0, r1
 8000b2a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b2e:	2afd      	cmp	r2, #253	; 0xfd
 8000b30:	d81d      	bhi.n	8000b6e <__aeabi_fmul+0x92>
 8000b32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b3a:	bf08      	it	eq
 8000b3c:	f020 0001 	biceq.w	r0, r0, #1
 8000b40:	4770      	bx	lr
 8000b42:	f090 0f00 	teq	r0, #0
 8000b46:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b4a:	bf08      	it	eq
 8000b4c:	0249      	lsleq	r1, r1, #9
 8000b4e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b52:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000b56:	3a7f      	subs	r2, #127	; 0x7f
 8000b58:	bfc2      	ittt	gt
 8000b5a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b5e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b62:	4770      	bxgt	lr
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	f04f 0300 	mov.w	r3, #0
 8000b6c:	3a01      	subs	r2, #1
 8000b6e:	dc5d      	bgt.n	8000c2c <__aeabi_fmul+0x150>
 8000b70:	f112 0f19 	cmn.w	r2, #25
 8000b74:	bfdc      	itt	le
 8000b76:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000b7a:	4770      	bxle	lr
 8000b7c:	f1c2 0200 	rsb	r2, r2, #0
 8000b80:	0041      	lsls	r1, r0, #1
 8000b82:	fa21 f102 	lsr.w	r1, r1, r2
 8000b86:	f1c2 0220 	rsb	r2, r2, #32
 8000b8a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b8e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000b92:	f140 0000 	adc.w	r0, r0, #0
 8000b96:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000b9a:	bf08      	it	eq
 8000b9c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba0:	4770      	bx	lr
 8000ba2:	f092 0f00 	teq	r2, #0
 8000ba6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000baa:	bf02      	ittt	eq
 8000bac:	0040      	lsleq	r0, r0, #1
 8000bae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bb2:	3a01      	subeq	r2, #1
 8000bb4:	d0f9      	beq.n	8000baa <__aeabi_fmul+0xce>
 8000bb6:	ea40 000c 	orr.w	r0, r0, ip
 8000bba:	f093 0f00 	teq	r3, #0
 8000bbe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc2:	bf02      	ittt	eq
 8000bc4:	0049      	lsleq	r1, r1, #1
 8000bc6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000bca:	3b01      	subeq	r3, #1
 8000bcc:	d0f9      	beq.n	8000bc2 <__aeabi_fmul+0xe6>
 8000bce:	ea41 010c 	orr.w	r1, r1, ip
 8000bd2:	e78f      	b.n	8000af4 <__aeabi_fmul+0x18>
 8000bd4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000bd8:	ea92 0f0c 	teq	r2, ip
 8000bdc:	bf18      	it	ne
 8000bde:	ea93 0f0c 	teqne	r3, ip
 8000be2:	d00a      	beq.n	8000bfa <__aeabi_fmul+0x11e>
 8000be4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000be8:	bf18      	it	ne
 8000bea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bee:	d1d8      	bne.n	8000ba2 <__aeabi_fmul+0xc6>
 8000bf0:	ea80 0001 	eor.w	r0, r0, r1
 8000bf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f090 0f00 	teq	r0, #0
 8000bfe:	bf17      	itett	ne
 8000c00:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c04:	4608      	moveq	r0, r1
 8000c06:	f091 0f00 	teqne	r1, #0
 8000c0a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c0e:	d014      	beq.n	8000c3a <__aeabi_fmul+0x15e>
 8000c10:	ea92 0f0c 	teq	r2, ip
 8000c14:	d101      	bne.n	8000c1a <__aeabi_fmul+0x13e>
 8000c16:	0242      	lsls	r2, r0, #9
 8000c18:	d10f      	bne.n	8000c3a <__aeabi_fmul+0x15e>
 8000c1a:	ea93 0f0c 	teq	r3, ip
 8000c1e:	d103      	bne.n	8000c28 <__aeabi_fmul+0x14c>
 8000c20:	024b      	lsls	r3, r1, #9
 8000c22:	bf18      	it	ne
 8000c24:	4608      	movne	r0, r1
 8000c26:	d108      	bne.n	8000c3a <__aeabi_fmul+0x15e>
 8000c28:	ea80 0001 	eor.w	r0, r0, r1
 8000c2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c38:	4770      	bx	lr
 8000c3a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c3e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000c42:	4770      	bx	lr

08000c44 <__aeabi_fdiv>:
 8000c44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c52:	ea92 0f0c 	teqne	r2, ip
 8000c56:	ea93 0f0c 	teqne	r3, ip
 8000c5a:	d069      	beq.n	8000d30 <__aeabi_fdiv+0xec>
 8000c5c:	eba2 0203 	sub.w	r2, r2, r3
 8000c60:	ea80 0c01 	eor.w	ip, r0, r1
 8000c64:	0249      	lsls	r1, r1, #9
 8000c66:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000c6a:	d037      	beq.n	8000cdc <__aeabi_fdiv+0x98>
 8000c6c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c70:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000c74:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000c78:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	bf38      	it	cc
 8000c80:	005b      	lslcc	r3, r3, #1
 8000c82:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000c86:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	bf24      	itt	cs
 8000c8e:	1a5b      	subcs	r3, r3, r1
 8000c90:	ea40 000c 	orrcs.w	r0, r0, ip
 8000c94:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000c98:	bf24      	itt	cs
 8000c9a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000c9e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ca2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ca6:	bf24      	itt	cs
 8000ca8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cb0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000cb4:	bf24      	itt	cs
 8000cb6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000cba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000cbe:	011b      	lsls	r3, r3, #4
 8000cc0:	bf18      	it	ne
 8000cc2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000cc6:	d1e0      	bne.n	8000c8a <__aeabi_fdiv+0x46>
 8000cc8:	2afd      	cmp	r2, #253	; 0xfd
 8000cca:	f63f af50 	bhi.w	8000b6e <__aeabi_fmul+0x92>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cd4:	bf08      	it	eq
 8000cd6:	f020 0001 	biceq.w	r0, r0, #1
 8000cda:	4770      	bx	lr
 8000cdc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ce0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ce4:	327f      	adds	r2, #127	; 0x7f
 8000ce6:	bfc2      	ittt	gt
 8000ce8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cf0:	4770      	bxgt	lr
 8000cf2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf6:	f04f 0300 	mov.w	r3, #0
 8000cfa:	3a01      	subs	r2, #1
 8000cfc:	e737      	b.n	8000b6e <__aeabi_fmul+0x92>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d06:	bf02      	ittt	eq
 8000d08:	0040      	lsleq	r0, r0, #1
 8000d0a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d0e:	3a01      	subeq	r2, #1
 8000d10:	d0f9      	beq.n	8000d06 <__aeabi_fdiv+0xc2>
 8000d12:	ea40 000c 	orr.w	r0, r0, ip
 8000d16:	f093 0f00 	teq	r3, #0
 8000d1a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d1e:	bf02      	ittt	eq
 8000d20:	0049      	lsleq	r1, r1, #1
 8000d22:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d26:	3b01      	subeq	r3, #1
 8000d28:	d0f9      	beq.n	8000d1e <__aeabi_fdiv+0xda>
 8000d2a:	ea41 010c 	orr.w	r1, r1, ip
 8000d2e:	e795      	b.n	8000c5c <__aeabi_fdiv+0x18>
 8000d30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d34:	ea92 0f0c 	teq	r2, ip
 8000d38:	d108      	bne.n	8000d4c <__aeabi_fdiv+0x108>
 8000d3a:	0242      	lsls	r2, r0, #9
 8000d3c:	f47f af7d 	bne.w	8000c3a <__aeabi_fmul+0x15e>
 8000d40:	ea93 0f0c 	teq	r3, ip
 8000d44:	f47f af70 	bne.w	8000c28 <__aeabi_fmul+0x14c>
 8000d48:	4608      	mov	r0, r1
 8000d4a:	e776      	b.n	8000c3a <__aeabi_fmul+0x15e>
 8000d4c:	ea93 0f0c 	teq	r3, ip
 8000d50:	d104      	bne.n	8000d5c <__aeabi_fdiv+0x118>
 8000d52:	024b      	lsls	r3, r1, #9
 8000d54:	f43f af4c 	beq.w	8000bf0 <__aeabi_fmul+0x114>
 8000d58:	4608      	mov	r0, r1
 8000d5a:	e76e      	b.n	8000c3a <__aeabi_fmul+0x15e>
 8000d5c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d60:	bf18      	it	ne
 8000d62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d66:	d1ca      	bne.n	8000cfe <__aeabi_fdiv+0xba>
 8000d68:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000d6c:	f47f af5c 	bne.w	8000c28 <__aeabi_fmul+0x14c>
 8000d70:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000d74:	f47f af3c 	bne.w	8000bf0 <__aeabi_fmul+0x114>
 8000d78:	e75f      	b.n	8000c3a <__aeabi_fmul+0x15e>
 8000d7a:	bf00      	nop

08000d7c <__aeabi_f2uiz>:
 8000d7c:	0042      	lsls	r2, r0, #1
 8000d7e:	d20e      	bcs.n	8000d9e <__aeabi_f2uiz+0x22>
 8000d80:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000d84:	d30b      	bcc.n	8000d9e <__aeabi_f2uiz+0x22>
 8000d86:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000d8a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d8e:	d409      	bmi.n	8000da4 <__aeabi_f2uiz+0x28>
 8000d90:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d98:	fa23 f002 	lsr.w	r0, r3, r2
 8000d9c:	4770      	bx	lr
 8000d9e:	f04f 0000 	mov.w	r0, #0
 8000da2:	4770      	bx	lr
 8000da4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000da8:	d101      	bne.n	8000dae <__aeabi_f2uiz+0x32>
 8000daa:	0242      	lsls	r2, r0, #9
 8000dac:	d102      	bne.n	8000db4 <__aeabi_f2uiz+0x38>
 8000dae:	f04f 30ff 	mov.w	r0, #4294967295
 8000db2:	4770      	bx	lr
 8000db4:	f04f 0000 	mov.w	r0, #0
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	0000      	movs	r0, r0
	...

08000dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc0:	b5b0      	push	{r4, r5, r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc6:	f000 fd01 	bl	80017cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dca:	f000 fa93 	bl	80012f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dce:	f000 fb77 	bl	80014c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd2:	f000 fb57 	bl	8001484 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000dd6:	f007 f94f 	bl	8008078 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8000dda:	f000 fae9 	bl	80013b0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_ADC_Start_IT(&hadc1);


  HAL_ADC_Start_DMA(&hadc1,a,4);
 8000dde:	2204      	movs	r2, #4
 8000de0:	49b9      	ldr	r1, [pc, #740]	; (80010c8 <main+0x308>)
 8000de2:	48ba      	ldr	r0, [pc, #744]	; (80010cc <main+0x30c>)
 8000de4:	f000 fe4e 	bl	8001a84 <HAL_ADC_Start_DMA>
   float temp1,temp2;
   for(int i = 0 ; i < 100; i++){
 8000de8:	2300      	movs	r3, #0
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	e05d      	b.n	8000eaa <main+0xea>
       temp1 += floor(a[1]/4096.0*255);
 8000dee:	68f8      	ldr	r0, [r7, #12]
 8000df0:	f7ff fb12 	bl	8000418 <__aeabi_f2d>
 8000df4:	4604      	mov	r4, r0
 8000df6:	460d      	mov	r5, r1
 8000df8:	4bb3      	ldr	r3, [pc, #716]	; (80010c8 <main+0x308>)
 8000dfa:	885b      	ldrh	r3, [r3, #2]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff faf9 	bl	80003f4 <__aeabi_i2d>
 8000e02:	f04f 0200 	mov.w	r2, #0
 8000e06:	4bb2      	ldr	r3, [pc, #712]	; (80010d0 <main+0x310>)
 8000e08:	f7ff fc88 	bl	800071c <__aeabi_ddiv>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	460b      	mov	r3, r1
 8000e10:	4610      	mov	r0, r2
 8000e12:	4619      	mov	r1, r3
 8000e14:	a3aa      	add	r3, pc, #680	; (adr r3, 80010c0 <main+0x300>)
 8000e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e1a:	f7ff fb55 	bl	80004c8 <__aeabi_dmul>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	460b      	mov	r3, r1
 8000e22:	4610      	mov	r0, r2
 8000e24:	4619      	mov	r1, r3
 8000e26:	f007 fd0f 	bl	8008848 <floor>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	4620      	mov	r0, r4
 8000e30:	4629      	mov	r1, r5
 8000e32:	f7ff f993 	bl	800015c <__adddf3>
 8000e36:	4603      	mov	r3, r0
 8000e38:	460c      	mov	r4, r1
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	4621      	mov	r1, r4
 8000e3e:	f7ff fdfd 	bl	8000a3c <__aeabi_d2f>
 8000e42:	4603      	mov	r3, r0
 8000e44:	60fb      	str	r3, [r7, #12]
       temp2 += floor(a[2]/4096.0*255);
 8000e46:	68b8      	ldr	r0, [r7, #8]
 8000e48:	f7ff fae6 	bl	8000418 <__aeabi_f2d>
 8000e4c:	4604      	mov	r4, r0
 8000e4e:	460d      	mov	r5, r1
 8000e50:	4b9d      	ldr	r3, [pc, #628]	; (80010c8 <main+0x308>)
 8000e52:	889b      	ldrh	r3, [r3, #4]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff facd 	bl	80003f4 <__aeabi_i2d>
 8000e5a:	f04f 0200 	mov.w	r2, #0
 8000e5e:	4b9c      	ldr	r3, [pc, #624]	; (80010d0 <main+0x310>)
 8000e60:	f7ff fc5c 	bl	800071c <__aeabi_ddiv>
 8000e64:	4602      	mov	r2, r0
 8000e66:	460b      	mov	r3, r1
 8000e68:	4610      	mov	r0, r2
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	a394      	add	r3, pc, #592	; (adr r3, 80010c0 <main+0x300>)
 8000e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e72:	f7ff fb29 	bl	80004c8 <__aeabi_dmul>
 8000e76:	4602      	mov	r2, r0
 8000e78:	460b      	mov	r3, r1
 8000e7a:	4610      	mov	r0, r2
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f007 fce3 	bl	8008848 <floor>
 8000e82:	4602      	mov	r2, r0
 8000e84:	460b      	mov	r3, r1
 8000e86:	4620      	mov	r0, r4
 8000e88:	4629      	mov	r1, r5
 8000e8a:	f7ff f967 	bl	800015c <__adddf3>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	460c      	mov	r4, r1
 8000e92:	4618      	mov	r0, r3
 8000e94:	4621      	mov	r1, r4
 8000e96:	f7ff fdd1 	bl	8000a3c <__aeabi_d2f>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	60bb      	str	r3, [r7, #8]
       HAL_Delay(2);
 8000e9e:	2002      	movs	r0, #2
 8000ea0:	f000 fcf6 	bl	8001890 <HAL_Delay>
   for(int i = 0 ; i < 100; i++){
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	607b      	str	r3, [r7, #4]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2b63      	cmp	r3, #99	; 0x63
 8000eae:	dd9e      	ble.n	8000dee <main+0x2e>
   }
   temp1/=100;
 8000eb0:	4988      	ldr	r1, [pc, #544]	; (80010d4 <main+0x314>)
 8000eb2:	68f8      	ldr	r0, [r7, #12]
 8000eb4:	f7ff fec6 	bl	8000c44 <__aeabi_fdiv>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	60fb      	str	r3, [r7, #12]
   temp2/=100;
 8000ebc:	4985      	ldr	r1, [pc, #532]	; (80010d4 <main+0x314>)
 8000ebe:	68b8      	ldr	r0, [r7, #8]
 8000ec0:	f7ff fec0 	bl	8000c44 <__aeabi_fdiv>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	60bb      	str	r3, [r7, #8]

   calib1 = (uint8_t) temp1;
 8000ec8:	68f8      	ldr	r0, [r7, #12]
 8000eca:	f7ff ff57 	bl	8000d7c <__aeabi_f2uiz>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4b81      	ldr	r3, [pc, #516]	; (80010d8 <main+0x318>)
 8000ed4:	701a      	strb	r2, [r3, #0]
   calib2 = (uint8_t) temp2;
 8000ed6:	68b8      	ldr	r0, [r7, #8]
 8000ed8:	f7ff ff50 	bl	8000d7c <__aeabi_f2uiz>
 8000edc:	4603      	mov	r3, r0
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	4b7e      	ldr	r3, [pc, #504]	; (80010dc <main+0x31c>)
 8000ee2:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay (100); // 200ms delay
 8000ee4:	2064      	movs	r0, #100	; 0x64
 8000ee6:	f000 fcd3 	bl	8001890 <HAL_Delay>
		click_report[0] = 0; //click
 8000eea:	4b7d      	ldr	r3, [pc, #500]	; (80010e0 <main+0x320>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]


		if((floor(a[1]/4096.0*255) -  calib1) > 2){
 8000ef0:	4b75      	ldr	r3, [pc, #468]	; (80010c8 <main+0x308>)
 8000ef2:	885b      	ldrh	r3, [r3, #2]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fa7d 	bl	80003f4 <__aeabi_i2d>
 8000efa:	f04f 0200 	mov.w	r2, #0
 8000efe:	4b74      	ldr	r3, [pc, #464]	; (80010d0 <main+0x310>)
 8000f00:	f7ff fc0c 	bl	800071c <__aeabi_ddiv>
 8000f04:	4603      	mov	r3, r0
 8000f06:	460c      	mov	r4, r1
 8000f08:	4618      	mov	r0, r3
 8000f0a:	4621      	mov	r1, r4
 8000f0c:	a36c      	add	r3, pc, #432	; (adr r3, 80010c0 <main+0x300>)
 8000f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f12:	f7ff fad9 	bl	80004c8 <__aeabi_dmul>
 8000f16:	4603      	mov	r3, r0
 8000f18:	460c      	mov	r4, r1
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	4621      	mov	r1, r4
 8000f1e:	f007 fc93 	bl	8008848 <floor>
 8000f22:	4604      	mov	r4, r0
 8000f24:	460d      	mov	r5, r1
 8000f26:	4b6c      	ldr	r3, [pc, #432]	; (80010d8 <main+0x318>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fa62 	bl	80003f4 <__aeabi_i2d>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	4620      	mov	r0, r4
 8000f36:	4629      	mov	r1, r5
 8000f38:	f7ff f90e 	bl	8000158 <__aeabi_dsub>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	460c      	mov	r4, r1
 8000f40:	4618      	mov	r0, r3
 8000f42:	4621      	mov	r1, r4
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f4c:	f7ff fd4c 	bl	80009e8 <__aeabi_dcmpgt>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d03f      	beq.n	8000fd6 <main+0x216>
			 click_report[1] = (uint8_t)( 255 - ((a[1]/4096.0*255) - calib1)/2);
 8000f56:	4b5c      	ldr	r3, [pc, #368]	; (80010c8 <main+0x308>)
 8000f58:	885b      	ldrh	r3, [r3, #2]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fa4a 	bl	80003f4 <__aeabi_i2d>
 8000f60:	f04f 0200 	mov.w	r2, #0
 8000f64:	4b5a      	ldr	r3, [pc, #360]	; (80010d0 <main+0x310>)
 8000f66:	f7ff fbd9 	bl	800071c <__aeabi_ddiv>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	460c      	mov	r4, r1
 8000f6e:	4618      	mov	r0, r3
 8000f70:	4621      	mov	r1, r4
 8000f72:	a353      	add	r3, pc, #332	; (adr r3, 80010c0 <main+0x300>)
 8000f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f78:	f7ff faa6 	bl	80004c8 <__aeabi_dmul>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	460c      	mov	r4, r1
 8000f80:	4625      	mov	r5, r4
 8000f82:	461c      	mov	r4, r3
 8000f84:	4b54      	ldr	r3, [pc, #336]	; (80010d8 <main+0x318>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fa33 	bl	80003f4 <__aeabi_i2d>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	4620      	mov	r0, r4
 8000f94:	4629      	mov	r1, r5
 8000f96:	f7ff f8df 	bl	8000158 <__aeabi_dsub>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	460c      	mov	r4, r1
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	4621      	mov	r1, r4
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000faa:	f7ff fbb7 	bl	800071c <__aeabi_ddiv>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	460c      	mov	r4, r1
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4623      	mov	r3, r4
 8000fb6:	a142      	add	r1, pc, #264	; (adr r1, 80010c0 <main+0x300>)
 8000fb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000fbc:	f7ff f8cc 	bl	8000158 <__aeabi_dsub>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	460c      	mov	r4, r1
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	4621      	mov	r1, r4
 8000fc8:	f7ff fd18 	bl	80009fc <__aeabi_d2uiz>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b43      	ldr	r3, [pc, #268]	; (80010e0 <main+0x320>)
 8000fd2:	705a      	strb	r2, [r3, #1]
 8000fd4:	e089      	b.n	80010ea <main+0x32a>

		}
		else{
			if((floor(a[1]/4096.0*255) -  calib1) < -2){
 8000fd6:	4b3c      	ldr	r3, [pc, #240]	; (80010c8 <main+0x308>)
 8000fd8:	885b      	ldrh	r3, [r3, #2]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fa0a 	bl	80003f4 <__aeabi_i2d>
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	4b3a      	ldr	r3, [pc, #232]	; (80010d0 <main+0x310>)
 8000fe6:	f7ff fb99 	bl	800071c <__aeabi_ddiv>
 8000fea:	4603      	mov	r3, r0
 8000fec:	460c      	mov	r4, r1
 8000fee:	4618      	mov	r0, r3
 8000ff0:	4621      	mov	r1, r4
 8000ff2:	a333      	add	r3, pc, #204	; (adr r3, 80010c0 <main+0x300>)
 8000ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff8:	f7ff fa66 	bl	80004c8 <__aeabi_dmul>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	460c      	mov	r4, r1
 8001000:	4618      	mov	r0, r3
 8001002:	4621      	mov	r1, r4
 8001004:	f007 fc20 	bl	8008848 <floor>
 8001008:	4604      	mov	r4, r0
 800100a:	460d      	mov	r5, r1
 800100c:	4b32      	ldr	r3, [pc, #200]	; (80010d8 <main+0x318>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f9ef 	bl	80003f4 <__aeabi_i2d>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4620      	mov	r0, r4
 800101c:	4629      	mov	r1, r5
 800101e:	f7ff f89b 	bl	8000158 <__aeabi_dsub>
 8001022:	4603      	mov	r3, r0
 8001024:	460c      	mov	r4, r1
 8001026:	4618      	mov	r0, r3
 8001028:	4621      	mov	r1, r4
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001032:	f7ff fcbb 	bl	80009ac <__aeabi_dcmplt>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d053      	beq.n	80010e4 <main+0x324>
			      click_report[1] =(uint8_t)( 255 -  ((a[1]/4096.0*255) - calib1)/2);			//x
 800103c:	4b22      	ldr	r3, [pc, #136]	; (80010c8 <main+0x308>)
 800103e:	885b      	ldrh	r3, [r3, #2]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff f9d7 	bl	80003f4 <__aeabi_i2d>
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <main+0x310>)
 800104c:	f7ff fb66 	bl	800071c <__aeabi_ddiv>
 8001050:	4603      	mov	r3, r0
 8001052:	460c      	mov	r4, r1
 8001054:	4618      	mov	r0, r3
 8001056:	4621      	mov	r1, r4
 8001058:	a319      	add	r3, pc, #100	; (adr r3, 80010c0 <main+0x300>)
 800105a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105e:	f7ff fa33 	bl	80004c8 <__aeabi_dmul>
 8001062:	4603      	mov	r3, r0
 8001064:	460c      	mov	r4, r1
 8001066:	4625      	mov	r5, r4
 8001068:	461c      	mov	r4, r3
 800106a:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <main+0x318>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff f9c0 	bl	80003f4 <__aeabi_i2d>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4620      	mov	r0, r4
 800107a:	4629      	mov	r1, r5
 800107c:	f7ff f86c 	bl	8000158 <__aeabi_dsub>
 8001080:	4603      	mov	r3, r0
 8001082:	460c      	mov	r4, r1
 8001084:	4618      	mov	r0, r3
 8001086:	4621      	mov	r1, r4
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001090:	f7ff fb44 	bl	800071c <__aeabi_ddiv>
 8001094:	4603      	mov	r3, r0
 8001096:	460c      	mov	r4, r1
 8001098:	461a      	mov	r2, r3
 800109a:	4623      	mov	r3, r4
 800109c:	a108      	add	r1, pc, #32	; (adr r1, 80010c0 <main+0x300>)
 800109e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010a2:	f7ff f859 	bl	8000158 <__aeabi_dsub>
 80010a6:	4603      	mov	r3, r0
 80010a8:	460c      	mov	r4, r1
 80010aa:	4618      	mov	r0, r3
 80010ac:	4621      	mov	r1, r4
 80010ae:	f7ff fca5 	bl	80009fc <__aeabi_d2uiz>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <main+0x320>)
 80010b8:	705a      	strb	r2, [r3, #1]
 80010ba:	e016      	b.n	80010ea <main+0x32a>
 80010bc:	f3af 8000 	nop.w
 80010c0:	00000000 	.word	0x00000000
 80010c4:	406fe000 	.word	0x406fe000
 80010c8:	2000023c 	.word	0x2000023c
 80010cc:	200001b8 	.word	0x200001b8
 80010d0:	40b00000 	.word	0x40b00000
 80010d4:	42c80000 	.word	0x42c80000
 80010d8:	2000022e 	.word	0x2000022e
 80010dc:	2000019c 	.word	0x2000019c
 80010e0:	20000180 	.word	0x20000180
			}
			else{
				click_report[1] = 0;
 80010e4:	4b7e      	ldr	r3, [pc, #504]	; (80012e0 <main+0x520>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	705a      	strb	r2, [r3, #1]
			}
		}
		if((floor(a[2]/4096.0*255) - calib2) > 2){
 80010ea:	4b7e      	ldr	r3, [pc, #504]	; (80012e4 <main+0x524>)
 80010ec:	889b      	ldrh	r3, [r3, #4]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff f980 	bl	80003f4 <__aeabi_i2d>
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	4b7b      	ldr	r3, [pc, #492]	; (80012e8 <main+0x528>)
 80010fa:	f7ff fb0f 	bl	800071c <__aeabi_ddiv>
 80010fe:	4603      	mov	r3, r0
 8001100:	460c      	mov	r4, r1
 8001102:	4618      	mov	r0, r3
 8001104:	4621      	mov	r1, r4
 8001106:	a374      	add	r3, pc, #464	; (adr r3, 80012d8 <main+0x518>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff f9dc 	bl	80004c8 <__aeabi_dmul>
 8001110:	4603      	mov	r3, r0
 8001112:	460c      	mov	r4, r1
 8001114:	4618      	mov	r0, r3
 8001116:	4621      	mov	r1, r4
 8001118:	f007 fb96 	bl	8008848 <floor>
 800111c:	4604      	mov	r4, r0
 800111e:	460d      	mov	r5, r1
 8001120:	4b72      	ldr	r3, [pc, #456]	; (80012ec <main+0x52c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f965 	bl	80003f4 <__aeabi_i2d>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4620      	mov	r0, r4
 8001130:	4629      	mov	r1, r5
 8001132:	f7ff f811 	bl	8000158 <__aeabi_dsub>
 8001136:	4603      	mov	r3, r0
 8001138:	460c      	mov	r4, r1
 800113a:	4618      	mov	r0, r3
 800113c:	4621      	mov	r1, r4
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001146:	f7ff fc4f 	bl	80009e8 <__aeabi_dcmpgt>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d03f      	beq.n	80011d0 <main+0x410>
			  click_report[2] = (uint8_t)( 255 - ((a[2]/4096.0*255) - calib2)/2);
 8001150:	4b64      	ldr	r3, [pc, #400]	; (80012e4 <main+0x524>)
 8001152:	889b      	ldrh	r3, [r3, #4]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff f94d 	bl	80003f4 <__aeabi_i2d>
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	4b62      	ldr	r3, [pc, #392]	; (80012e8 <main+0x528>)
 8001160:	f7ff fadc 	bl	800071c <__aeabi_ddiv>
 8001164:	4603      	mov	r3, r0
 8001166:	460c      	mov	r4, r1
 8001168:	4618      	mov	r0, r3
 800116a:	4621      	mov	r1, r4
 800116c:	a35a      	add	r3, pc, #360	; (adr r3, 80012d8 <main+0x518>)
 800116e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001172:	f7ff f9a9 	bl	80004c8 <__aeabi_dmul>
 8001176:	4603      	mov	r3, r0
 8001178:	460c      	mov	r4, r1
 800117a:	4625      	mov	r5, r4
 800117c:	461c      	mov	r4, r3
 800117e:	4b5b      	ldr	r3, [pc, #364]	; (80012ec <main+0x52c>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f936 	bl	80003f4 <__aeabi_i2d>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4620      	mov	r0, r4
 800118e:	4629      	mov	r1, r5
 8001190:	f7fe ffe2 	bl	8000158 <__aeabi_dsub>
 8001194:	4603      	mov	r3, r0
 8001196:	460c      	mov	r4, r1
 8001198:	4618      	mov	r0, r3
 800119a:	4621      	mov	r1, r4
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011a4:	f7ff faba 	bl	800071c <__aeabi_ddiv>
 80011a8:	4603      	mov	r3, r0
 80011aa:	460c      	mov	r4, r1
 80011ac:	461a      	mov	r2, r3
 80011ae:	4623      	mov	r3, r4
 80011b0:	a149      	add	r1, pc, #292	; (adr r1, 80012d8 <main+0x518>)
 80011b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011b6:	f7fe ffcf 	bl	8000158 <__aeabi_dsub>
 80011ba:	4603      	mov	r3, r0
 80011bc:	460c      	mov	r4, r1
 80011be:	4618      	mov	r0, r3
 80011c0:	4621      	mov	r1, r4
 80011c2:	f7ff fc1b 	bl	80009fc <__aeabi_d2uiz>
 80011c6:	4603      	mov	r3, r0
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4b45      	ldr	r3, [pc, #276]	; (80012e0 <main+0x520>)
 80011cc:	709a      	strb	r2, [r3, #2]
 80011ce:	e075      	b.n	80012bc <main+0x4fc>

				}
				else{
					if((floor(a[2]/4096.0*255) -  calib2) < -2){
 80011d0:	4b44      	ldr	r3, [pc, #272]	; (80012e4 <main+0x524>)
 80011d2:	889b      	ldrh	r3, [r3, #4]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f90d 	bl	80003f4 <__aeabi_i2d>
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	4b42      	ldr	r3, [pc, #264]	; (80012e8 <main+0x528>)
 80011e0:	f7ff fa9c 	bl	800071c <__aeabi_ddiv>
 80011e4:	4603      	mov	r3, r0
 80011e6:	460c      	mov	r4, r1
 80011e8:	4618      	mov	r0, r3
 80011ea:	4621      	mov	r1, r4
 80011ec:	a33a      	add	r3, pc, #232	; (adr r3, 80012d8 <main+0x518>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	f7ff f969 	bl	80004c8 <__aeabi_dmul>
 80011f6:	4603      	mov	r3, r0
 80011f8:	460c      	mov	r4, r1
 80011fa:	4618      	mov	r0, r3
 80011fc:	4621      	mov	r1, r4
 80011fe:	f007 fb23 	bl	8008848 <floor>
 8001202:	4604      	mov	r4, r0
 8001204:	460d      	mov	r5, r1
 8001206:	4b39      	ldr	r3, [pc, #228]	; (80012ec <main+0x52c>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f8f2 	bl	80003f4 <__aeabi_i2d>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4620      	mov	r0, r4
 8001216:	4629      	mov	r1, r5
 8001218:	f7fe ff9e 	bl	8000158 <__aeabi_dsub>
 800121c:	4603      	mov	r3, r0
 800121e:	460c      	mov	r4, r1
 8001220:	4618      	mov	r0, r3
 8001222:	4621      	mov	r1, r4
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800122c:	f7ff fbbe 	bl	80009ac <__aeabi_dcmplt>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d03f      	beq.n	80012b6 <main+0x4f6>
						 click_report[2] = (uint8_t)( 255 -  ((a[2]/4096.0*255) - calib2)/2);			//x
 8001236:	4b2b      	ldr	r3, [pc, #172]	; (80012e4 <main+0x524>)
 8001238:	889b      	ldrh	r3, [r3, #4]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f8da 	bl	80003f4 <__aeabi_i2d>
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <main+0x528>)
 8001246:	f7ff fa69 	bl	800071c <__aeabi_ddiv>
 800124a:	4603      	mov	r3, r0
 800124c:	460c      	mov	r4, r1
 800124e:	4618      	mov	r0, r3
 8001250:	4621      	mov	r1, r4
 8001252:	a321      	add	r3, pc, #132	; (adr r3, 80012d8 <main+0x518>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff f936 	bl	80004c8 <__aeabi_dmul>
 800125c:	4603      	mov	r3, r0
 800125e:	460c      	mov	r4, r1
 8001260:	4625      	mov	r5, r4
 8001262:	461c      	mov	r4, r3
 8001264:	4b21      	ldr	r3, [pc, #132]	; (80012ec <main+0x52c>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f8c3 	bl	80003f4 <__aeabi_i2d>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4620      	mov	r0, r4
 8001274:	4629      	mov	r1, r5
 8001276:	f7fe ff6f 	bl	8000158 <__aeabi_dsub>
 800127a:	4603      	mov	r3, r0
 800127c:	460c      	mov	r4, r1
 800127e:	4618      	mov	r0, r3
 8001280:	4621      	mov	r1, r4
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800128a:	f7ff fa47 	bl	800071c <__aeabi_ddiv>
 800128e:	4603      	mov	r3, r0
 8001290:	460c      	mov	r4, r1
 8001292:	461a      	mov	r2, r3
 8001294:	4623      	mov	r3, r4
 8001296:	a110      	add	r1, pc, #64	; (adr r1, 80012d8 <main+0x518>)
 8001298:	e9d1 0100 	ldrd	r0, r1, [r1]
 800129c:	f7fe ff5c 	bl	8000158 <__aeabi_dsub>
 80012a0:	4603      	mov	r3, r0
 80012a2:	460c      	mov	r4, r1
 80012a4:	4618      	mov	r0, r3
 80012a6:	4621      	mov	r1, r4
 80012a8:	f7ff fba8 	bl	80009fc <__aeabi_d2uiz>
 80012ac:	4603      	mov	r3, r0
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <main+0x520>)
 80012b2:	709a      	strb	r2, [r3, #2]
 80012b4:	e002      	b.n	80012bc <main+0x4fc>
					}
								else{
									click_report[2] = 0;
 80012b6:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <main+0x520>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	709a      	strb	r2, [r3, #2]
								}
				}
		click_report[3] = 0;			//wheel
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <main+0x520>)
 80012be:	2200      	movs	r2, #0
 80012c0:	70da      	strb	r2, [r3, #3]
		click_report[4] = 0;			//motion wakeup
 80012c2:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <main+0x520>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	711a      	strb	r2, [r3, #4]

//		HAL_Delay();

		USBD_HID_SendReport(&hUsbDeviceFS,click_report,5);
 80012c8:	2205      	movs	r2, #5
 80012ca:	4905      	ldr	r1, [pc, #20]	; (80012e0 <main+0x520>)
 80012cc:	4808      	ldr	r0, [pc, #32]	; (80012f0 <main+0x530>)
 80012ce:	f005 fdf1 	bl	8006eb4 <USBD_HID_SendReport>
	  HAL_Delay (100); // 200ms delay
 80012d2:	e607      	b.n	8000ee4 <main+0x124>
 80012d4:	f3af 8000 	nop.w
 80012d8:	00000000 	.word	0x00000000
 80012dc:	406fe000 	.word	0x406fe000
 80012e0:	20000180 	.word	0x20000180
 80012e4:	2000023c 	.word	0x2000023c
 80012e8:	40b00000 	.word	0x40b00000
 80012ec:	2000019c 	.word	0x2000019c
 80012f0:	20000250 	.word	0x20000250

080012f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b094      	sub	sp, #80	; 0x50
 80012f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012fe:	2228      	movs	r2, #40	; 0x28
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f007 fa96 	bl	8008834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001308:	f107 0314 	add.w	r3, r7, #20
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001324:	2301      	movs	r3, #1
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001328:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800132c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800132e:	2300      	movs	r3, #0
 8001330:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001332:	2301      	movs	r3, #1
 8001334:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001336:	2302      	movs	r3, #2
 8001338:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800133a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800133e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001340:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001344:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001346:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800134a:	4618      	mov	r0, r3
 800134c:	f002 ff18 	bl	8004180 <HAL_RCC_OscConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001356:	f000 f8ef 	bl	8001538 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800135a:	230f      	movs	r3, #15
 800135c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800135e:	2302      	movs	r3, #2
 8001360:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800136a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2102      	movs	r1, #2
 8001376:	4618      	mov	r0, r3
 8001378:	f003 f982 	bl	8004680 <HAL_RCC_ClockConfig>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001382:	f000 f8d9 	bl	8001538 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001386:	2312      	movs	r3, #18
 8001388:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800138a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800138e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	4618      	mov	r0, r3
 8001398:	f003 fadc 	bl	8004954 <HAL_RCCEx_PeriphCLKConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80013a2:	f000 f8c9 	bl	8001538 <Error_Handler>
  }
}
 80013a6:	bf00      	nop
 80013a8:	3750      	adds	r7, #80	; 0x50
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80013c0:	4b2e      	ldr	r3, [pc, #184]	; (800147c <MX_ADC1_Init+0xcc>)
 80013c2:	4a2f      	ldr	r2, [pc, #188]	; (8001480 <MX_ADC1_Init+0xd0>)
 80013c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013c6:	4b2d      	ldr	r3, [pc, #180]	; (800147c <MX_ADC1_Init+0xcc>)
 80013c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013ce:	4b2b      	ldr	r3, [pc, #172]	; (800147c <MX_ADC1_Init+0xcc>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013d4:	4b29      	ldr	r3, [pc, #164]	; (800147c <MX_ADC1_Init+0xcc>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013da:	4b28      	ldr	r3, [pc, #160]	; (800147c <MX_ADC1_Init+0xcc>)
 80013dc:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80013e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013e2:	4b26      	ldr	r3, [pc, #152]	; (800147c <MX_ADC1_Init+0xcc>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <MX_ADC1_Init+0xcc>)
 80013ea:	2204      	movs	r2, #4
 80013ec:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ee:	4823      	ldr	r0, [pc, #140]	; (800147c <MX_ADC1_Init+0xcc>)
 80013f0:	f000 fa70 	bl	80018d4 <HAL_ADC_Init>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80013fa:	f000 f89d 	bl	8001538 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013fe:	2301      	movs	r3, #1
 8001400:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001402:	2301      	movs	r3, #1
 8001404:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001406:	2307      	movs	r3, #7
 8001408:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	4619      	mov	r1, r3
 800140e:	481b      	ldr	r0, [pc, #108]	; (800147c <MX_ADC1_Init+0xcc>)
 8001410:	f000 fd00 	bl	8001e14 <HAL_ADC_ConfigChannel>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800141a:	f000 f88d 	bl	8001538 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800141e:	2302      	movs	r3, #2
 8001420:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001422:	2302      	movs	r3, #2
 8001424:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001426:	1d3b      	adds	r3, r7, #4
 8001428:	4619      	mov	r1, r3
 800142a:	4814      	ldr	r0, [pc, #80]	; (800147c <MX_ADC1_Init+0xcc>)
 800142c:	f000 fcf2 	bl	8001e14 <HAL_ADC_ConfigChannel>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001436:	f000 f87f 	bl	8001538 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800143a:	2304      	movs	r3, #4
 800143c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800143e:	2303      	movs	r3, #3
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	480d      	ldr	r0, [pc, #52]	; (800147c <MX_ADC1_Init+0xcc>)
 8001448:	f000 fce4 	bl	8001e14 <HAL_ADC_ConfigChannel>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001452:	f000 f871 	bl	8001538 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001456:	2305      	movs	r3, #5
 8001458:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800145a:	2304      	movs	r3, #4
 800145c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	4619      	mov	r1, r3
 8001462:	4806      	ldr	r0, [pc, #24]	; (800147c <MX_ADC1_Init+0xcc>)
 8001464:	f000 fcd6 	bl	8001e14 <HAL_ADC_ConfigChannel>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800146e:	f000 f863 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001472:	bf00      	nop
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200001b8 	.word	0x200001b8
 8001480:	40012400 	.word	0x40012400

08001484 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <MX_DMA_Init+0x38>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a0b      	ldr	r2, [pc, #44]	; (80014bc <MX_DMA_Init+0x38>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6153      	str	r3, [r2, #20]
 8001496:	4b09      	ldr	r3, [pc, #36]	; (80014bc <MX_DMA_Init+0x38>)
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2100      	movs	r1, #0
 80014a6:	200b      	movs	r0, #11
 80014a8:	f000 ff7f 	bl	80023aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014ac:	200b      	movs	r0, #11
 80014ae:	f000 ff98 	bl	80023e2 <HAL_NVIC_EnableIRQ>

}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000

080014c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <MX_GPIO_Init+0x40>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a0d      	ldr	r2, [pc, #52]	; (8001500 <MX_GPIO_Init+0x40>)
 80014cc:	f043 0320 	orr.w	r3, r3, #32
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <MX_GPIO_Init+0x40>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0320 	and.w	r3, r3, #32
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b08      	ldr	r3, [pc, #32]	; (8001500 <MX_GPIO_Init+0x40>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	4a07      	ldr	r2, [pc, #28]	; (8001500 <MX_GPIO_Init+0x40>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6193      	str	r3, [r2, #24]
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <MX_GPIO_Init+0x40>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]

}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000

08001504 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	if(hadc->Instance == hadc1.Instance){
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	429a      	cmp	r2, r3
 8001516:	d106      	bne.n	8001526 <HAL_ADC_ConvCpltCallback+0x22>
		a[0] = HAL_ADC_GetValue(&hadc1);
 8001518:	4805      	ldr	r0, [pc, #20]	; (8001530 <HAL_ADC_ConvCpltCallback+0x2c>)
 800151a:	f000 fb91 	bl	8001c40 <HAL_ADC_GetValue>
 800151e:	4603      	mov	r3, r0
 8001520:	b29a      	uxth	r2, r3
 8001522:	4b04      	ldr	r3, [pc, #16]	; (8001534 <HAL_ADC_ConvCpltCallback+0x30>)
 8001524:	801a      	strh	r2, [r3, #0]
	}
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200001b8 	.word	0x200001b8
 8001534:	2000023c 	.word	0x2000023c

08001538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_MspInit+0x5c>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	4a14      	ldr	r2, [pc, #80]	; (80015a0 <HAL_MspInit+0x5c>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6193      	str	r3, [r2, #24]
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_MspInit+0x5c>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001562:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <HAL_MspInit+0x5c>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	4a0e      	ldr	r2, [pc, #56]	; (80015a0 <HAL_MspInit+0x5c>)
 8001568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156c:	61d3      	str	r3, [r2, #28]
 800156e:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <HAL_MspInit+0x5c>)
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <HAL_MspInit+0x60>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	4a04      	ldr	r2, [pc, #16]	; (80015a4 <HAL_MspInit+0x60>)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001596:	bf00      	nop
 8001598:	3714      	adds	r7, #20
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr
 80015a0:	40021000 	.word	0x40021000
 80015a4:	40010000 	.word	0x40010000

080015a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 0310 	add.w	r3, r7, #16
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a2c      	ldr	r2, [pc, #176]	; (8001674 <HAL_ADC_MspInit+0xcc>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d151      	bne.n	800166c <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015c8:	4b2b      	ldr	r3, [pc, #172]	; (8001678 <HAL_ADC_MspInit+0xd0>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a2a      	ldr	r2, [pc, #168]	; (8001678 <HAL_ADC_MspInit+0xd0>)
 80015ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b28      	ldr	r3, [pc, #160]	; (8001678 <HAL_ADC_MspInit+0xd0>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e0:	4b25      	ldr	r3, [pc, #148]	; (8001678 <HAL_ADC_MspInit+0xd0>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	4a24      	ldr	r2, [pc, #144]	; (8001678 <HAL_ADC_MspInit+0xd0>)
 80015e6:	f043 0304 	orr.w	r3, r3, #4
 80015ea:	6193      	str	r3, [r2, #24]
 80015ec:	4b22      	ldr	r3, [pc, #136]	; (8001678 <HAL_ADC_MspInit+0xd0>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 80015f8:	2336      	movs	r3, #54	; 0x36
 80015fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015fc:	2303      	movs	r3, #3
 80015fe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	4619      	mov	r1, r3
 8001606:	481d      	ldr	r0, [pc, #116]	; (800167c <HAL_ADC_MspInit+0xd4>)
 8001608:	f001 f8f4 	bl	80027f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800160c:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 800160e:	4a1d      	ldr	r2, [pc, #116]	; (8001684 <HAL_ADC_MspInit+0xdc>)
 8001610:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001614:	2200      	movs	r2, #0
 8001616:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001620:	2280      	movs	r2, #128	; 0x80
 8001622:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001624:	4b16      	ldr	r3, [pc, #88]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001626:	f44f 7280 	mov.w	r2, #256	; 0x100
 800162a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800162c:	4b14      	ldr	r3, [pc, #80]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 800162e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001632:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001634:	4b12      	ldr	r3, [pc, #72]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001636:	2220      	movs	r2, #32
 8001638:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 800163c:	2200      	movs	r2, #0
 800163e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001640:	480f      	ldr	r0, [pc, #60]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001642:	f000 fee9 	bl	8002418 <HAL_DMA_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800164c:	f7ff ff74 	bl	8001538 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a0b      	ldr	r2, [pc, #44]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001654:	621a      	str	r2, [r3, #32]
 8001656:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <HAL_ADC_MspInit+0xd8>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800165c:	2200      	movs	r2, #0
 800165e:	2100      	movs	r1, #0
 8001660:	2012      	movs	r0, #18
 8001662:	f000 fea2 	bl	80023aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001666:	2012      	movs	r0, #18
 8001668:	f000 febb 	bl	80023e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800166c:	bf00      	nop
 800166e:	3720      	adds	r7, #32
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40012400 	.word	0x40012400
 8001678:	40021000 	.word	0x40021000
 800167c:	40010800 	.word	0x40010800
 8001680:	200001e8 	.word	0x200001e8
 8001684:	40020008 	.word	0x40020008

08001688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr

08001694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001698:	e7fe      	b.n	8001698 <HardFault_Handler+0x4>

0800169a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169a:	b480      	push	{r7}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800169e:	e7fe      	b.n	800169e <MemManage_Handler+0x4>

080016a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <BusFault_Handler+0x4>

080016a6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016aa:	e7fe      	b.n	80016aa <UsageFault_Handler+0x4>

080016ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr

080016b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016d4:	f000 f8c0 	bl	8001858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <DMA1_Channel1_IRQHandler+0x10>)
 80016e2:	f000 ff53 	bl	800258c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200001e8 	.word	0x200001e8

080016f0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80016f4:	4802      	ldr	r0, [pc, #8]	; (8001700 <ADC1_2_IRQHandler+0x10>)
 80016f6:	f000 faaf 	bl	8001c58 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200001b8 	.word	0x200001b8

08001704 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001708:	4802      	ldr	r0, [pc, #8]	; (8001714 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800170a:	f001 fafe 	bl	8002d0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000714 	.word	0x20000714

08001718 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800171c:	4b15      	ldr	r3, [pc, #84]	; (8001774 <SystemInit+0x5c>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a14      	ldr	r2, [pc, #80]	; (8001774 <SystemInit+0x5c>)
 8001722:	f043 0301 	orr.w	r3, r3, #1
 8001726:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <SystemInit+0x5c>)
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	4911      	ldr	r1, [pc, #68]	; (8001774 <SystemInit+0x5c>)
 800172e:	4b12      	ldr	r3, [pc, #72]	; (8001778 <SystemInit+0x60>)
 8001730:	4013      	ands	r3, r2
 8001732:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001734:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <SystemInit+0x5c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a0e      	ldr	r2, [pc, #56]	; (8001774 <SystemInit+0x5c>)
 800173a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800173e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001742:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001744:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <SystemInit+0x5c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <SystemInit+0x5c>)
 800174a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800174e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <SystemInit+0x5c>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	4a07      	ldr	r2, [pc, #28]	; (8001774 <SystemInit+0x5c>)
 8001756:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800175a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <SystemInit+0x5c>)
 800175e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001762:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <SystemInit+0x64>)
 8001766:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800176a:	609a      	str	r2, [r3, #8]
#endif 
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	40021000 	.word	0x40021000
 8001778:	f8ff0000 	.word	0xf8ff0000
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001780:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001782:	e003      	b.n	800178c <LoopCopyDataInit>

08001784 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001784:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001786:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001788:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800178a:	3104      	adds	r1, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800178c:	480a      	ldr	r0, [pc, #40]	; (80017b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001790:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001792:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001794:	d3f6      	bcc.n	8001784 <CopyDataInit>
  ldr r2, =_sbss
 8001796:	4a0a      	ldr	r2, [pc, #40]	; (80017c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001798:	e002      	b.n	80017a0 <LoopFillZerobss>

0800179a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800179c:	f842 3b04 	str.w	r3, [r2], #4

080017a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80017a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80017a4:	d3f9      	bcc.n	800179a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017a6:	f7ff ffb7 	bl	8001718 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017aa:	f007 f81f 	bl	80087ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ae:	f7ff fb07 	bl	8000dc0 <main>
  bx lr
 80017b2:	4770      	bx	lr
  ldr r3, =_sidata
 80017b4:	080089dc 	.word	0x080089dc
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80017bc:	20000164 	.word	0x20000164
  ldr r2, =_sbss
 80017c0:	20000164 	.word	0x20000164
  ldr r3, = _ebss
 80017c4:	20000a00 	.word	0x20000a00

080017c8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017c8:	e7fe      	b.n	80017c8 <CAN1_RX1_IRQHandler>
	...

080017cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <HAL_Init+0x28>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a07      	ldr	r2, [pc, #28]	; (80017f4 <HAL_Init+0x28>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017dc:	2003      	movs	r0, #3
 80017de:	f000 fdd9 	bl	8002394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 f808 	bl	80017f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e8:	f7ff feac 	bl	8001544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40022000 	.word	0x40022000

080017f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <HAL_InitTick+0x54>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_InitTick+0x58>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800180e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001812:	fbb2 f3f3 	udiv	r3, r2, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f000 fdf1 	bl	80023fe <HAL_SYSTICK_Config>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e00e      	b.n	8001844 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b0f      	cmp	r3, #15
 800182a:	d80a      	bhi.n	8001842 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800182c:	2200      	movs	r2, #0
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f000 fdb9 	bl	80023aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001838:	4a06      	ldr	r2, [pc, #24]	; (8001854 <HAL_InitTick+0x5c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	e000      	b.n	8001844 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000000 	.word	0x20000000
 8001850:	20000008 	.word	0x20000008
 8001854:	20000004 	.word	0x20000004

08001858 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <HAL_IncTick+0x1c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	461a      	mov	r2, r3
 8001862:	4b05      	ldr	r3, [pc, #20]	; (8001878 <HAL_IncTick+0x20>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	4a03      	ldr	r2, [pc, #12]	; (8001878 <HAL_IncTick+0x20>)
 800186a:	6013      	str	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	20000008 	.word	0x20000008
 8001878:	2000024c 	.word	0x2000024c

0800187c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return uwTick;
 8001880:	4b02      	ldr	r3, [pc, #8]	; (800188c <HAL_GetTick+0x10>)
 8001882:	681b      	ldr	r3, [r3, #0]
}
 8001884:	4618      	mov	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	2000024c 	.word	0x2000024c

08001890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001898:	f7ff fff0 	bl	800187c <HAL_GetTick>
 800189c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a8:	d005      	beq.n	80018b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <HAL_Delay+0x40>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4413      	add	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018b6:	bf00      	nop
 80018b8:	f7ff ffe0 	bl	800187c <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d8f7      	bhi.n	80018b8 <HAL_Delay+0x28>
  {
  }
}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000008 	.word	0x20000008

080018d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80018e4:	2300      	movs	r3, #0
 80018e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e0be      	b.n	8001a74 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001900:	2b00      	cmp	r3, #0
 8001902:	d109      	bne.n	8001918 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff fe48 	bl	80015a8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f000 fbc5 	bl	80020a8 <ADC_ConversionStop_Disable>
 800191e:	4603      	mov	r3, r0
 8001920:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001926:	f003 0310 	and.w	r3, r3, #16
 800192a:	2b00      	cmp	r3, #0
 800192c:	f040 8099 	bne.w	8001a62 <HAL_ADC_Init+0x18e>
 8001930:	7dfb      	ldrb	r3, [r7, #23]
 8001932:	2b00      	cmp	r3, #0
 8001934:	f040 8095 	bne.w	8001a62 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001940:	f023 0302 	bic.w	r3, r3, #2
 8001944:	f043 0202 	orr.w	r2, r3, #2
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001954:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	7b1b      	ldrb	r3, [r3, #12]
 800195a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800195c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	4313      	orrs	r3, r2
 8001962:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800196c:	d003      	beq.n	8001976 <HAL_ADC_Init+0xa2>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d102      	bne.n	800197c <HAL_ADC_Init+0xa8>
 8001976:	f44f 7380 	mov.w	r3, #256	; 0x100
 800197a:	e000      	b.n	800197e <HAL_ADC_Init+0xaa>
 800197c:	2300      	movs	r3, #0
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4313      	orrs	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	7d1b      	ldrb	r3, [r3, #20]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d119      	bne.n	80019c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	7b1b      	ldrb	r3, [r3, #12]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d109      	bne.n	80019a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	3b01      	subs	r3, #1
 800199a:	035a      	lsls	r2, r3, #13
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4313      	orrs	r3, r2
 80019a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019a4:	613b      	str	r3, [r7, #16]
 80019a6:	e00b      	b.n	80019c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ac:	f043 0220 	orr.w	r2, r3, #32
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b8:	f043 0201 	orr.w	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	430a      	orrs	r2, r1
 80019d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	4b28      	ldr	r3, [pc, #160]	; (8001a7c <HAL_ADC_Init+0x1a8>)
 80019dc:	4013      	ands	r3, r2
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	6812      	ldr	r2, [r2, #0]
 80019e2:	68b9      	ldr	r1, [r7, #8]
 80019e4:	430b      	orrs	r3, r1
 80019e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019f0:	d003      	beq.n	80019fa <HAL_ADC_Init+0x126>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d104      	bne.n	8001a04 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	051b      	lsls	r3, r3, #20
 8001a02:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	430a      	orrs	r2, r1
 8001a16:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <HAL_ADC_Init+0x1ac>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d10b      	bne.n	8001a40 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a32:	f023 0303 	bic.w	r3, r3, #3
 8001a36:	f043 0201 	orr.w	r2, r3, #1
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a3e:	e018      	b.n	8001a72 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a44:	f023 0312 	bic.w	r3, r3, #18
 8001a48:	f043 0210 	orr.w	r2, r3, #16
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a54:	f043 0201 	orr.w	r2, r3, #1
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a60:	e007      	b.n	8001a72 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a66:	f043 0210 	orr.w	r2, r3, #16
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	ffe1f7fd 	.word	0xffe1f7fd
 8001a80:	ff1f0efe 	.word	0xff1f0efe

08001a84 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a64      	ldr	r2, [pc, #400]	; (8001c2c <HAL_ADC_Start_DMA+0x1a8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d004      	beq.n	8001aa8 <HAL_ADC_Start_DMA+0x24>
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a63      	ldr	r2, [pc, #396]	; (8001c30 <HAL_ADC_Start_DMA+0x1ac>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d106      	bne.n	8001ab6 <HAL_ADC_Start_DMA+0x32>
 8001aa8:	4b60      	ldr	r3, [pc, #384]	; (8001c2c <HAL_ADC_Start_DMA+0x1a8>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f040 80b3 	bne.w	8001c1c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d101      	bne.n	8001ac4 <HAL_ADC_Start_DMA+0x40>
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	e0ae      	b.n	8001c22 <HAL_ADC_Start_DMA+0x19e>
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001acc:	68f8      	ldr	r0, [r7, #12]
 8001ace:	f000 fa99 	bl	8002004 <ADC_Enable>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	f040 809a 	bne.w	8001c12 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ae6:	f023 0301 	bic.w	r3, r3, #1
 8001aea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a4e      	ldr	r2, [pc, #312]	; (8001c30 <HAL_ADC_Start_DMA+0x1ac>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d105      	bne.n	8001b08 <HAL_ADC_Start_DMA+0x84>
 8001afc:	4b4b      	ldr	r3, [pc, #300]	; (8001c2c <HAL_ADC_Start_DMA+0x1a8>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d115      	bne.n	8001b34 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d026      	beq.n	8001b70 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b32:	e01d      	b.n	8001b70 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a39      	ldr	r2, [pc, #228]	; (8001c2c <HAL_ADC_Start_DMA+0x1a8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d004      	beq.n	8001b54 <HAL_ADC_Start_DMA+0xd0>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a38      	ldr	r2, [pc, #224]	; (8001c30 <HAL_ADC_Start_DMA+0x1ac>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d10d      	bne.n	8001b70 <HAL_ADC_Start_DMA+0xec>
 8001b54:	4b35      	ldr	r3, [pc, #212]	; (8001c2c <HAL_ADC_Start_DMA+0x1a8>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d007      	beq.n	8001b70 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b68:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d006      	beq.n	8001b8a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b80:	f023 0206 	bic.w	r2, r3, #6
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b88:	e002      	b.n	8001b90 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6a1b      	ldr	r3, [r3, #32]
 8001b9c:	4a25      	ldr	r2, [pc, #148]	; (8001c34 <HAL_ADC_Start_DMA+0x1b0>)
 8001b9e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	4a24      	ldr	r2, [pc, #144]	; (8001c38 <HAL_ADC_Start_DMA+0x1b4>)
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	4a23      	ldr	r2, [pc, #140]	; (8001c3c <HAL_ADC_Start_DMA+0x1b8>)
 8001bae:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f06f 0202 	mvn.w	r2, #2
 8001bb8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001bc8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a18      	ldr	r0, [r3, #32]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	334c      	adds	r3, #76	; 0x4c
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	68ba      	ldr	r2, [r7, #8]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f000 fc77 	bl	80024cc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001be8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bec:	d108      	bne.n	8001c00 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001bfc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001bfe:	e00f      	b.n	8001c20 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c0e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c10:	e006      	b.n	8001c20 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001c1a:	e001      	b.n	8001c20 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c20:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40012400 	.word	0x40012400
 8001c30:	40012800 	.word	0x40012800
 8001c34:	0800211d 	.word	0x0800211d
 8001c38:	08002199 	.word	0x08002199
 8001c3c:	080021b5 	.word	0x080021b5

08001c40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr

08001c58 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0320 	and.w	r3, r3, #32
 8001c6a:	2b20      	cmp	r3, #32
 8001c6c:	d140      	bne.n	8001cf0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d139      	bne.n	8001cf0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	f003 0310 	and.w	r3, r3, #16
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d105      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c9e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ca2:	d11d      	bne.n	8001ce0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d119      	bne.n	8001ce0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f022 0220 	bic.w	r2, r2, #32
 8001cba:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ccc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d105      	bne.n	8001ce0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd8:	f043 0201 	orr.w	r2, r3, #1
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff fc0f 	bl	8001504 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f06f 0212 	mvn.w	r2, #18
 8001cee:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cfa:	2b80      	cmp	r3, #128	; 0x80
 8001cfc:	d14f      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b04      	cmp	r3, #4
 8001d0a:	d148      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d10:	f003 0310 	and.w	r3, r3, #16
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d105      	bne.n	8001d24 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001d2e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001d32:	d012      	beq.n	8001d5a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d125      	bne.n	8001d8e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001d4c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d50:	d11d      	bne.n	8001d8e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d119      	bne.n	8001d8e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d68:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d105      	bne.n	8001d8e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d86:	f043 0201 	orr.w	r2, r3, #1
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 fa2a 	bl	80021e8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f06f 020c 	mvn.w	r2, #12
 8001d9c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da8:	2b40      	cmp	r3, #64	; 0x40
 8001daa:	d114      	bne.n	8001dd6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d10d      	bne.n	8001dd6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 f812 	bl	8001df0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f06f 0201 	mvn.w	r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x20>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e0dc      	b.n	8001fee <HAL_ADC_ConfigChannel+0x1da>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	2b06      	cmp	r3, #6
 8001e42:	d81c      	bhi.n	8001e7e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685a      	ldr	r2, [r3, #4]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	3b05      	subs	r3, #5
 8001e56:	221f      	movs	r2, #31
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	4019      	ands	r1, r3
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	6818      	ldr	r0, [r3, #0]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685a      	ldr	r2, [r3, #4]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	3b05      	subs	r3, #5
 8001e70:	fa00 f203 	lsl.w	r2, r0, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	635a      	str	r2, [r3, #52]	; 0x34
 8001e7c:	e03c      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b0c      	cmp	r3, #12
 8001e84:	d81c      	bhi.n	8001ec0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	4613      	mov	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	3b23      	subs	r3, #35	; 0x23
 8001e98:	221f      	movs	r2, #31
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	4019      	ands	r1, r3
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6818      	ldr	r0, [r3, #0]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	3b23      	subs	r3, #35	; 0x23
 8001eb2:	fa00 f203 	lsl.w	r2, r0, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	631a      	str	r2, [r3, #48]	; 0x30
 8001ebe:	e01b      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	4413      	add	r3, r2
 8001ed0:	3b41      	subs	r3, #65	; 0x41
 8001ed2:	221f      	movs	r2, #31
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	4019      	ands	r1, r3
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	3b41      	subs	r3, #65	; 0x41
 8001eec:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b09      	cmp	r3, #9
 8001efe:	d91c      	bls.n	8001f3a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68d9      	ldr	r1, [r3, #12]
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	4413      	add	r3, r2
 8001f10:	3b1e      	subs	r3, #30
 8001f12:	2207      	movs	r2, #7
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	4019      	ands	r1, r3
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	6898      	ldr	r0, [r3, #8]
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4613      	mov	r3, r2
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4413      	add	r3, r2
 8001f2a:	3b1e      	subs	r3, #30
 8001f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	e019      	b.n	8001f6e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6919      	ldr	r1, [r3, #16]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4613      	mov	r3, r2
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	4413      	add	r3, r2
 8001f4a:	2207      	movs	r2, #7
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	43db      	mvns	r3, r3
 8001f52:	4019      	ands	r1, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	6898      	ldr	r0, [r3, #8]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	4413      	add	r3, r2
 8001f62:	fa00 f203 	lsl.w	r2, r0, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b10      	cmp	r3, #16
 8001f74:	d003      	beq.n	8001f7e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f7a:	2b11      	cmp	r3, #17
 8001f7c:	d132      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1d      	ldr	r2, [pc, #116]	; (8001ff8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d125      	bne.n	8001fd4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d126      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001fa4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d11a      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fae:	4b13      	ldr	r3, [pc, #76]	; (8001ffc <HAL_ADC_ConfigChannel+0x1e8>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a13      	ldr	r2, [pc, #76]	; (8002000 <HAL_ADC_ConfigChannel+0x1ec>)
 8001fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb8:	0c9a      	lsrs	r2, r3, #18
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fc4:	e002      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f9      	bne.n	8001fc6 <HAL_ADC_ConfigChannel+0x1b2>
 8001fd2:	e007      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd8:	f043 0220 	orr.w	r2, r3, #32
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr
 8001ff8:	40012400 	.word	0x40012400
 8001ffc:	20000000 	.word	0x20000000
 8002000:	431bde83 	.word	0x431bde83

08002004 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002010:	2300      	movs	r3, #0
 8002012:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	2b01      	cmp	r3, #1
 8002020:	d039      	beq.n	8002096 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f042 0201 	orr.w	r2, r2, #1
 8002030:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002032:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <ADC_Enable+0x9c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1b      	ldr	r2, [pc, #108]	; (80020a4 <ADC_Enable+0xa0>)
 8002038:	fba2 2303 	umull	r2, r3, r2, r3
 800203c:	0c9b      	lsrs	r3, r3, #18
 800203e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002040:	e002      	b.n	8002048 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	3b01      	subs	r3, #1
 8002046:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f9      	bne.n	8002042 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800204e:	f7ff fc15 	bl	800187c <HAL_GetTick>
 8002052:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002054:	e018      	b.n	8002088 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002056:	f7ff fc11 	bl	800187c <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d911      	bls.n	8002088 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002068:	f043 0210 	orr.w	r2, r3, #16
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e007      	b.n	8002098 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b01      	cmp	r3, #1
 8002094:	d1df      	bne.n	8002056 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000000 	.word	0x20000000
 80020a4:	431bde83 	.word	0x431bde83

080020a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d127      	bne.n	8002112 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0201 	bic.w	r2, r2, #1
 80020d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020d2:	f7ff fbd3 	bl	800187c <HAL_GetTick>
 80020d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80020d8:	e014      	b.n	8002104 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80020da:	f7ff fbcf 	bl	800187c <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d90d      	bls.n	8002104 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ec:	f043 0210 	orr.w	r2, r3, #16
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f8:	f043 0201 	orr.w	r2, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e007      	b.n	8002114 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b01      	cmp	r3, #1
 8002110:	d0e3      	beq.n	80020da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002128:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002132:	2b00      	cmp	r3, #0
 8002134:	d127      	bne.n	8002186 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800214c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002150:	d115      	bne.n	800217e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002156:	2b00      	cmp	r3, #0
 8002158:	d111      	bne.n	800217e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d105      	bne.n	800217e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	f043 0201 	orr.w	r2, r3, #1
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f7ff f9c0 	bl	8001504 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002184:	e004      	b.n	8002190 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	4798      	blx	r3
}
 8002190:	bf00      	nop
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f7ff fe19 	bl	8001dde <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c0:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d2:	f043 0204 	orr.w	r2, r3, #4
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7ff fe11 	bl	8001e02 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021e0:	bf00      	nop
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bc80      	pop	{r7}
 80021f8:	4770      	bx	lr
	...

080021fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <__NVIC_SetPriorityGrouping+0x44>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002218:	4013      	ands	r3, r2
 800221a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800222c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800222e:	4a04      	ldr	r2, [pc, #16]	; (8002240 <__NVIC_SetPriorityGrouping+0x44>)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	60d3      	str	r3, [r2, #12]
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000ed00 	.word	0xe000ed00

08002244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <__NVIC_GetPriorityGrouping+0x18>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	0a1b      	lsrs	r3, r3, #8
 800224e:	f003 0307 	and.w	r3, r3, #7
}
 8002252:	4618      	mov	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	db0b      	blt.n	800228a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	f003 021f 	and.w	r2, r3, #31
 8002278:	4906      	ldr	r1, [pc, #24]	; (8002294 <__NVIC_EnableIRQ+0x34>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	2001      	movs	r0, #1
 8002282:	fa00 f202 	lsl.w	r2, r0, r2
 8002286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	e000e100 	.word	0xe000e100

08002298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	6039      	str	r1, [r7, #0]
 80022a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	db0a      	blt.n	80022c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	490c      	ldr	r1, [pc, #48]	; (80022e4 <__NVIC_SetPriority+0x4c>)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	0112      	lsls	r2, r2, #4
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	440b      	add	r3, r1
 80022bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022c0:	e00a      	b.n	80022d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4908      	ldr	r1, [pc, #32]	; (80022e8 <__NVIC_SetPriority+0x50>)
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	3b04      	subs	r3, #4
 80022d0:	0112      	lsls	r2, r2, #4
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	440b      	add	r3, r1
 80022d6:	761a      	strb	r2, [r3, #24]
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000e100 	.word	0xe000e100
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b089      	sub	sp, #36	; 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	f1c3 0307 	rsb	r3, r3, #7
 8002306:	2b04      	cmp	r3, #4
 8002308:	bf28      	it	cs
 800230a:	2304      	movcs	r3, #4
 800230c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3304      	adds	r3, #4
 8002312:	2b06      	cmp	r3, #6
 8002314:	d902      	bls.n	800231c <NVIC_EncodePriority+0x30>
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3b03      	subs	r3, #3
 800231a:	e000      	b.n	800231e <NVIC_EncodePriority+0x32>
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002320:	f04f 32ff 	mov.w	r2, #4294967295
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43da      	mvns	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	401a      	ands	r2, r3
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	fa01 f303 	lsl.w	r3, r1, r3
 800233e:	43d9      	mvns	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	4313      	orrs	r3, r2
         );
}
 8002346:	4618      	mov	r0, r3
 8002348:	3724      	adds	r7, #36	; 0x24
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3b01      	subs	r3, #1
 800235c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002360:	d301      	bcc.n	8002366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002362:	2301      	movs	r3, #1
 8002364:	e00f      	b.n	8002386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002366:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <SysTick_Config+0x40>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3b01      	subs	r3, #1
 800236c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800236e:	210f      	movs	r1, #15
 8002370:	f04f 30ff 	mov.w	r0, #4294967295
 8002374:	f7ff ff90 	bl	8002298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002378:	4b05      	ldr	r3, [pc, #20]	; (8002390 <SysTick_Config+0x40>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800237e:	4b04      	ldr	r3, [pc, #16]	; (8002390 <SysTick_Config+0x40>)
 8002380:	2207      	movs	r2, #7
 8002382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	e000e010 	.word	0xe000e010

08002394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff ff2d 	bl	80021fc <__NVIC_SetPriorityGrouping>
}
 80023a2:	bf00      	nop
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	4603      	mov	r3, r0
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
 80023b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023bc:	f7ff ff42 	bl	8002244 <__NVIC_GetPriorityGrouping>
 80023c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68b9      	ldr	r1, [r7, #8]
 80023c6:	6978      	ldr	r0, [r7, #20]
 80023c8:	f7ff ff90 	bl	80022ec <NVIC_EncodePriority>
 80023cc:	4602      	mov	r2, r0
 80023ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff5f 	bl	8002298 <__NVIC_SetPriority>
}
 80023da:	bf00      	nop
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4603      	mov	r3, r0
 80023ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff35 	bl	8002260 <__NVIC_EnableIRQ>
}
 80023f6:	bf00      	nop
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f7ff ffa2 	bl	8002350 <SysTick_Config>
 800240c:	4603      	mov	r3, r0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e043      	b.n	80024b6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	4b22      	ldr	r3, [pc, #136]	; (80024c0 <HAL_DMA_Init+0xa8>)
 8002436:	4413      	add	r3, r2
 8002438:	4a22      	ldr	r2, [pc, #136]	; (80024c4 <HAL_DMA_Init+0xac>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	009a      	lsls	r2, r3, #2
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a1f      	ldr	r2, [pc, #124]	; (80024c8 <HAL_DMA_Init+0xb0>)
 800244a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2202      	movs	r2, #2
 8002450:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002462:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002466:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002470:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800247c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002488:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	bffdfff8 	.word	0xbffdfff8
 80024c4:	cccccccd 	.word	0xcccccccd
 80024c8:	40020000 	.word	0x40020000

080024cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024da:	2300      	movs	r3, #0
 80024dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d101      	bne.n	80024ec <HAL_DMA_Start_IT+0x20>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e04a      	b.n	8002582 <HAL_DMA_Start_IT+0xb6>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d13a      	bne.n	8002574 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2202      	movs	r2, #2
 8002502:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68b9      	ldr	r1, [r7, #8]
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f000 f938 	bl	8002798 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252c:	2b00      	cmp	r3, #0
 800252e:	d008      	beq.n	8002542 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 020e 	orr.w	r2, r2, #14
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	e00f      	b.n	8002562 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 0204 	bic.w	r2, r2, #4
 8002550:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f042 020a 	orr.w	r2, r2, #10
 8002560:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f042 0201 	orr.w	r2, r2, #1
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	e005      	b.n	8002580 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800257c:	2302      	movs	r3, #2
 800257e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002580:	7dfb      	ldrb	r3, [r7, #23]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3718      	adds	r7, #24
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
	...

0800258c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	2204      	movs	r2, #4
 80025aa:	409a      	lsls	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d04f      	beq.n	8002654 <HAL_DMA_IRQHandler+0xc8>
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	f003 0304 	and.w	r3, r3, #4
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d04a      	beq.n	8002654 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0320 	and.w	r3, r3, #32
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d107      	bne.n	80025dc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0204 	bic.w	r2, r2, #4
 80025da:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a66      	ldr	r2, [pc, #408]	; (800277c <HAL_DMA_IRQHandler+0x1f0>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d029      	beq.n	800263a <HAL_DMA_IRQHandler+0xae>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a65      	ldr	r2, [pc, #404]	; (8002780 <HAL_DMA_IRQHandler+0x1f4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d022      	beq.n	8002636 <HAL_DMA_IRQHandler+0xaa>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a63      	ldr	r2, [pc, #396]	; (8002784 <HAL_DMA_IRQHandler+0x1f8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d01a      	beq.n	8002630 <HAL_DMA_IRQHandler+0xa4>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a62      	ldr	r2, [pc, #392]	; (8002788 <HAL_DMA_IRQHandler+0x1fc>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d012      	beq.n	800262a <HAL_DMA_IRQHandler+0x9e>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a60      	ldr	r2, [pc, #384]	; (800278c <HAL_DMA_IRQHandler+0x200>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d00a      	beq.n	8002624 <HAL_DMA_IRQHandler+0x98>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a5f      	ldr	r2, [pc, #380]	; (8002790 <HAL_DMA_IRQHandler+0x204>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d102      	bne.n	800261e <HAL_DMA_IRQHandler+0x92>
 8002618:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800261c:	e00e      	b.n	800263c <HAL_DMA_IRQHandler+0xb0>
 800261e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002622:	e00b      	b.n	800263c <HAL_DMA_IRQHandler+0xb0>
 8002624:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002628:	e008      	b.n	800263c <HAL_DMA_IRQHandler+0xb0>
 800262a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800262e:	e005      	b.n	800263c <HAL_DMA_IRQHandler+0xb0>
 8002630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002634:	e002      	b.n	800263c <HAL_DMA_IRQHandler+0xb0>
 8002636:	2340      	movs	r3, #64	; 0x40
 8002638:	e000      	b.n	800263c <HAL_DMA_IRQHandler+0xb0>
 800263a:	2304      	movs	r3, #4
 800263c:	4a55      	ldr	r2, [pc, #340]	; (8002794 <HAL_DMA_IRQHandler+0x208>)
 800263e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 8094 	beq.w	8002772 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002652:	e08e      	b.n	8002772 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002658:	2202      	movs	r2, #2
 800265a:	409a      	lsls	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d056      	beq.n	8002712 <HAL_DMA_IRQHandler+0x186>
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d051      	beq.n	8002712 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0320 	and.w	r3, r3, #32
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10b      	bne.n	8002694 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 020a 	bic.w	r2, r2, #10
 800268a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a38      	ldr	r2, [pc, #224]	; (800277c <HAL_DMA_IRQHandler+0x1f0>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d029      	beq.n	80026f2 <HAL_DMA_IRQHandler+0x166>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a37      	ldr	r2, [pc, #220]	; (8002780 <HAL_DMA_IRQHandler+0x1f4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d022      	beq.n	80026ee <HAL_DMA_IRQHandler+0x162>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a35      	ldr	r2, [pc, #212]	; (8002784 <HAL_DMA_IRQHandler+0x1f8>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d01a      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x15c>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a34      	ldr	r2, [pc, #208]	; (8002788 <HAL_DMA_IRQHandler+0x1fc>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d012      	beq.n	80026e2 <HAL_DMA_IRQHandler+0x156>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a32      	ldr	r2, [pc, #200]	; (800278c <HAL_DMA_IRQHandler+0x200>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d00a      	beq.n	80026dc <HAL_DMA_IRQHandler+0x150>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a31      	ldr	r2, [pc, #196]	; (8002790 <HAL_DMA_IRQHandler+0x204>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d102      	bne.n	80026d6 <HAL_DMA_IRQHandler+0x14a>
 80026d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80026d4:	e00e      	b.n	80026f4 <HAL_DMA_IRQHandler+0x168>
 80026d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026da:	e00b      	b.n	80026f4 <HAL_DMA_IRQHandler+0x168>
 80026dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026e0:	e008      	b.n	80026f4 <HAL_DMA_IRQHandler+0x168>
 80026e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026e6:	e005      	b.n	80026f4 <HAL_DMA_IRQHandler+0x168>
 80026e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026ec:	e002      	b.n	80026f4 <HAL_DMA_IRQHandler+0x168>
 80026ee:	2320      	movs	r3, #32
 80026f0:	e000      	b.n	80026f4 <HAL_DMA_IRQHandler+0x168>
 80026f2:	2302      	movs	r3, #2
 80026f4:	4a27      	ldr	r2, [pc, #156]	; (8002794 <HAL_DMA_IRQHandler+0x208>)
 80026f6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002704:	2b00      	cmp	r3, #0
 8002706:	d034      	beq.n	8002772 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002710:	e02f      	b.n	8002772 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	2208      	movs	r2, #8
 8002718:	409a      	lsls	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d028      	beq.n	8002774 <HAL_DMA_IRQHandler+0x1e8>
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d023      	beq.n	8002774 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 020e 	bic.w	r2, r2, #14
 800273a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002744:	2101      	movs	r1, #1
 8002746:	fa01 f202 	lsl.w	r2, r1, r2
 800274a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	2b00      	cmp	r3, #0
 8002768:	d004      	beq.n	8002774 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	4798      	blx	r3
    }
  }
  return;
 8002772:	bf00      	nop
 8002774:	bf00      	nop
}
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40020008 	.word	0x40020008
 8002780:	4002001c 	.word	0x4002001c
 8002784:	40020030 	.word	0x40020030
 8002788:	40020044 	.word	0x40020044
 800278c:	40020058 	.word	0x40020058
 8002790:	4002006c 	.word	0x4002006c
 8002794:	40020000 	.word	0x40020000

08002798 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ae:	2101      	movs	r1, #1
 80027b0:	fa01 f202 	lsl.w	r2, r1, r2
 80027b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b10      	cmp	r3, #16
 80027c4:	d108      	bne.n	80027d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68ba      	ldr	r2, [r7, #8]
 80027d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027d6:	e007      	b.n	80027e8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	60da      	str	r2, [r3, #12]
}
 80027e8:	bf00      	nop
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr
	...

080027f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b08b      	sub	sp, #44	; 0x2c
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027fe:	2300      	movs	r3, #0
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002802:	2300      	movs	r3, #0
 8002804:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002806:	e127      	b.n	8002a58 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002808:	2201      	movs	r2, #1
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	69fa      	ldr	r2, [r7, #28]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	429a      	cmp	r2, r3
 8002822:	f040 8116 	bne.w	8002a52 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b12      	cmp	r3, #18
 800282c:	d034      	beq.n	8002898 <HAL_GPIO_Init+0xa4>
 800282e:	2b12      	cmp	r3, #18
 8002830:	d80d      	bhi.n	800284e <HAL_GPIO_Init+0x5a>
 8002832:	2b02      	cmp	r3, #2
 8002834:	d02b      	beq.n	800288e <HAL_GPIO_Init+0x9a>
 8002836:	2b02      	cmp	r3, #2
 8002838:	d804      	bhi.n	8002844 <HAL_GPIO_Init+0x50>
 800283a:	2b00      	cmp	r3, #0
 800283c:	d031      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
 800283e:	2b01      	cmp	r3, #1
 8002840:	d01c      	beq.n	800287c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002842:	e048      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002844:	2b03      	cmp	r3, #3
 8002846:	d043      	beq.n	80028d0 <HAL_GPIO_Init+0xdc>
 8002848:	2b11      	cmp	r3, #17
 800284a:	d01b      	beq.n	8002884 <HAL_GPIO_Init+0x90>
          break;
 800284c:	e043      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800284e:	4a89      	ldr	r2, [pc, #548]	; (8002a74 <HAL_GPIO_Init+0x280>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d026      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
 8002854:	4a87      	ldr	r2, [pc, #540]	; (8002a74 <HAL_GPIO_Init+0x280>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d806      	bhi.n	8002868 <HAL_GPIO_Init+0x74>
 800285a:	4a87      	ldr	r2, [pc, #540]	; (8002a78 <HAL_GPIO_Init+0x284>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d020      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
 8002860:	4a86      	ldr	r2, [pc, #536]	; (8002a7c <HAL_GPIO_Init+0x288>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d01d      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
          break;
 8002866:	e036      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002868:	4a85      	ldr	r2, [pc, #532]	; (8002a80 <HAL_GPIO_Init+0x28c>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d019      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
 800286e:	4a85      	ldr	r2, [pc, #532]	; (8002a84 <HAL_GPIO_Init+0x290>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d016      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
 8002874:	4a84      	ldr	r2, [pc, #528]	; (8002a88 <HAL_GPIO_Init+0x294>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d013      	beq.n	80028a2 <HAL_GPIO_Init+0xae>
          break;
 800287a:	e02c      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	623b      	str	r3, [r7, #32]
          break;
 8002882:	e028      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	3304      	adds	r3, #4
 800288a:	623b      	str	r3, [r7, #32]
          break;
 800288c:	e023      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	3308      	adds	r3, #8
 8002894:	623b      	str	r3, [r7, #32]
          break;
 8002896:	e01e      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	330c      	adds	r3, #12
 800289e:	623b      	str	r3, [r7, #32]
          break;
 80028a0:	e019      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d102      	bne.n	80028b0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028aa:	2304      	movs	r3, #4
 80028ac:	623b      	str	r3, [r7, #32]
          break;
 80028ae:	e012      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d105      	bne.n	80028c4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028b8:	2308      	movs	r3, #8
 80028ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69fa      	ldr	r2, [r7, #28]
 80028c0:	611a      	str	r2, [r3, #16]
          break;
 80028c2:	e008      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028c4:	2308      	movs	r3, #8
 80028c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69fa      	ldr	r2, [r7, #28]
 80028cc:	615a      	str	r2, [r3, #20]
          break;
 80028ce:	e002      	b.n	80028d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028d0:	2300      	movs	r3, #0
 80028d2:	623b      	str	r3, [r7, #32]
          break;
 80028d4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	2bff      	cmp	r3, #255	; 0xff
 80028da:	d801      	bhi.n	80028e0 <HAL_GPIO_Init+0xec>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	e001      	b.n	80028e4 <HAL_GPIO_Init+0xf0>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3304      	adds	r3, #4
 80028e4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	2bff      	cmp	r3, #255	; 0xff
 80028ea:	d802      	bhi.n	80028f2 <HAL_GPIO_Init+0xfe>
 80028ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	e002      	b.n	80028f8 <HAL_GPIO_Init+0x104>
 80028f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f4:	3b08      	subs	r3, #8
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	210f      	movs	r1, #15
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	fa01 f303 	lsl.w	r3, r1, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	401a      	ands	r2, r3
 800290a:	6a39      	ldr	r1, [r7, #32]
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	431a      	orrs	r2, r3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 8096 	beq.w	8002a52 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002926:	4b59      	ldr	r3, [pc, #356]	; (8002a8c <HAL_GPIO_Init+0x298>)
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	4a58      	ldr	r2, [pc, #352]	; (8002a8c <HAL_GPIO_Init+0x298>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	6193      	str	r3, [r2, #24]
 8002932:	4b56      	ldr	r3, [pc, #344]	; (8002a8c <HAL_GPIO_Init+0x298>)
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800293e:	4a54      	ldr	r2, [pc, #336]	; (8002a90 <HAL_GPIO_Init+0x29c>)
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	089b      	lsrs	r3, r3, #2
 8002944:	3302      	adds	r3, #2
 8002946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	220f      	movs	r2, #15
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43db      	mvns	r3, r3
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	4013      	ands	r3, r2
 8002960:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a4b      	ldr	r2, [pc, #300]	; (8002a94 <HAL_GPIO_Init+0x2a0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d013      	beq.n	8002992 <HAL_GPIO_Init+0x19e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a4a      	ldr	r2, [pc, #296]	; (8002a98 <HAL_GPIO_Init+0x2a4>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d00d      	beq.n	800298e <HAL_GPIO_Init+0x19a>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a49      	ldr	r2, [pc, #292]	; (8002a9c <HAL_GPIO_Init+0x2a8>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d007      	beq.n	800298a <HAL_GPIO_Init+0x196>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a48      	ldr	r2, [pc, #288]	; (8002aa0 <HAL_GPIO_Init+0x2ac>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d101      	bne.n	8002986 <HAL_GPIO_Init+0x192>
 8002982:	2303      	movs	r3, #3
 8002984:	e006      	b.n	8002994 <HAL_GPIO_Init+0x1a0>
 8002986:	2304      	movs	r3, #4
 8002988:	e004      	b.n	8002994 <HAL_GPIO_Init+0x1a0>
 800298a:	2302      	movs	r3, #2
 800298c:	e002      	b.n	8002994 <HAL_GPIO_Init+0x1a0>
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <HAL_GPIO_Init+0x1a0>
 8002992:	2300      	movs	r3, #0
 8002994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002996:	f002 0203 	and.w	r2, r2, #3
 800299a:	0092      	lsls	r2, r2, #2
 800299c:	4093      	lsls	r3, r2
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029a4:	493a      	ldr	r1, [pc, #232]	; (8002a90 <HAL_GPIO_Init+0x29c>)
 80029a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a8:	089b      	lsrs	r3, r3, #2
 80029aa:	3302      	adds	r3, #2
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d006      	beq.n	80029cc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029be:	4b39      	ldr	r3, [pc, #228]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	4938      	ldr	r1, [pc, #224]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	600b      	str	r3, [r1, #0]
 80029ca:	e006      	b.n	80029da <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029cc:	4b35      	ldr	r3, [pc, #212]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	43db      	mvns	r3, r3
 80029d4:	4933      	ldr	r1, [pc, #204]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029e6:	4b2f      	ldr	r3, [pc, #188]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	492e      	ldr	r1, [pc, #184]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	604b      	str	r3, [r1, #4]
 80029f2:	e006      	b.n	8002a02 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029f4:	4b2b      	ldr	r3, [pc, #172]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	4929      	ldr	r1, [pc, #164]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 80029fe:	4013      	ands	r3, r2
 8002a00:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d006      	beq.n	8002a1c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a0e:	4b25      	ldr	r3, [pc, #148]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	4924      	ldr	r1, [pc, #144]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	608b      	str	r3, [r1, #8]
 8002a1a:	e006      	b.n	8002a2a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a1c:	4b21      	ldr	r3, [pc, #132]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	43db      	mvns	r3, r3
 8002a24:	491f      	ldr	r1, [pc, #124]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d006      	beq.n	8002a44 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a36:	4b1b      	ldr	r3, [pc, #108]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	491a      	ldr	r1, [pc, #104]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	60cb      	str	r3, [r1, #12]
 8002a42:	e006      	b.n	8002a52 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a44:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	4915      	ldr	r1, [pc, #84]	; (8002aa4 <HAL_GPIO_Init+0x2b0>)
 8002a4e:	4013      	ands	r3, r2
 8002a50:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	3301      	adds	r3, #1
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f47f aed0 	bne.w	8002808 <HAL_GPIO_Init+0x14>
  }
}
 8002a68:	bf00      	nop
 8002a6a:	372c      	adds	r7, #44	; 0x2c
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	10210000 	.word	0x10210000
 8002a78:	10110000 	.word	0x10110000
 8002a7c:	10120000 	.word	0x10120000
 8002a80:	10310000 	.word	0x10310000
 8002a84:	10320000 	.word	0x10320000
 8002a88:	10220000 	.word	0x10220000
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	40010000 	.word	0x40010000
 8002a94:	40010800 	.word	0x40010800
 8002a98:	40010c00 	.word	0x40010c00
 8002a9c:	40011000 	.word	0x40011000
 8002aa0:	40011400 	.word	0x40011400
 8002aa4:	40010400 	.word	0x40010400

08002aa8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aaa:	b08b      	sub	sp, #44	; 0x2c
 8002aac:	af06      	add	r7, sp, #24
 8002aae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e0fd      	b.n	8002cb6 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d106      	bne.n	8002ad4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f005 fc06 	bl	80082e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2203      	movs	r2, #3
 8002ad8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f002 f813 	bl	8004b0c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	687e      	ldr	r6, [r7, #4]
 8002aee:	466d      	mov	r5, sp
 8002af0:	f106 0410 	add.w	r4, r6, #16
 8002af4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002af6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002af8:	6823      	ldr	r3, [r4, #0]
 8002afa:	602b      	str	r3, [r5, #0]
 8002afc:	1d33      	adds	r3, r6, #4
 8002afe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b00:	6838      	ldr	r0, [r7, #0]
 8002b02:	f001 ffdd 	bl	8004ac0 <USB_CoreInit>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0ce      	b.n	8002cb6 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f002 f80e 	bl	8004b40 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b24:	2300      	movs	r3, #0
 8002b26:	73fb      	strb	r3, [r7, #15]
 8002b28:	e04c      	b.n	8002bc4 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	4613      	mov	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	440b      	add	r3, r1
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b40:	7bfb      	ldrb	r3, [r7, #15]
 8002b42:	6879      	ldr	r1, [r7, #4]
 8002b44:	1c5a      	adds	r2, r3, #1
 8002b46:	4613      	mov	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	4413      	add	r3, r2
 8002b4c:	00db      	lsls	r3, r3, #3
 8002b4e:	440b      	add	r3, r1
 8002b50:	7bfa      	ldrb	r2, [r7, #15]
 8002b52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002b54:	7bfa      	ldrb	r2, [r7, #15]
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	b298      	uxth	r0, r3
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	440b      	add	r3, r1
 8002b66:	3336      	adds	r3, #54	; 0x36
 8002b68:	4602      	mov	r2, r0
 8002b6a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	1c5a      	adds	r2, r3, #1
 8002b72:	4613      	mov	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4413      	add	r3, r2
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	440b      	add	r3, r1
 8002b7c:	3303      	adds	r3, #3
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b82:	7bfa      	ldrb	r2, [r7, #15]
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	440b      	add	r3, r1
 8002b90:	3338      	adds	r3, #56	; 0x38
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b96:	7bfa      	ldrb	r2, [r7, #15]
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4413      	add	r3, r2
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	440b      	add	r3, r1
 8002ba4:	333c      	adds	r3, #60	; 0x3c
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002baa:	7bfa      	ldrb	r2, [r7, #15]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3340      	adds	r3, #64	; 0x40
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	73fb      	strb	r3, [r7, #15]
 8002bc4:	7bfa      	ldrb	r2, [r7, #15]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d3ad      	bcc.n	8002b2a <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
 8002bd2:	e044      	b.n	8002c5e <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002bd4:	7bfa      	ldrb	r2, [r7, #15]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	440b      	add	r3, r1
 8002be2:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002be6:	2200      	movs	r2, #0
 8002be8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002bea:	7bfa      	ldrb	r2, [r7, #15]
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	440b      	add	r3, r1
 8002bf8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002bfc:	7bfa      	ldrb	r2, [r7, #15]
 8002bfe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c00:	7bfa      	ldrb	r2, [r7, #15]
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	4613      	mov	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	440b      	add	r3, r1
 8002c0e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c16:	7bfa      	ldrb	r2, [r7, #15]
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	440b      	add	r3, r1
 8002c24:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c2c:	7bfa      	ldrb	r2, [r7, #15]
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	440b      	add	r3, r1
 8002c3a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002c42:	7bfa      	ldrb	r2, [r7, #15]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	440b      	add	r3, r1
 8002c50:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	73fb      	strb	r3, [r7, #15]
 8002c5e:	7bfa      	ldrb	r2, [r7, #15]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d3b5      	bcc.n	8002bd4 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	603b      	str	r3, [r7, #0]
 8002c6e:	687e      	ldr	r6, [r7, #4]
 8002c70:	466d      	mov	r5, sp
 8002c72:	f106 0410 	add.w	r4, r6, #16
 8002c76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	602b      	str	r3, [r5, #0]
 8002c7e:	1d33      	adds	r3, r6, #4
 8002c80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c82:	6838      	ldr	r0, [r7, #0]
 8002c84:	f001 ff68 	bl	8004b58 <USB_DevInit>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d005      	beq.n	8002c9a <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2202      	movs	r2, #2
 8002c92:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e00d      	b.n	8002cb6 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f003 ff02 	bl	8006ab8 <USB_DevDisconnect>

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cbe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <HAL_PCD_Start+0x16>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e016      	b.n	8002d02 <HAL_PCD_Start+0x44>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f001 fefd 	bl	8004ae0 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f005 fd48 	bl	800877e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f003 fed6 	bl	8006aa4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b088      	sub	sp, #32
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f003 fed8 	bl	8006acc <USB_ReadInterrupts>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d26:	d102      	bne.n	8002d2e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 fb4a 	bl	80033c2 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f003 feca 	bl	8006acc <USB_ReadInterrupts>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d42:	d112      	bne.n	8002d6a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d56:	b292      	uxth	r2, r2
 8002d58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f005 fb3a 	bl	80083d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002d62:	2100      	movs	r1, #0
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f925 	bl	8002fb4 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f003 feac 	bl	8006acc <USB_ReadInterrupts>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d7e:	d10b      	bne.n	8002d98 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d92:	b292      	uxth	r2, r2
 8002d94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f003 fe95 	bl	8006acc <USB_ReadInterrupts>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002da8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dac:	d10b      	bne.n	8002dc6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002dc0:	b292      	uxth	r2, r2
 8002dc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f003 fe7e 	bl	8006acc <USB_ReadInterrupts>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dda:	d126      	bne.n	8002e2a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0204 	bic.w	r2, r2, #4
 8002dee:	b292      	uxth	r2, r2
 8002df0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0208 	bic.w	r2, r2, #8
 8002e06:	b292      	uxth	r2, r2
 8002e08:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f005 fb1b 	bl	8008448 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e24:	b292      	uxth	r2, r2
 8002e26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f003 fe4c 	bl	8006acc <USB_ReadInterrupts>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e3e:	f040 8084 	bne.w	8002f4a <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8002e42:	2300      	movs	r3, #0
 8002e44:	77fb      	strb	r3, [r7, #31]
 8002e46:	e011      	b.n	8002e6c <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	7ffb      	ldrb	r3, [r7, #31]
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	441a      	add	r2, r3
 8002e54:	7ffb      	ldrb	r3, [r7, #31]
 8002e56:	8812      	ldrh	r2, [r2, #0]
 8002e58:	b292      	uxth	r2, r2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	f107 0120 	add.w	r1, r7, #32
 8002e60:	440b      	add	r3, r1
 8002e62:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8002e66:	7ffb      	ldrb	r3, [r7, #31]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	77fb      	strb	r3, [r7, #31]
 8002e6c:	7ffb      	ldrb	r3, [r7, #31]
 8002e6e:	2b07      	cmp	r3, #7
 8002e70:	d9ea      	bls.n	8002e48 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f042 0201 	orr.w	r2, r2, #1
 8002e84:	b292      	uxth	r2, r2
 8002e86:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 0201 	bic.w	r2, r2, #1
 8002e9c:	b292      	uxth	r2, r2
 8002e9e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002ea2:	bf00      	nop
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d0f6      	beq.n	8002ea4 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ec8:	b292      	uxth	r2, r2
 8002eca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002ece:	2300      	movs	r3, #0
 8002ed0:	77fb      	strb	r3, [r7, #31]
 8002ed2:	e010      	b.n	8002ef6 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002ed4:	7ffb      	ldrb	r3, [r7, #31]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6812      	ldr	r2, [r2, #0]
 8002eda:	4611      	mov	r1, r2
 8002edc:	7ffa      	ldrb	r2, [r7, #31]
 8002ede:	0092      	lsls	r2, r2, #2
 8002ee0:	440a      	add	r2, r1
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	f107 0120 	add.w	r1, r7, #32
 8002ee8:	440b      	add	r3, r1
 8002eea:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002eee:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002ef0:	7ffb      	ldrb	r3, [r7, #31]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	77fb      	strb	r3, [r7, #31]
 8002ef6:	7ffb      	ldrb	r3, [r7, #31]
 8002ef8:	2b07      	cmp	r3, #7
 8002efa:	d9eb      	bls.n	8002ed4 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0208 	orr.w	r2, r2, #8
 8002f0e:	b292      	uxth	r2, r2
 8002f10:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f26:	b292      	uxth	r2, r2
 8002f28:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f042 0204 	orr.w	r2, r2, #4
 8002f3e:	b292      	uxth	r2, r2
 8002f40:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f005 fa65 	bl	8008414 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f003 fdbc 	bl	8006acc <USB_ReadInterrupts>
 8002f54:	4603      	mov	r3, r0
 8002f56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f5e:	d10e      	bne.n	8002f7e <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f72:	b292      	uxth	r2, r2
 8002f74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f005 fa1e 	bl	80083ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f003 fda2 	bl	8006acc <USB_ReadInterrupts>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f92:	d10b      	bne.n	8002fac <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fa6:	b292      	uxth	r2, r2
 8002fa8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002fac:	bf00      	nop
 8002fae:	3720      	adds	r7, #32
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_PCD_SetAddress+0x1a>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e013      	b.n	8002ff6 <HAL_PCD_SetAddress+0x42>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	78fa      	ldrb	r2, [r7, #3]
 8002fda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f003 fd49 	bl	8006a7e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b084      	sub	sp, #16
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
 8003006:	4608      	mov	r0, r1
 8003008:	4611      	mov	r1, r2
 800300a:	461a      	mov	r2, r3
 800300c:	4603      	mov	r3, r0
 800300e:	70fb      	strb	r3, [r7, #3]
 8003010:	460b      	mov	r3, r1
 8003012:	803b      	strh	r3, [r7, #0]
 8003014:	4613      	mov	r3, r2
 8003016:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003018:	2300      	movs	r3, #0
 800301a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800301c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003020:	2b00      	cmp	r3, #0
 8003022:	da0e      	bge.n	8003042 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	4413      	add	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	705a      	strb	r2, [r3, #1]
 8003040:	e00e      	b.n	8003060 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003042:	78fb      	ldrb	r3, [r7, #3]
 8003044:	f003 0207 	and.w	r2, r3, #7
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	4413      	add	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003060:	78fb      	ldrb	r3, [r7, #3]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	b2da      	uxtb	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800306c:	883a      	ldrh	r2, [r7, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	78ba      	ldrb	r2, [r7, #2]
 8003076:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	785b      	ldrb	r3, [r3, #1]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d004      	beq.n	800308a <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	b29a      	uxth	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800308a:	78bb      	ldrb	r3, [r7, #2]
 800308c:	2b02      	cmp	r3, #2
 800308e:	d102      	bne.n	8003096 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_PCD_EP_Open+0xa6>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e00e      	b.n	80030c2 <HAL_PCD_EP_Open+0xc4>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68f9      	ldr	r1, [r7, #12]
 80030b2:	4618      	mov	r0, r3
 80030b4:	f001 fd70 	bl	8004b98 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80030c0:	7afb      	ldrb	r3, [r7, #11]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b084      	sub	sp, #16
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	460b      	mov	r3, r1
 80030d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	da0e      	bge.n	80030fc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	4613      	mov	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	4413      	add	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2201      	movs	r2, #1
 80030f8:	705a      	strb	r2, [r3, #1]
 80030fa:	e00e      	b.n	800311a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030fc:	78fb      	ldrb	r3, [r7, #3]
 80030fe:	f003 0207 	and.w	r2, r3, #7
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	4413      	add	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800311a:	78fb      	ldrb	r3, [r7, #3]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	b2da      	uxtb	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_PCD_EP_Close+0x6a>
 8003130:	2302      	movs	r3, #2
 8003132:	e00e      	b.n	8003152 <HAL_PCD_EP_Close+0x88>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68f9      	ldr	r1, [r7, #12]
 8003142:	4618      	mov	r0, r3
 8003144:	f002 f892 	bl	800526c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b086      	sub	sp, #24
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	603b      	str	r3, [r7, #0]
 8003166:	460b      	mov	r3, r1
 8003168:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800316a:	7afb      	ldrb	r3, [r7, #11]
 800316c:	f003 0207 	and.w	r2, r3, #7
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	4413      	add	r3, r2
 8003180:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2200      	movs	r2, #0
 8003192:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	2200      	movs	r2, #0
 8003198:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800319a:	7afb      	ldrb	r3, [r7, #11]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031a6:	7afb      	ldrb	r3, [r7, #11]
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d106      	bne.n	80031be <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6979      	ldr	r1, [r7, #20]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f002 fa44 	bl	8005644 <USB_EPStartXfer>
 80031bc:	e005      	b.n	80031ca <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6979      	ldr	r1, [r7, #20]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f002 fa3d 	bl	8005644 <USB_EPStartXfer>
  }

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	607a      	str	r2, [r7, #4]
 80031de:	603b      	str	r3, [r7, #0]
 80031e0:	460b      	mov	r3, r1
 80031e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031e4:	7afb      	ldrb	r3, [r7, #11]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	1c5a      	adds	r2, r3, #1
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	4413      	add	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2200      	movs	r2, #0
 8003218:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	2201      	movs	r2, #1
 800321e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003220:	7afb      	ldrb	r3, [r7, #11]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	b2da      	uxtb	r2, r3
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800322c:	7afb      	ldrb	r3, [r7, #11]
 800322e:	f003 0307 	and.w	r3, r3, #7
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6979      	ldr	r1, [r7, #20]
 800323c:	4618      	mov	r0, r3
 800323e:	f002 fa01 	bl	8005644 <USB_EPStartXfer>
 8003242:	e005      	b.n	8003250 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6979      	ldr	r1, [r7, #20]
 800324a:	4618      	mov	r0, r3
 800324c:	f002 f9fa 	bl	8005644 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3718      	adds	r7, #24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
 8003262:	460b      	mov	r3, r1
 8003264:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003266:	78fb      	ldrb	r3, [r7, #3]
 8003268:	f003 0207 	and.w	r2, r3, #7
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	429a      	cmp	r2, r3
 8003272:	d901      	bls.n	8003278 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e04c      	b.n	8003312 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800327c:	2b00      	cmp	r3, #0
 800327e:	da0e      	bge.n	800329e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003280:	78fb      	ldrb	r3, [r7, #3]
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	4613      	mov	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4413      	add	r3, r2
 800328e:	00db      	lsls	r3, r3, #3
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	4413      	add	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2201      	movs	r2, #1
 800329a:	705a      	strb	r2, [r3, #1]
 800329c:	e00c      	b.n	80032b8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	4413      	add	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2201      	movs	r2, #1
 80032bc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032be:	78fb      	ldrb	r3, [r7, #3]
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_PCD_EP_SetStall+0x7e>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e01c      	b.n	8003312 <HAL_PCD_EP_SetStall+0xb8>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68f9      	ldr	r1, [r7, #12]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f003 facc 	bl	8006884 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80032ec:	78fb      	ldrb	r3, [r7, #3]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d108      	bne.n	8003308 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003300:	4619      	mov	r1, r3
 8003302:	4610      	mov	r0, r2
 8003304:	f003 fbf1 	bl	8006aea <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b084      	sub	sp, #16
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
 8003322:	460b      	mov	r3, r1
 8003324:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003326:	78fb      	ldrb	r3, [r7, #3]
 8003328:	f003 020f 	and.w	r2, r3, #15
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	429a      	cmp	r2, r3
 8003332:	d901      	bls.n	8003338 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e040      	b.n	80033ba <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003338:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800333c:	2b00      	cmp	r3, #0
 800333e:	da0e      	bge.n	800335e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003340:	78fb      	ldrb	r3, [r7, #3]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	1c5a      	adds	r2, r3, #1
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	4413      	add	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	705a      	strb	r2, [r3, #1]
 800335c:	e00e      	b.n	800337c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800335e:	78fb      	ldrb	r3, [r7, #3]
 8003360:	f003 0207 	and.w	r2, r3, #7
 8003364:	4613      	mov	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	4413      	add	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003382:	78fb      	ldrb	r3, [r7, #3]
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	b2da      	uxtb	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_PCD_EP_ClrStall+0x82>
 8003398:	2302      	movs	r3, #2
 800339a:	e00e      	b.n	80033ba <HAL_PCD_EP_ClrStall+0xa0>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68f9      	ldr	r1, [r7, #12]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f003 faba 	bl	8006924 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b08e      	sub	sp, #56	; 0x38
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80033ca:	e2df      	b.n	800398c <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033d4:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80033d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	f003 030f 	and.w	r3, r3, #15
 80033de:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80033e2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f040 8158 	bne.w	800369c <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80033ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80033ee:	f003 0310 	and.w	r3, r3, #16
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d152      	bne.n	800349c <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003406:	81fb      	strh	r3, [r7, #14]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	89fb      	ldrh	r3, [r7, #14]
 800340e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003412:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003416:	b29b      	uxth	r3, r3
 8003418:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3328      	adds	r3, #40	; 0x28
 800341e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003428:	b29b      	uxth	r3, r3
 800342a:	461a      	mov	r2, r3
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	4413      	add	r3, r2
 8003434:	3302      	adds	r3, #2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	4413      	add	r3, r2
 800343e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003442:	881b      	ldrh	r3, [r3, #0]
 8003444:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344e:	695a      	ldr	r2, [r3, #20]
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	441a      	add	r2, r3
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800345a:	2100      	movs	r1, #0
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f004 ff92 	bl	8008386 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 828e 	beq.w	800398c <PCD_EP_ISR_Handler+0x5ca>
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	2b00      	cmp	r3, #0
 8003476:	f040 8289 	bne.w	800398c <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003480:	b2db      	uxtb	r3, r3
 8003482:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003486:	b2da      	uxtb	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	b292      	uxth	r2, r2
 800348e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800349a:	e277      	b.n	800398c <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80034ac:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80034ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d034      	beq.n	8003520 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034be:	b29b      	uxth	r3, r3
 80034c0:	461a      	mov	r2, r3
 80034c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	4413      	add	r3, r2
 80034ca:	3306      	adds	r3, #6
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034d8:	881b      	ldrh	r3, [r3, #0]
 80034da:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80034f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	f003 fb47 	bl	8006b88 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	b29a      	uxth	r2, r3
 8003502:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003506:	4013      	ands	r3, r2
 8003508:	823b      	strh	r3, [r7, #16]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	8a3a      	ldrh	r2, [r7, #16]
 8003510:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003514:	b292      	uxth	r2, r2
 8003516:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f004 ff07 	bl	800832c <HAL_PCD_SetupStageCallback>
 800351e:	e235      	b.n	800398c <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003520:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003524:	2b00      	cmp	r3, #0
 8003526:	f280 8231 	bge.w	800398c <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	881b      	ldrh	r3, [r3, #0]
 8003530:	b29a      	uxth	r2, r3
 8003532:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003536:	4013      	ands	r3, r2
 8003538:	83bb      	strh	r3, [r7, #28]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	8bba      	ldrh	r2, [r7, #28]
 8003540:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003544:	b292      	uxth	r2, r2
 8003546:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003550:	b29b      	uxth	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	4413      	add	r3, r2
 800355c:	3306      	adds	r3, #6
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	4413      	add	r3, r2
 8003566:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d019      	beq.n	80035b0 <PCD_EP_ISR_Handler+0x1ee>
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d015      	beq.n	80035b0 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	6959      	ldr	r1, [r3, #20]
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003594:	b29b      	uxth	r3, r3
 8003596:	f003 faf7 	bl	8006b88 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359c:	695a      	ldr	r2, [r3, #20]
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	441a      	add	r2, r3
 80035a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80035a8:	2100      	movs	r1, #0
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f004 fed0 	bl	8008350 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035be:	b29b      	uxth	r3, r3
 80035c0:	461a      	mov	r2, r3
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	4413      	add	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d112      	bne.n	80035fe <PCD_EP_ISR_Handler+0x23c>
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	881b      	ldrh	r3, [r3, #0]
 80035dc:	b29b      	uxth	r3, r3
 80035de:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	801a      	strh	r2, [r3, #0]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	801a      	strh	r2, [r3, #0]
 80035fc:	e02f      	b.n	800365e <PCD_EP_ISR_Handler+0x29c>
 80035fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	2b3e      	cmp	r3, #62	; 0x3e
 8003604:	d813      	bhi.n	800362e <PCD_EP_ISR_Handler+0x26c>
 8003606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	085b      	lsrs	r3, r3, #1
 800360c:	633b      	str	r3, [r7, #48]	; 0x30
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <PCD_EP_ISR_Handler+0x25e>
 800361a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361c:	3301      	adds	r3, #1
 800361e:	633b      	str	r3, [r7, #48]	; 0x30
 8003620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003622:	b29b      	uxth	r3, r3
 8003624:	029b      	lsls	r3, r3, #10
 8003626:	b29a      	uxth	r2, r3
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	801a      	strh	r2, [r3, #0]
 800362c:	e017      	b.n	800365e <PCD_EP_ISR_Handler+0x29c>
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	095b      	lsrs	r3, r3, #5
 8003634:	633b      	str	r3, [r7, #48]	; 0x30
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f003 031f 	and.w	r3, r3, #31
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <PCD_EP_ISR_Handler+0x286>
 8003642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003644:	3b01      	subs	r3, #1
 8003646:	633b      	str	r3, [r7, #48]	; 0x30
 8003648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364a:	b29b      	uxth	r3, r3
 800364c:	029b      	lsls	r3, r3, #10
 800364e:	b29b      	uxth	r3, r3
 8003650:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003654:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003658:	b29a      	uxth	r2, r3
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	b29b      	uxth	r3, r3
 8003666:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800366a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800366e:	827b      	strh	r3, [r7, #18]
 8003670:	8a7b      	ldrh	r3, [r7, #18]
 8003672:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003676:	827b      	strh	r3, [r7, #18]
 8003678:	8a7b      	ldrh	r3, [r7, #18]
 800367a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800367e:	827b      	strh	r3, [r7, #18]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	8a7b      	ldrh	r3, [r7, #18]
 8003686:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800368a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800368e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003696:	b29b      	uxth	r3, r3
 8003698:	8013      	strh	r3, [r2, #0]
 800369a:	e177      	b.n	800398c <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	461a      	mov	r2, r3
 80036a2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80036ae:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f280 80ea 	bge.w	800388c <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	461a      	mov	r2, r3
 80036be:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	881b      	ldrh	r3, [r3, #0]
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	f640 738f 	movw	r3, #3983	; 0xf8f
 80036ce:	4013      	ands	r3, r2
 80036d0:	853b      	strh	r3, [r7, #40]	; 0x28
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	461a      	mov	r2, r3
 80036d8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80036e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80036e6:	b292      	uxth	r2, r2
 80036e8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80036ea:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80036ee:	4613      	mov	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	4413      	add	r3, r2
 80036fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003702:	7b1b      	ldrb	r3, [r3, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d122      	bne.n	800374e <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003710:	b29b      	uxth	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	4413      	add	r3, r2
 800371c:	3306      	adds	r3, #6
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	4413      	add	r3, r2
 8003726:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003730:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8003732:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 8087 	beq.w	8003848 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6818      	ldr	r0, [r3, #0]
 800373e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003740:	6959      	ldr	r1, [r3, #20]
 8003742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003744:	88da      	ldrh	r2, [r3, #6]
 8003746:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003748:	f003 fa1e 	bl	8006b88 <USB_ReadPMA>
 800374c:	e07c      	b.n	8003848 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	78db      	ldrb	r3, [r3, #3]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d108      	bne.n	8003768 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003756:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003758:	461a      	mov	r2, r3
 800375a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f923 	bl	80039a8 <HAL_PCD_EP_DB_Receive>
 8003762:	4603      	mov	r3, r0
 8003764:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003766:	e06f      	b.n	8003848 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	461a      	mov	r2, r3
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	881b      	ldrh	r3, [r3, #0]
 8003778:	b29b      	uxth	r3, r3
 800377a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800377e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003782:	847b      	strh	r3, [r7, #34]	; 0x22
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	461a      	mov	r2, r3
 800378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	441a      	add	r2, r3
 8003792:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003794:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003798:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800379c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d021      	beq.n	8003806 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	461a      	mov	r2, r3
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	4413      	add	r3, r2
 80037d6:	3302      	adds	r3, #2
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	4413      	add	r3, r2
 80037e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037ea:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80037ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d02a      	beq.n	8003848 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6818      	ldr	r0, [r3, #0]
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	6959      	ldr	r1, [r3, #20]
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	891a      	ldrh	r2, [r3, #8]
 80037fe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003800:	f003 f9c2 	bl	8006b88 <USB_ReadPMA>
 8003804:	e020      	b.n	8003848 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800380e:	b29b      	uxth	r3, r3
 8003810:	461a      	mov	r2, r3
 8003812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	4413      	add	r3, r2
 800381a:	3306      	adds	r3, #6
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	4413      	add	r3, r2
 8003824:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800382e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003830:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003832:	2b00      	cmp	r3, #0
 8003834:	d008      	beq.n	8003848 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383c:	6959      	ldr	r1, [r3, #20]
 800383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003840:	895a      	ldrh	r2, [r3, #10]
 8003842:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003844:	f003 f9a0 	bl	8006b88 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	69da      	ldr	r2, [r3, #28]
 800384c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800384e:	441a      	add	r2, r3
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003856:	695a      	ldr	r2, [r3, #20]
 8003858:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800385a:	441a      	add	r2, r3
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d004      	beq.n	8003872 <PCD_EP_ISR_Handler+0x4b0>
 8003868:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	429a      	cmp	r2, r3
 8003870:	d206      	bcs.n	8003880 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	4619      	mov	r1, r3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f004 fd69 	bl	8008350 <HAL_PCD_DataOutStageCallback>
 800387e:	e005      	b.n	800388c <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003886:	4618      	mov	r0, r3
 8003888:	f001 fedc 	bl	8005644 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800388c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800388e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003892:	2b00      	cmp	r3, #0
 8003894:	d07a      	beq.n	800398c <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8003896:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	4613      	mov	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4413      	add	r3, r2
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	4413      	add	r3, r2
 80038a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	461a      	mov	r2, r3
 80038b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	881b      	ldrh	r3, [r3, #0]
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80038c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c4:	843b      	strh	r3, [r7, #32]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	461a      	mov	r2, r3
 80038cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	441a      	add	r2, r3
 80038d4:	8c3b      	ldrh	r3, [r7, #32]
 80038d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038de:	b29b      	uxth	r3, r3
 80038e0:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e4:	78db      	ldrb	r3, [r3, #3]
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d108      	bne.n	80038fc <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d146      	bne.n	8003980 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80038f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80038f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d141      	bne.n	8003980 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003904:	b29b      	uxth	r3, r3
 8003906:	461a      	mov	r2, r3
 8003908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	4413      	add	r3, r2
 8003910:	3302      	adds	r3, #2
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6812      	ldr	r2, [r2, #0]
 8003918:	4413      	add	r3, r2
 800391a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003924:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	699a      	ldr	r2, [r3, #24]
 800392a:	8bfb      	ldrh	r3, [r7, #30]
 800392c:	429a      	cmp	r2, r3
 800392e:	d906      	bls.n	800393e <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8003930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003932:	699a      	ldr	r2, [r3, #24]
 8003934:	8bfb      	ldrh	r3, [r7, #30]
 8003936:	1ad2      	subs	r2, r2, r3
 8003938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393a:	619a      	str	r2, [r3, #24]
 800393c:	e002      	b.n	8003944 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	2200      	movs	r2, #0
 8003942:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8003944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d106      	bne.n	800395a <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	4619      	mov	r1, r3
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f004 fd17 	bl	8008386 <HAL_PCD_DataInStageCallback>
 8003958:	e018      	b.n	800398c <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800395a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395c:	695a      	ldr	r2, [r3, #20]
 800395e:	8bfb      	ldrh	r3, [r7, #30]
 8003960:	441a      	add	r2, r3
 8003962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003964:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8003966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003968:	69da      	ldr	r2, [r3, #28]
 800396a:	8bfb      	ldrh	r3, [r7, #30]
 800396c:	441a      	add	r2, r3
 800396e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003970:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003978:	4618      	mov	r0, r3
 800397a:	f001 fe63 	bl	8005644 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800397e:	e005      	b.n	800398c <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003980:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003982:	461a      	mov	r2, r3
 8003984:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f91b 	bl	8003bc2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003994:	b29b      	uxth	r3, r3
 8003996:	b21b      	sxth	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	f6ff ad17 	blt.w	80033cc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3738      	adds	r7, #56	; 0x38
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b088      	sub	sp, #32
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	4613      	mov	r3, r2
 80039b4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d07e      	beq.n	8003abe <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	461a      	mov	r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	4413      	add	r3, r2
 80039d4:	3302      	adds	r3, #2
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	6812      	ldr	r2, [r2, #0]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039e2:	881b      	ldrh	r3, [r3, #0]
 80039e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039e8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	699a      	ldr	r2, [r3, #24]
 80039ee:	8b7b      	ldrh	r3, [r7, #26]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d306      	bcc.n	8003a02 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	699a      	ldr	r2, [r3, #24]
 80039f8:	8b7b      	ldrh	r3, [r7, #26]
 80039fa:	1ad2      	subs	r2, r2, r3
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	619a      	str	r2, [r3, #24]
 8003a00:	e002      	b.n	8003a08 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2200      	movs	r2, #0
 8003a06:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d123      	bne.n	8003a58 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	461a      	mov	r2, r3
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	4413      	add	r3, r2
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a2a:	833b      	strh	r3, [r7, #24]
 8003a2c:	8b3b      	ldrh	r3, [r7, #24]
 8003a2e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003a32:	833b      	strh	r3, [r7, #24]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	441a      	add	r2, r3
 8003a42:	8b3b      	ldrh	r3, [r7, #24]
 8003a44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a58:	88fb      	ldrh	r3, [r7, #6]
 8003a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d01f      	beq.n	8003aa2 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	461a      	mov	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4413      	add	r3, r2
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a7c:	82fb      	strh	r3, [r7, #22]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	441a      	add	r2, r3
 8003a8c:	8afb      	ldrh	r3, [r7, #22]
 8003a8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a9a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003aa2:	8b7b      	ldrh	r3, [r7, #26]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 8087 	beq.w	8003bb8 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6818      	ldr	r0, [r3, #0]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	6959      	ldr	r1, [r3, #20]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	891a      	ldrh	r2, [r3, #8]
 8003ab6:	8b7b      	ldrh	r3, [r7, #26]
 8003ab8:	f003 f866 	bl	8006b88 <USB_ReadPMA>
 8003abc:	e07c      	b.n	8003bb8 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	461a      	mov	r2, r3
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	4413      	add	r3, r2
 8003ad2:	3306      	adds	r3, #6
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	4413      	add	r3, r2
 8003adc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ae6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	699a      	ldr	r2, [r3, #24]
 8003aec:	8b7b      	ldrh	r3, [r7, #26]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d306      	bcc.n	8003b00 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	699a      	ldr	r2, [r3, #24]
 8003af6:	8b7b      	ldrh	r3, [r7, #26]
 8003af8:	1ad2      	subs	r2, r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	619a      	str	r2, [r3, #24]
 8003afe:	e002      	b.n	8003b06 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2200      	movs	r2, #0
 8003b04:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d123      	bne.n	8003b56 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	881b      	ldrh	r3, [r3, #0]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b28:	83fb      	strh	r3, [r7, #30]
 8003b2a:	8bfb      	ldrh	r3, [r7, #30]
 8003b2c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003b30:	83fb      	strh	r3, [r7, #30]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	441a      	add	r2, r3
 8003b40:	8bfb      	ldrh	r3, [r7, #30]
 8003b42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d11f      	bne.n	8003ba0 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b7a:	83bb      	strh	r3, [r7, #28]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	461a      	mov	r2, r3
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	441a      	add	r2, r3
 8003b8a:	8bbb      	ldrh	r3, [r7, #28]
 8003b8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b98:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003ba0:	8b7b      	ldrh	r3, [r7, #26]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6818      	ldr	r0, [r3, #0]
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	6959      	ldr	r1, [r3, #20]
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	895a      	ldrh	r2, [r3, #10]
 8003bb2:	8b7b      	ldrh	r3, [r7, #26]
 8003bb4:	f002 ffe8 	bl	8006b88 <USB_ReadPMA>
    }
  }

  return count;
 8003bb8:	8b7b      	ldrh	r3, [r7, #26]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3720      	adds	r7, #32
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b092      	sub	sp, #72	; 0x48
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	60f8      	str	r0, [r7, #12]
 8003bca:	60b9      	str	r1, [r7, #8]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003bd0:	88fb      	ldrh	r3, [r7, #6]
 8003bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 8132 	beq.w	8003e40 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	461a      	mov	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	4413      	add	r3, r2
 8003bf0:	3302      	adds	r3, #2
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	6812      	ldr	r2, [r2, #0]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bfe:	881b      	ldrh	r3, [r3, #0]
 8003c00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c04:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d906      	bls.n	8003c1e <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	699a      	ldr	r2, [r3, #24]
 8003c14:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003c16:	1ad2      	subs	r2, r2, r3
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	619a      	str	r2, [r3, #24]
 8003c1c:	e002      	b.n	8003c24 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2200      	movs	r2, #0
 8003c22:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d12c      	bne.n	8003c86 <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	4619      	mov	r1, r3
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f004 fba7 	bl	8008386 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003c38:	88fb      	ldrh	r3, [r7, #6]
 8003c3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 822f 	beq.w	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	881b      	ldrh	r3, [r3, #0]
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5e:	827b      	strh	r3, [r7, #18]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	461a      	mov	r2, r3
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	441a      	add	r2, r3
 8003c6e:	8a7b      	ldrh	r3, [r7, #18]
 8003c70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	8013      	strh	r3, [r2, #0]
 8003c84:	e20d      	b.n	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d01f      	beq.n	8003cd0 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	461a      	mov	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	4413      	add	r3, r2
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003caa:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	441a      	add	r2, r3
 8003cba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003cbc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003cc0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	f040 81e3 	bne.w	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	695a      	ldr	r2, [r3, #20]
 8003ce0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003ce2:	441a      	add	r2, r3
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	69da      	ldr	r2, [r3, #28]
 8003cec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003cee:	441a      	add	r2, r3
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	6a1a      	ldr	r2, [r3, #32]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d309      	bcc.n	8003d14 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	6a1a      	ldr	r2, [r3, #32]
 8003d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d0c:	1ad2      	subs	r2, r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	621a      	str	r2, [r3, #32]
 8003d12:	e014      	b.n	8003d3e <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d106      	bne.n	8003d2a <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 8003d1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003d1e:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003d28:	e009      	b.n	8003d3e <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	785b      	ldrb	r3, [r3, #1]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d155      	bne.n	8003df2 <HAL_PCD_EP_DB_Transmit+0x230>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	61bb      	str	r3, [r7, #24]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	461a      	mov	r2, r3
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	011a      	lsls	r2, r3, #4
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	4413      	add	r3, r2
 8003d68:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d112      	bne.n	8003d9a <HAL_PCD_EP_DB_Transmit+0x1d8>
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	801a      	strh	r2, [r3, #0]
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	801a      	strh	r2, [r3, #0]
 8003d98:	e047      	b.n	8003e2a <HAL_PCD_EP_DB_Transmit+0x268>
 8003d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d9c:	2b3e      	cmp	r3, #62	; 0x3e
 8003d9e:	d811      	bhi.n	8003dc4 <HAL_PCD_EP_DB_Transmit+0x202>
 8003da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003da2:	085b      	lsrs	r3, r3, #1
 8003da4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8003db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db2:	3301      	adds	r3, #1
 8003db4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	029b      	lsls	r3, r3, #10
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	801a      	strh	r2, [r3, #0]
 8003dc2:	e032      	b.n	8003e2a <HAL_PCD_EP_DB_Transmit+0x268>
 8003dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dc6:	095b      	lsrs	r3, r3, #5
 8003dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dcc:	f003 031f 	and.w	r3, r3, #31
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d102      	bne.n	8003dda <HAL_PCD_EP_DB_Transmit+0x218>
 8003dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	029b      	lsls	r3, r3, #10
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003de6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	801a      	strh	r2, [r3, #0]
 8003df0:	e01b      	b.n	8003e2a <HAL_PCD_EP_DB_Transmit+0x268>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	785b      	ldrb	r3, [r3, #1]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d117      	bne.n	8003e2a <HAL_PCD_EP_DB_Transmit+0x268>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	623b      	str	r3, [r7, #32]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	4413      	add	r3, r2
 8003e10:	623b      	str	r3, [r7, #32]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	011a      	lsls	r2, r3, #4
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003e20:	61fb      	str	r3, [r7, #28]
 8003e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6818      	ldr	r0, [r3, #0]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	6959      	ldr	r1, [r3, #20]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	891a      	ldrh	r2, [r3, #8]
 8003e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	f002 fe61 	bl	8006b00 <USB_WritePMA>
 8003e3e:	e130      	b.n	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4413      	add	r3, r2
 8003e54:	3306      	adds	r3, #6
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e68:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	699a      	ldr	r2, [r3, #24]
 8003e6e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d306      	bcc.n	8003e82 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	699a      	ldr	r2, [r3, #24]
 8003e78:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003e7a:	1ad2      	subs	r2, r2, r3
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	619a      	str	r2, [r3, #24]
 8003e80:	e002      	b.n	8003e88 <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	2200      	movs	r2, #0
 8003e86:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d12c      	bne.n	8003eea <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	4619      	mov	r1, r3
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f004 fa75 	bl	8008386 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003e9c:	88fb      	ldrh	r3, [r7, #6]
 8003e9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f040 80fd 	bne.w	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ec2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	461a      	mov	r2, r3
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	441a      	add	r2, r3
 8003ed2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003ed4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ed8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003edc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	8013      	strh	r3, [r2, #0]
 8003ee8:	e0db      	b.n	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003eea:	88fb      	ldrh	r3, [r7, #6]
 8003eec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d11f      	bne.n	8003f34 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	881b      	ldrh	r3, [r3, #0]
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	461a      	mov	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	441a      	add	r2, r3
 8003f1e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003f20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	f040 80b1 	bne.w	80040a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	695a      	ldr	r2, [r3, #20]
 8003f44:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003f46:	441a      	add	r2, r3
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003f52:	441a      	add	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	6a1a      	ldr	r2, [r3, #32]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d309      	bcc.n	8003f78 <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	6a1a      	ldr	r2, [r3, #32]
 8003f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f70:	1ad2      	subs	r2, r2, r3
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	621a      	str	r2, [r3, #32]
 8003f76:	e014      	b.n	8003fa2 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d106      	bne.n	8003f8e <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 8003f80:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003f82:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003f8c:	e009      	b.n	8003fa2 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2200      	movs	r2, #0
 8003f98:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	637b      	str	r3, [r7, #52]	; 0x34
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	785b      	ldrb	r3, [r3, #1]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d155      	bne.n	800405c <HAL_PCD_EP_DB_Transmit+0x49a>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	647b      	str	r3, [r7, #68]	; 0x44
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fc4:	4413      	add	r3, r2
 8003fc6:	647b      	str	r3, [r7, #68]	; 0x44
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	011a      	lsls	r2, r3, #4
 8003fce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003fd6:	643b      	str	r3, [r7, #64]	; 0x40
 8003fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d112      	bne.n	8004004 <HAL_PCD_EP_DB_Transmit+0x442>
 8003fde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fec:	801a      	strh	r2, [r3, #0]
 8003fee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ff8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004000:	801a      	strh	r2, [r3, #0]
 8004002:	e044      	b.n	800408e <HAL_PCD_EP_DB_Transmit+0x4cc>
 8004004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004006:	2b3e      	cmp	r3, #62	; 0x3e
 8004008:	d811      	bhi.n	800402e <HAL_PCD_EP_DB_Transmit+0x46c>
 800400a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400c:	085b      	lsrs	r3, r3, #1
 800400e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d002      	beq.n	8004020 <HAL_PCD_EP_DB_Transmit+0x45e>
 800401a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800401c:	3301      	adds	r3, #1
 800401e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004022:	b29b      	uxth	r3, r3
 8004024:	029b      	lsls	r3, r3, #10
 8004026:	b29a      	uxth	r2, r3
 8004028:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800402a:	801a      	strh	r2, [r3, #0]
 800402c:	e02f      	b.n	800408e <HAL_PCD_EP_DB_Transmit+0x4cc>
 800402e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004036:	f003 031f 	and.w	r3, r3, #31
 800403a:	2b00      	cmp	r3, #0
 800403c:	d102      	bne.n	8004044 <HAL_PCD_EP_DB_Transmit+0x482>
 800403e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004040:	3b01      	subs	r3, #1
 8004042:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004046:	b29b      	uxth	r3, r3
 8004048:	029b      	lsls	r3, r3, #10
 800404a:	b29b      	uxth	r3, r3
 800404c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004054:	b29a      	uxth	r2, r3
 8004056:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004058:	801a      	strh	r2, [r3, #0]
 800405a:	e018      	b.n	800408e <HAL_PCD_EP_DB_Transmit+0x4cc>
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	785b      	ldrb	r3, [r3, #1]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d114      	bne.n	800408e <HAL_PCD_EP_DB_Transmit+0x4cc>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800406c:	b29b      	uxth	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004072:	4413      	add	r3, r2
 8004074:	637b      	str	r3, [r7, #52]	; 0x34
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	011a      	lsls	r2, r3, #4
 800407c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800407e:	4413      	add	r3, r2
 8004080:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004084:	633b      	str	r3, [r7, #48]	; 0x30
 8004086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004088:	b29a      	uxth	r2, r3
 800408a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6818      	ldr	r0, [r3, #0]
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	6959      	ldr	r1, [r3, #20]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	895a      	ldrh	r2, [r3, #10]
 800409a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800409c:	b29b      	uxth	r3, r3
 800409e:	f002 fd2f 	bl	8006b00 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	461a      	mov	r2, r3
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040bc:	823b      	strh	r3, [r7, #16]
 80040be:	8a3b      	ldrh	r3, [r7, #16]
 80040c0:	f083 0310 	eor.w	r3, r3, #16
 80040c4:	823b      	strh	r3, [r7, #16]
 80040c6:	8a3b      	ldrh	r3, [r7, #16]
 80040c8:	f083 0320 	eor.w	r3, r3, #32
 80040cc:	823b      	strh	r3, [r7, #16]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	441a      	add	r2, r3
 80040dc:	8a3b      	ldrh	r3, [r7, #16]
 80040de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3748      	adds	r7, #72	; 0x48
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b087      	sub	sp, #28
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	607b      	str	r3, [r7, #4]
 8004106:	460b      	mov	r3, r1
 8004108:	817b      	strh	r3, [r7, #10]
 800410a:	4613      	mov	r3, r2
 800410c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800410e:	897b      	ldrh	r3, [r7, #10]
 8004110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800411a:	897b      	ldrh	r3, [r7, #10]
 800411c:	f003 0307 	and.w	r3, r3, #7
 8004120:	1c5a      	adds	r2, r3, #1
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	4413      	add	r3, r2
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	e009      	b.n	8004146 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004132:	897a      	ldrh	r2, [r7, #10]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	4413      	add	r3, r2
 8004144:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004146:	893b      	ldrh	r3, [r7, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d107      	bne.n	800415c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	2200      	movs	r2, #0
 8004150:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	b29a      	uxth	r2, r3
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	80da      	strh	r2, [r3, #6]
 800415a:	e00b      	b.n	8004174 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2201      	movs	r2, #1
 8004160:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	b29a      	uxth	r2, r3
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	0c1b      	lsrs	r3, r3, #16
 800416e:	b29a      	uxth	r2, r3
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	371c      	adds	r7, #28
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e26c      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 8087 	beq.w	80042ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041a0:	4b92      	ldr	r3, [pc, #584]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f003 030c 	and.w	r3, r3, #12
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d00c      	beq.n	80041c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041ac:	4b8f      	ldr	r3, [pc, #572]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 030c 	and.w	r3, r3, #12
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d112      	bne.n	80041de <HAL_RCC_OscConfig+0x5e>
 80041b8:	4b8c      	ldr	r3, [pc, #560]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041c4:	d10b      	bne.n	80041de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c6:	4b89      	ldr	r3, [pc, #548]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d06c      	beq.n	80042ac <HAL_RCC_OscConfig+0x12c>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d168      	bne.n	80042ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e246      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041e6:	d106      	bne.n	80041f6 <HAL_RCC_OscConfig+0x76>
 80041e8:	4b80      	ldr	r3, [pc, #512]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a7f      	ldr	r2, [pc, #508]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041f2:	6013      	str	r3, [r2, #0]
 80041f4:	e02e      	b.n	8004254 <HAL_RCC_OscConfig+0xd4>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10c      	bne.n	8004218 <HAL_RCC_OscConfig+0x98>
 80041fe:	4b7b      	ldr	r3, [pc, #492]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a7a      	ldr	r2, [pc, #488]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	4b78      	ldr	r3, [pc, #480]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a77      	ldr	r2, [pc, #476]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004210:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	e01d      	b.n	8004254 <HAL_RCC_OscConfig+0xd4>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004220:	d10c      	bne.n	800423c <HAL_RCC_OscConfig+0xbc>
 8004222:	4b72      	ldr	r3, [pc, #456]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a71      	ldr	r2, [pc, #452]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004228:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800422c:	6013      	str	r3, [r2, #0]
 800422e:	4b6f      	ldr	r3, [pc, #444]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a6e      	ldr	r2, [pc, #440]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004238:	6013      	str	r3, [r2, #0]
 800423a:	e00b      	b.n	8004254 <HAL_RCC_OscConfig+0xd4>
 800423c:	4b6b      	ldr	r3, [pc, #428]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a6a      	ldr	r2, [pc, #424]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004242:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	4b68      	ldr	r3, [pc, #416]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a67      	ldr	r2, [pc, #412]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800424e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004252:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d013      	beq.n	8004284 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fd fb0e 	bl	800187c <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004264:	f7fd fb0a 	bl	800187c <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b64      	cmp	r3, #100	; 0x64
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e1fa      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004276:	4b5d      	ldr	r3, [pc, #372]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d0f0      	beq.n	8004264 <HAL_RCC_OscConfig+0xe4>
 8004282:	e014      	b.n	80042ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004284:	f7fd fafa 	bl	800187c <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800428c:	f7fd faf6 	bl	800187c <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b64      	cmp	r3, #100	; 0x64
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e1e6      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429e:	4b53      	ldr	r3, [pc, #332]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x10c>
 80042aa:	e000      	b.n	80042ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d063      	beq.n	8004382 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042ba:	4b4c      	ldr	r3, [pc, #304]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f003 030c 	and.w	r3, r3, #12
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00b      	beq.n	80042de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80042c6:	4b49      	ldr	r3, [pc, #292]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f003 030c 	and.w	r3, r3, #12
 80042ce:	2b08      	cmp	r3, #8
 80042d0:	d11c      	bne.n	800430c <HAL_RCC_OscConfig+0x18c>
 80042d2:	4b46      	ldr	r3, [pc, #280]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d116      	bne.n	800430c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042de:	4b43      	ldr	r3, [pc, #268]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d005      	beq.n	80042f6 <HAL_RCC_OscConfig+0x176>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d001      	beq.n	80042f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e1ba      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042f6:	4b3d      	ldr	r3, [pc, #244]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4939      	ldr	r1, [pc, #228]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004306:	4313      	orrs	r3, r2
 8004308:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800430a:	e03a      	b.n	8004382 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d020      	beq.n	8004356 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004314:	4b36      	ldr	r3, [pc, #216]	; (80043f0 <HAL_RCC_OscConfig+0x270>)
 8004316:	2201      	movs	r2, #1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431a:	f7fd faaf 	bl	800187c <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004322:	f7fd faab 	bl	800187c <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e19b      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004334:	4b2d      	ldr	r3, [pc, #180]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0f0      	beq.n	8004322 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004340:	4b2a      	ldr	r3, [pc, #168]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	4927      	ldr	r1, [pc, #156]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004350:	4313      	orrs	r3, r2
 8004352:	600b      	str	r3, [r1, #0]
 8004354:	e015      	b.n	8004382 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004356:	4b26      	ldr	r3, [pc, #152]	; (80043f0 <HAL_RCC_OscConfig+0x270>)
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7fd fa8e 	bl	800187c <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004364:	f7fd fa8a 	bl	800187c <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e17a      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004376:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b00      	cmp	r3, #0
 800438c:	d03a      	beq.n	8004404 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d019      	beq.n	80043ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004396:	4b17      	ldr	r3, [pc, #92]	; (80043f4 <HAL_RCC_OscConfig+0x274>)
 8004398:	2201      	movs	r2, #1
 800439a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439c:	f7fd fa6e 	bl	800187c <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043a4:	f7fd fa6a 	bl	800187c <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e15a      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043b6:	4b0d      	ldr	r3, [pc, #52]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043c2:	2001      	movs	r0, #1
 80043c4:	f000 faa8 	bl	8004918 <RCC_Delay>
 80043c8:	e01c      	b.n	8004404 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043ca:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <HAL_RCC_OscConfig+0x274>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d0:	f7fd fa54 	bl	800187c <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d6:	e00f      	b.n	80043f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043d8:	f7fd fa50 	bl	800187c <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d908      	bls.n	80043f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e140      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000
 80043f0:	42420000 	.word	0x42420000
 80043f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043f8:	4b9e      	ldr	r3, [pc, #632]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80043fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1e9      	bne.n	80043d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 80a6 	beq.w	800455e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004412:	2300      	movs	r3, #0
 8004414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004416:	4b97      	ldr	r3, [pc, #604]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10d      	bne.n	800443e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004422:	4b94      	ldr	r3, [pc, #592]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	4a93      	ldr	r2, [pc, #588]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800442c:	61d3      	str	r3, [r2, #28]
 800442e:	4b91      	ldr	r3, [pc, #580]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004436:	60bb      	str	r3, [r7, #8]
 8004438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443a:	2301      	movs	r3, #1
 800443c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800443e:	4b8e      	ldr	r3, [pc, #568]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004446:	2b00      	cmp	r3, #0
 8004448:	d118      	bne.n	800447c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800444a:	4b8b      	ldr	r3, [pc, #556]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a8a      	ldr	r2, [pc, #552]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 8004450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004454:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004456:	f7fd fa11 	bl	800187c <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445c:	e008      	b.n	8004470 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800445e:	f7fd fa0d 	bl	800187c <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b64      	cmp	r3, #100	; 0x64
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e0fd      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004470:	4b81      	ldr	r3, [pc, #516]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004478:	2b00      	cmp	r3, #0
 800447a:	d0f0      	beq.n	800445e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d106      	bne.n	8004492 <HAL_RCC_OscConfig+0x312>
 8004484:	4b7b      	ldr	r3, [pc, #492]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	4a7a      	ldr	r2, [pc, #488]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800448a:	f043 0301 	orr.w	r3, r3, #1
 800448e:	6213      	str	r3, [r2, #32]
 8004490:	e02d      	b.n	80044ee <HAL_RCC_OscConfig+0x36e>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10c      	bne.n	80044b4 <HAL_RCC_OscConfig+0x334>
 800449a:	4b76      	ldr	r3, [pc, #472]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	4a75      	ldr	r2, [pc, #468]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044a0:	f023 0301 	bic.w	r3, r3, #1
 80044a4:	6213      	str	r3, [r2, #32]
 80044a6:	4b73      	ldr	r3, [pc, #460]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	4a72      	ldr	r2, [pc, #456]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044ac:	f023 0304 	bic.w	r3, r3, #4
 80044b0:	6213      	str	r3, [r2, #32]
 80044b2:	e01c      	b.n	80044ee <HAL_RCC_OscConfig+0x36e>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b05      	cmp	r3, #5
 80044ba:	d10c      	bne.n	80044d6 <HAL_RCC_OscConfig+0x356>
 80044bc:	4b6d      	ldr	r3, [pc, #436]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	4a6c      	ldr	r2, [pc, #432]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044c2:	f043 0304 	orr.w	r3, r3, #4
 80044c6:	6213      	str	r3, [r2, #32]
 80044c8:	4b6a      	ldr	r3, [pc, #424]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	4a69      	ldr	r2, [pc, #420]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	6213      	str	r3, [r2, #32]
 80044d4:	e00b      	b.n	80044ee <HAL_RCC_OscConfig+0x36e>
 80044d6:	4b67      	ldr	r3, [pc, #412]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	4a66      	ldr	r2, [pc, #408]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	6213      	str	r3, [r2, #32]
 80044e2:	4b64      	ldr	r3, [pc, #400]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	4a63      	ldr	r2, [pc, #396]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d015      	beq.n	8004522 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f6:	f7fd f9c1 	bl	800187c <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044fc:	e00a      	b.n	8004514 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fe:	f7fd f9bd 	bl	800187c <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	f241 3288 	movw	r2, #5000	; 0x1388
 800450c:	4293      	cmp	r3, r2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e0ab      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004514:	4b57      	ldr	r3, [pc, #348]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0ee      	beq.n	80044fe <HAL_RCC_OscConfig+0x37e>
 8004520:	e014      	b.n	800454c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004522:	f7fd f9ab 	bl	800187c <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004528:	e00a      	b.n	8004540 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800452a:	f7fd f9a7 	bl	800187c <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	f241 3288 	movw	r2, #5000	; 0x1388
 8004538:	4293      	cmp	r3, r2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e095      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004540:	4b4c      	ldr	r3, [pc, #304]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ee      	bne.n	800452a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800454c:	7dfb      	ldrb	r3, [r7, #23]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d105      	bne.n	800455e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004552:	4b48      	ldr	r3, [pc, #288]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	4a47      	ldr	r2, [pc, #284]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004558:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800455c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 8081 	beq.w	800466a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004568:	4b42      	ldr	r3, [pc, #264]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 030c 	and.w	r3, r3, #12
 8004570:	2b08      	cmp	r3, #8
 8004572:	d061      	beq.n	8004638 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69db      	ldr	r3, [r3, #28]
 8004578:	2b02      	cmp	r3, #2
 800457a:	d146      	bne.n	800460a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800457c:	4b3f      	ldr	r3, [pc, #252]	; (800467c <HAL_RCC_OscConfig+0x4fc>)
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004582:	f7fd f97b 	bl	800187c <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458a:	f7fd f977 	bl	800187c <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e067      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800459c:	4b35      	ldr	r3, [pc, #212]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1f0      	bne.n	800458a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045b0:	d108      	bne.n	80045c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045b2:	4b30      	ldr	r3, [pc, #192]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	492d      	ldr	r1, [pc, #180]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045c4:	4b2b      	ldr	r3, [pc, #172]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a19      	ldr	r1, [r3, #32]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d4:	430b      	orrs	r3, r1
 80045d6:	4927      	ldr	r1, [pc, #156]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045dc:	4b27      	ldr	r3, [pc, #156]	; (800467c <HAL_RCC_OscConfig+0x4fc>)
 80045de:	2201      	movs	r2, #1
 80045e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e2:	f7fd f94b 	bl	800187c <HAL_GetTick>
 80045e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045e8:	e008      	b.n	80045fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ea:	f7fd f947 	bl	800187c <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d901      	bls.n	80045fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e037      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045fc:	4b1d      	ldr	r3, [pc, #116]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0f0      	beq.n	80045ea <HAL_RCC_OscConfig+0x46a>
 8004608:	e02f      	b.n	800466a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800460a:	4b1c      	ldr	r3, [pc, #112]	; (800467c <HAL_RCC_OscConfig+0x4fc>)
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004610:	f7fd f934 	bl	800187c <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004618:	f7fd f930 	bl	800187c <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e020      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800462a:	4b12      	ldr	r3, [pc, #72]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f0      	bne.n	8004618 <HAL_RCC_OscConfig+0x498>
 8004636:	e018      	b.n	800466a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d101      	bne.n	8004644 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e013      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004644:	4b0b      	ldr	r3, [pc, #44]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	429a      	cmp	r2, r3
 8004656:	d106      	bne.n	8004666 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004662:	429a      	cmp	r2, r3
 8004664:	d001      	beq.n	800466a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e000      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3718      	adds	r7, #24
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	40021000 	.word	0x40021000
 8004678:	40007000 	.word	0x40007000
 800467c:	42420060 	.word	0x42420060

08004680 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e0d0      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004694:	4b6a      	ldr	r3, [pc, #424]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d910      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a2:	4b67      	ldr	r3, [pc, #412]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f023 0207 	bic.w	r2, r3, #7
 80046aa:	4965      	ldr	r1, [pc, #404]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	4b63      	ldr	r3, [pc, #396]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d001      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e0b8      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d020      	beq.n	8004712 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046dc:	4b59      	ldr	r3, [pc, #356]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	4a58      	ldr	r2, [pc, #352]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80046e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0308 	and.w	r3, r3, #8
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f4:	4b53      	ldr	r3, [pc, #332]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	4a52      	ldr	r2, [pc, #328]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80046fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004700:	4b50      	ldr	r3, [pc, #320]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	494d      	ldr	r1, [pc, #308]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 800470e:	4313      	orrs	r3, r2
 8004710:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d040      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d107      	bne.n	8004736 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004726:	4b47      	ldr	r3, [pc, #284]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d115      	bne.n	800475e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e07f      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b02      	cmp	r3, #2
 800473c:	d107      	bne.n	800474e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800473e:	4b41      	ldr	r3, [pc, #260]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d109      	bne.n	800475e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e073      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474e:	4b3d      	ldr	r3, [pc, #244]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e06b      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800475e:	4b39      	ldr	r3, [pc, #228]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f023 0203 	bic.w	r2, r3, #3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	4936      	ldr	r1, [pc, #216]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 800476c:	4313      	orrs	r3, r2
 800476e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004770:	f7fd f884 	bl	800187c <HAL_GetTick>
 8004774:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004776:	e00a      	b.n	800478e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004778:	f7fd f880 	bl	800187c <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	f241 3288 	movw	r2, #5000	; 0x1388
 8004786:	4293      	cmp	r3, r2
 8004788:	d901      	bls.n	800478e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e053      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800478e:	4b2d      	ldr	r3, [pc, #180]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f003 020c 	and.w	r2, r3, #12
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	429a      	cmp	r2, r3
 800479e:	d1eb      	bne.n	8004778 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047a0:	4b27      	ldr	r3, [pc, #156]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d210      	bcs.n	80047d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ae:	4b24      	ldr	r3, [pc, #144]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f023 0207 	bic.w	r2, r3, #7
 80047b6:	4922      	ldr	r1, [pc, #136]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047be:	4b20      	ldr	r3, [pc, #128]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d001      	beq.n	80047d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e032      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047dc:	4b19      	ldr	r3, [pc, #100]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	4916      	ldr	r1, [pc, #88]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0308 	and.w	r3, r3, #8
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d009      	beq.n	800480e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047fa:	4b12      	ldr	r3, [pc, #72]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	490e      	ldr	r1, [pc, #56]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 800480a:	4313      	orrs	r3, r2
 800480c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800480e:	f000 f821 	bl	8004854 <HAL_RCC_GetSysClockFreq>
 8004812:	4601      	mov	r1, r0
 8004814:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	091b      	lsrs	r3, r3, #4
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	4a0a      	ldr	r2, [pc, #40]	; (8004848 <HAL_RCC_ClockConfig+0x1c8>)
 8004820:	5cd3      	ldrb	r3, [r2, r3]
 8004822:	fa21 f303 	lsr.w	r3, r1, r3
 8004826:	4a09      	ldr	r2, [pc, #36]	; (800484c <HAL_RCC_ClockConfig+0x1cc>)
 8004828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800482a:	4b09      	ldr	r3, [pc, #36]	; (8004850 <HAL_RCC_ClockConfig+0x1d0>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f7fc ffe2 	bl	80017f8 <HAL_InitTick>

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	40022000 	.word	0x40022000
 8004844:	40021000 	.word	0x40021000
 8004848:	080089c4 	.word	0x080089c4
 800484c:	20000000 	.word	0x20000000
 8004850:	20000004 	.word	0x20000004

08004854 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004854:	b490      	push	{r4, r7}
 8004856:	b08a      	sub	sp, #40	; 0x28
 8004858:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800485a:	4b2a      	ldr	r3, [pc, #168]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb0>)
 800485c:	1d3c      	adds	r4, r7, #4
 800485e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004860:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004864:	4b28      	ldr	r3, [pc, #160]	; (8004908 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800486a:	2300      	movs	r3, #0
 800486c:	61fb      	str	r3, [r7, #28]
 800486e:	2300      	movs	r3, #0
 8004870:	61bb      	str	r3, [r7, #24]
 8004872:	2300      	movs	r3, #0
 8004874:	627b      	str	r3, [r7, #36]	; 0x24
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800487e:	4b23      	ldr	r3, [pc, #140]	; (800490c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	f003 030c 	and.w	r3, r3, #12
 800488a:	2b04      	cmp	r3, #4
 800488c:	d002      	beq.n	8004894 <HAL_RCC_GetSysClockFreq+0x40>
 800488e:	2b08      	cmp	r3, #8
 8004890:	d003      	beq.n	800489a <HAL_RCC_GetSysClockFreq+0x46>
 8004892:	e02d      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004894:	4b1e      	ldr	r3, [pc, #120]	; (8004910 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004896:	623b      	str	r3, [r7, #32]
      break;
 8004898:	e02d      	b.n	80048f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	0c9b      	lsrs	r3, r3, #18
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80048a6:	4413      	add	r3, r2
 80048a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048ac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d013      	beq.n	80048e0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048b8:	4b14      	ldr	r3, [pc, #80]	; (800490c <HAL_RCC_GetSysClockFreq+0xb8>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	0c5b      	lsrs	r3, r3, #17
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80048c6:	4413      	add	r3, r2
 80048c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80048cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	4a0f      	ldr	r2, [pc, #60]	; (8004910 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048d2:	fb02 f203 	mul.w	r2, r2, r3
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
 80048de:	e004      	b.n	80048ea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	4a0c      	ldr	r2, [pc, #48]	; (8004914 <HAL_RCC_GetSysClockFreq+0xc0>)
 80048e4:	fb02 f303 	mul.w	r3, r2, r3
 80048e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	623b      	str	r3, [r7, #32]
      break;
 80048ee:	e002      	b.n	80048f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80048f0:	4b07      	ldr	r3, [pc, #28]	; (8004910 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048f2:	623b      	str	r3, [r7, #32]
      break;
 80048f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048f6:	6a3b      	ldr	r3, [r7, #32]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3728      	adds	r7, #40	; 0x28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc90      	pop	{r4, r7}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	08008968 	.word	0x08008968
 8004908:	08008978 	.word	0x08008978
 800490c:	40021000 	.word	0x40021000
 8004910:	007a1200 	.word	0x007a1200
 8004914:	003d0900 	.word	0x003d0900

08004918 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004920:	4b0a      	ldr	r3, [pc, #40]	; (800494c <RCC_Delay+0x34>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a0a      	ldr	r2, [pc, #40]	; (8004950 <RCC_Delay+0x38>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	0a5b      	lsrs	r3, r3, #9
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	fb02 f303 	mul.w	r3, r2, r3
 8004932:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004934:	bf00      	nop
  }
  while (Delay --);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	1e5a      	subs	r2, r3, #1
 800493a:	60fa      	str	r2, [r7, #12]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f9      	bne.n	8004934 <RCC_Delay+0x1c>
}
 8004940:	bf00      	nop
 8004942:	3714      	adds	r7, #20
 8004944:	46bd      	mov	sp, r7
 8004946:	bc80      	pop	{r7}
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	20000000 	.word	0x20000000
 8004950:	10624dd3 	.word	0x10624dd3

08004954 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800495c:	2300      	movs	r3, #0
 800495e:	613b      	str	r3, [r7, #16]
 8004960:	2300      	movs	r3, #0
 8004962:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	d07d      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004970:	2300      	movs	r3, #0
 8004972:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004974:	4b4f      	ldr	r3, [pc, #316]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10d      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004980:	4b4c      	ldr	r3, [pc, #304]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004982:	69db      	ldr	r3, [r3, #28]
 8004984:	4a4b      	ldr	r2, [pc, #300]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004986:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800498a:	61d3      	str	r3, [r2, #28]
 800498c:	4b49      	ldr	r3, [pc, #292]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498e:	69db      	ldr	r3, [r3, #28]
 8004990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004994:	60bb      	str	r3, [r7, #8]
 8004996:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004998:	2301      	movs	r3, #1
 800499a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499c:	4b46      	ldr	r3, [pc, #280]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d118      	bne.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049a8:	4b43      	ldr	r3, [pc, #268]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a42      	ldr	r2, [pc, #264]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049b4:	f7fc ff62 	bl	800187c <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ba:	e008      	b.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049bc:	f7fc ff5e 	bl	800187c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	; 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e06d      	b.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ce:	4b3a      	ldr	r3, [pc, #232]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f0      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049da:	4b36      	ldr	r3, [pc, #216]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049e2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d02e      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d027      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049f8:	4b2e      	ldr	r3, [pc, #184]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a00:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a02:	4b2e      	ldr	r3, [pc, #184]	; (8004abc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a04:	2201      	movs	r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a08:	4b2c      	ldr	r3, [pc, #176]	; (8004abc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a0e:	4a29      	ldr	r2, [pc, #164]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d014      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1e:	f7fc ff2d 	bl	800187c <HAL_GetTick>
 8004a22:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a24:	e00a      	b.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a26:	f7fc ff29 	bl	800187c <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e036      	b.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a3c:	4b1d      	ldr	r3, [pc, #116]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0ee      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a48:	4b1a      	ldr	r3, [pc, #104]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	4917      	ldr	r1, [pc, #92]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a5a:	7dfb      	ldrb	r3, [r7, #23]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d105      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a60:	4b14      	ldr	r3, [pc, #80]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	4a13      	ldr	r2, [pc, #76]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d008      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a78:	4b0e      	ldr	r3, [pc, #56]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	490b      	ldr	r1, [pc, #44]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0310 	and.w	r3, r3, #16
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a96:	4b07      	ldr	r3, [pc, #28]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	4904      	ldr	r1, [pc, #16]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3718      	adds	r7, #24
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	40007000 	.word	0x40007000
 8004abc:	42420440 	.word	0x42420440

08004ac0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004ac0:	b084      	sub	sp, #16
 8004ac2:	b480      	push	{r7}
 8004ac4:	b083      	sub	sp, #12
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
 8004aca:	f107 0014 	add.w	r0, r7, #20
 8004ace:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bc80      	pop	{r7}
 8004adc:	b004      	add	sp, #16
 8004ade:	4770      	bx	lr

08004ae0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004af0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004af4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr

08004b0c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b14:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b18:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	43db      	mvns	r3, r3
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr

08004b40 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004b58:	b084      	sub	sp, #16
 8004b5a:	b480      	push	{r7}
 8004b5c:	b083      	sub	sp, #12
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
 8004b62:	f107 0014 	add.w	r0, r7, #20
 8004b66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bc80      	pop	{r7}
 8004b94:	b004      	add	sp, #16
 8004b96:	4770      	bx	lr

08004b98 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b09b      	sub	sp, #108	; 0x6c
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	881b      	ldrh	r3, [r3, #0]
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bbe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	78db      	ldrb	r3, [r3, #3]
 8004bc6:	2b03      	cmp	r3, #3
 8004bc8:	d81f      	bhi.n	8004c0a <USB_ActivateEndpoint+0x72>
 8004bca:	a201      	add	r2, pc, #4	; (adr r2, 8004bd0 <USB_ActivateEndpoint+0x38>)
 8004bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd0:	08004be1 	.word	0x08004be1
 8004bd4:	08004bfd 	.word	0x08004bfd
 8004bd8:	08004c13 	.word	0x08004c13
 8004bdc:	08004bef 	.word	0x08004bef
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004be0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004be4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004be8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004bec:	e012      	b.n	8004c14 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004bee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004bf2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004bf6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004bfa:	e00b      	b.n	8004c14 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004bfc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004c00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c04:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004c08:	e004      	b.n	8004c14 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8004c10:	e000      	b.n	8004c14 <USB_ActivateEndpoint+0x7c>
      break;
 8004c12:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	441a      	add	r2, r3
 8004c1e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004c22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4413      	add	r3, r2
 8004c40:	881b      	ldrh	r3, [r3, #0]
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	441a      	add	r2, r3
 8004c64:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004c68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	7b1b      	ldrb	r3, [r3, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f040 8149 	bne.w	8004f18 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	785b      	ldrb	r3, [r3, #1]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 8084 	beq.w	8004d98 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	011a      	lsls	r2, r3, #4
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cb2:	613b      	str	r3, [r7, #16]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	88db      	ldrh	r3, [r3, #6]
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	81fb      	strh	r3, [r7, #14]
 8004cd2:	89fb      	ldrh	r3, [r7, #14]
 8004cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d01b      	beq.n	8004d14 <USB_ActivateEndpoint+0x17c>
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	881b      	ldrh	r3, [r3, #0]
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cf2:	81bb      	strh	r3, [r7, #12]
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	441a      	add	r2, r3
 8004cfe:	89bb      	ldrh	r3, [r7, #12]
 8004d00:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d04:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d0c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	78db      	ldrb	r3, [r3, #3]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d020      	beq.n	8004d5e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4413      	add	r3, r2
 8004d26:	881b      	ldrh	r3, [r3, #0]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d32:	813b      	strh	r3, [r7, #8]
 8004d34:	893b      	ldrh	r3, [r7, #8]
 8004d36:	f083 0320 	eor.w	r3, r3, #32
 8004d3a:	813b      	strh	r3, [r7, #8]
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	441a      	add	r2, r3
 8004d46:	893b      	ldrh	r3, [r7, #8]
 8004d48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	8013      	strh	r3, [r2, #0]
 8004d5c:	e27f      	b.n	800525e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	4413      	add	r3, r2
 8004d68:	881b      	ldrh	r3, [r3, #0]
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d74:	817b      	strh	r3, [r7, #10]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	441a      	add	r2, r3
 8004d80:	897b      	ldrh	r3, [r7, #10]
 8004d82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	8013      	strh	r3, [r2, #0]
 8004d96:	e262      	b.n	800525e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	461a      	mov	r2, r3
 8004da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da8:	4413      	add	r3, r2
 8004daa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	011a      	lsls	r2, r3, #4
 8004db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004dba:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	88db      	ldrh	r3, [r3, #6]
 8004dc0:	085b      	lsrs	r3, r3, #1
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	005b      	lsls	r3, r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dca:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	461a      	mov	r2, r3
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	4413      	add	r3, r2
 8004dde:	627b      	str	r3, [r7, #36]	; 0x24
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	011a      	lsls	r2, r3, #4
 8004de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de8:	4413      	add	r3, r2
 8004dea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004dee:	623b      	str	r3, [r7, #32]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d112      	bne.n	8004e1e <USB_ActivateEndpoint+0x286>
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	6a3b      	ldr	r3, [r7, #32]
 8004e06:	801a      	strh	r2, [r3, #0]
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	881b      	ldrh	r3, [r3, #0]
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	6a3b      	ldr	r3, [r7, #32]
 8004e1a:	801a      	strh	r2, [r3, #0]
 8004e1c:	e02f      	b.n	8004e7e <USB_ActivateEndpoint+0x2e6>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	2b3e      	cmp	r3, #62	; 0x3e
 8004e24:	d813      	bhi.n	8004e4e <USB_ActivateEndpoint+0x2b6>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	085b      	lsrs	r3, r3, #1
 8004e2c:	663b      	str	r3, [r7, #96]	; 0x60
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d002      	beq.n	8004e40 <USB_ActivateEndpoint+0x2a8>
 8004e3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	663b      	str	r3, [r7, #96]	; 0x60
 8004e40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	029b      	lsls	r3, r3, #10
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	801a      	strh	r2, [r3, #0]
 8004e4c:	e017      	b.n	8004e7e <USB_ActivateEndpoint+0x2e6>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	095b      	lsrs	r3, r3, #5
 8004e54:	663b      	str	r3, [r7, #96]	; 0x60
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	f003 031f 	and.w	r3, r3, #31
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d102      	bne.n	8004e68 <USB_ActivateEndpoint+0x2d0>
 8004e62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e64:	3b01      	subs	r3, #1
 8004e66:	663b      	str	r3, [r7, #96]	; 0x60
 8004e68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	029b      	lsls	r3, r3, #10
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	6a3b      	ldr	r3, [r7, #32]
 8004e7c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4413      	add	r3, r2
 8004e88:	881b      	ldrh	r3, [r3, #0]
 8004e8a:	83fb      	strh	r3, [r7, #30]
 8004e8c:	8bfb      	ldrh	r3, [r7, #30]
 8004e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d01b      	beq.n	8004ece <USB_ActivateEndpoint+0x336>
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4413      	add	r3, r2
 8004ea0:	881b      	ldrh	r3, [r3, #0]
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eac:	83bb      	strh	r3, [r7, #28]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	441a      	add	r2, r3
 8004eb8:	8bbb      	ldrh	r3, [r7, #28]
 8004eba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ebe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ec2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee4:	837b      	strh	r3, [r7, #26]
 8004ee6:	8b7b      	ldrh	r3, [r7, #26]
 8004ee8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004eec:	837b      	strh	r3, [r7, #26]
 8004eee:	8b7b      	ldrh	r3, [r7, #26]
 8004ef0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004ef4:	837b      	strh	r3, [r7, #26]
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	441a      	add	r2, r3
 8004f00:	8b7b      	ldrh	r3, [r7, #26]
 8004f02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	8013      	strh	r3, [r2, #0]
 8004f16:	e1a2      	b.n	800525e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	881b      	ldrh	r3, [r3, #0]
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f2e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	441a      	add	r2, r3
 8004f3c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8004f40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f48:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	461a      	mov	r2, r3
 8004f62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f64:	4413      	add	r3, r2
 8004f66:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	011a      	lsls	r2, r3, #4
 8004f6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f76:	657b      	str	r3, [r7, #84]	; 0x54
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	891b      	ldrh	r3, [r3, #8]
 8004f7c:	085b      	lsrs	r3, r3, #1
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f86:	801a      	strh	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	653b      	str	r3, [r7, #80]	; 0x50
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	461a      	mov	r2, r3
 8004f96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f98:	4413      	add	r3, r2
 8004f9a:	653b      	str	r3, [r7, #80]	; 0x50
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	011a      	lsls	r2, r3, #4
 8004fa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	895b      	ldrh	r3, [r3, #10]
 8004fb0:	085b      	lsrs	r3, r3, #1
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fba:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	785b      	ldrb	r3, [r3, #1]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f040 8091 	bne.w	80050e8 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	881b      	ldrh	r3, [r3, #0]
 8004fd2:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8004fd4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d01b      	beq.n	8005016 <USB_ActivateEndpoint+0x47e>
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	781b      	ldrb	r3, [r3, #0]
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	881b      	ldrh	r3, [r3, #0]
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff4:	877b      	strh	r3, [r7, #58]	; 0x3a
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	441a      	add	r2, r3
 8005000:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005002:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005006:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800500a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800500e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005012:	b29b      	uxth	r3, r3
 8005014:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	881b      	ldrh	r3, [r3, #0]
 8005022:	873b      	strh	r3, [r7, #56]	; 0x38
 8005024:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800502a:	2b00      	cmp	r3, #0
 800502c:	d01b      	beq.n	8005066 <USB_ActivateEndpoint+0x4ce>
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4413      	add	r3, r2
 8005038:	881b      	ldrh	r3, [r3, #0]
 800503a:	b29b      	uxth	r3, r3
 800503c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005044:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	441a      	add	r2, r3
 8005050:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005052:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005056:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800505a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800505e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005062:	b29b      	uxth	r3, r3
 8005064:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4413      	add	r3, r2
 8005070:	881b      	ldrh	r3, [r3, #0]
 8005072:	b29b      	uxth	r3, r3
 8005074:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800507c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800507e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005080:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005084:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005086:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005088:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800508c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	441a      	add	r2, r3
 8005098:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800509a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800509e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	4413      	add	r3, r2
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050c4:	867b      	strh	r3, [r7, #50]	; 0x32
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	441a      	add	r2, r3
 80050d0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80050d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	8013      	strh	r3, [r2, #0]
 80050e6:	e0ba      	b.n	800525e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80050f8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80050fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01d      	beq.n	8005140 <USB_ActivateEndpoint+0x5a8>
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	881b      	ldrh	r3, [r3, #0]
 8005110:	b29b      	uxth	r3, r3
 8005112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	441a      	add	r2, r3
 8005128:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800512c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005130:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005134:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800513c:	b29b      	uxth	r3, r3
 800513e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	881b      	ldrh	r3, [r3, #0]
 800514c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005150:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005158:	2b00      	cmp	r3, #0
 800515a:	d01d      	beq.n	8005198 <USB_ActivateEndpoint+0x600>
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	881b      	ldrh	r3, [r3, #0]
 8005168:	b29b      	uxth	r3, r3
 800516a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800516e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005172:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	441a      	add	r2, r3
 8005180:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005184:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005188:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800518c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005190:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005194:	b29b      	uxth	r3, r3
 8005196:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	78db      	ldrb	r3, [r3, #3]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d024      	beq.n	80051ea <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	4413      	add	r3, r2
 80051aa:	881b      	ldrh	r3, [r3, #0]
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051b6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80051ba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80051be:	f083 0320 	eor.w	r3, r3, #32
 80051c2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	441a      	add	r2, r3
 80051d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80051d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	8013      	strh	r3, [r2, #0]
 80051e8:	e01d      	b.n	8005226 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005200:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	441a      	add	r2, r3
 800520e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005212:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005216:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800521a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800521e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005222:	b29b      	uxth	r3, r3
 8005224:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4413      	add	r3, r2
 8005230:	881b      	ldrh	r3, [r3, #0]
 8005232:	b29b      	uxth	r3, r3
 8005234:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005238:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800523c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	441a      	add	r2, r3
 8005248:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800524a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800524e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005252:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005256:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800525a:	b29b      	uxth	r3, r3
 800525c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800525e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005262:	4618      	mov	r0, r3
 8005264:	376c      	adds	r7, #108	; 0x6c
 8005266:	46bd      	mov	sp, r7
 8005268:	bc80      	pop	{r7}
 800526a:	4770      	bx	lr

0800526c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800526c:	b480      	push	{r7}
 800526e:	b08d      	sub	sp, #52	; 0x34
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	7b1b      	ldrb	r3, [r3, #12]
 800527a:	2b00      	cmp	r3, #0
 800527c:	f040 808e 	bne.w	800539c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	785b      	ldrb	r3, [r3, #1]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d044      	beq.n	8005312 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4413      	add	r3, r2
 8005292:	881b      	ldrh	r3, [r3, #0]
 8005294:	81bb      	strh	r3, [r7, #12]
 8005296:	89bb      	ldrh	r3, [r7, #12]
 8005298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	d01b      	beq.n	80052d8 <USB_DeactivateEndpoint+0x6c>
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b6:	817b      	strh	r3, [r7, #10]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	441a      	add	r2, r3
 80052c2:	897b      	ldrh	r3, [r7, #10]
 80052c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	881b      	ldrh	r3, [r3, #0]
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052ee:	813b      	strh	r3, [r7, #8]
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	441a      	add	r2, r3
 80052fa:	893b      	ldrh	r3, [r7, #8]
 80052fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005300:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800530c:	b29b      	uxth	r3, r3
 800530e:	8013      	strh	r3, [r2, #0]
 8005310:	e192      	b.n	8005638 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	4413      	add	r3, r2
 800531c:	881b      	ldrh	r3, [r3, #0]
 800531e:	827b      	strh	r3, [r7, #18]
 8005320:	8a7b      	ldrh	r3, [r7, #18]
 8005322:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d01b      	beq.n	8005362 <USB_DeactivateEndpoint+0xf6>
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	881b      	ldrh	r3, [r3, #0]
 8005336:	b29b      	uxth	r3, r3
 8005338:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005340:	823b      	strh	r3, [r7, #16]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	441a      	add	r2, r3
 800534c:	8a3b      	ldrh	r3, [r7, #16]
 800534e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005352:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005356:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800535a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800535e:	b29b      	uxth	r3, r3
 8005360:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	881b      	ldrh	r3, [r3, #0]
 800536e:	b29b      	uxth	r3, r3
 8005370:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005378:	81fb      	strh	r3, [r7, #14]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	441a      	add	r2, r3
 8005384:	89fb      	ldrh	r3, [r7, #14]
 8005386:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800538a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800538e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005392:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005396:	b29b      	uxth	r3, r3
 8005398:	8013      	strh	r3, [r2, #0]
 800539a:	e14d      	b.n	8005638 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	785b      	ldrb	r3, [r3, #1]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f040 80a5 	bne.w	80054f0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	4413      	add	r3, r2
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	843b      	strh	r3, [r7, #32]
 80053b4:	8c3b      	ldrh	r3, [r7, #32]
 80053b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d01b      	beq.n	80053f6 <USB_DeactivateEndpoint+0x18a>
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	881b      	ldrh	r3, [r3, #0]
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d4:	83fb      	strh	r3, [r7, #30]
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	441a      	add	r2, r3
 80053e0:	8bfb      	ldrh	r3, [r7, #30]
 80053e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	881b      	ldrh	r3, [r3, #0]
 8005402:	83bb      	strh	r3, [r7, #28]
 8005404:	8bbb      	ldrh	r3, [r7, #28]
 8005406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540a:	2b00      	cmp	r3, #0
 800540c:	d01b      	beq.n	8005446 <USB_DeactivateEndpoint+0x1da>
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	881b      	ldrh	r3, [r3, #0]
 800541a:	b29b      	uxth	r3, r3
 800541c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005420:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005424:	837b      	strh	r3, [r7, #26]
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	441a      	add	r2, r3
 8005430:	8b7b      	ldrh	r3, [r7, #26]
 8005432:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005436:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800543a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800543e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005442:	b29b      	uxth	r3, r3
 8005444:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	4413      	add	r3, r2
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	b29b      	uxth	r3, r3
 8005454:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800545c:	833b      	strh	r3, [r7, #24]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	441a      	add	r2, r3
 8005468:	8b3b      	ldrh	r3, [r7, #24]
 800546a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800546e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005472:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005476:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800547a:	b29b      	uxth	r3, r3
 800547c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4413      	add	r3, r2
 8005488:	881b      	ldrh	r3, [r3, #0]
 800548a:	b29b      	uxth	r3, r3
 800548c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005490:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005494:	82fb      	strh	r3, [r7, #22]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	441a      	add	r2, r3
 80054a0:	8afb      	ldrh	r3, [r7, #22]
 80054a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4413      	add	r3, r2
 80054c0:	881b      	ldrh	r3, [r3, #0]
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054cc:	82bb      	strh	r3, [r7, #20]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	441a      	add	r2, r3
 80054d8:	8abb      	ldrh	r3, [r7, #20]
 80054da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	8013      	strh	r3, [r2, #0]
 80054ee:	e0a3      	b.n	8005638 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80054fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01b      	beq.n	8005540 <USB_DeactivateEndpoint+0x2d4>
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	881b      	ldrh	r3, [r3, #0]
 8005514:	b29b      	uxth	r3, r3
 8005516:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800551a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800551e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	441a      	add	r2, r3
 800552a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800552c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005530:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005534:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800553c:	b29b      	uxth	r3, r3
 800553e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	881b      	ldrh	r3, [r3, #0]
 800554c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800554e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005554:	2b00      	cmp	r3, #0
 8005556:	d01b      	beq.n	8005590 <USB_DeactivateEndpoint+0x324>
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	881b      	ldrh	r3, [r3, #0]
 8005564:	b29b      	uxth	r3, r3
 8005566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800556a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800556e:	853b      	strh	r3, [r7, #40]	; 0x28
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	441a      	add	r2, r3
 800557a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800557c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005580:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005584:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005588:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800558c:	b29b      	uxth	r3, r3
 800558e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	881b      	ldrh	r3, [r3, #0]
 800559c:	b29b      	uxth	r3, r3
 800559e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055a6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	441a      	add	r2, r3
 80055b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80055b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80055c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	4413      	add	r3, r2
 80055d2:	881b      	ldrh	r3, [r3, #0]
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055de:	84bb      	strh	r3, [r7, #36]	; 0x24
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	441a      	add	r2, r3
 80055ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80055ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	881b      	ldrh	r3, [r3, #0]
 800560c:	b29b      	uxth	r3, r3
 800560e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005616:	847b      	strh	r3, [r7, #34]	; 0x22
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	441a      	add	r2, r3
 8005622:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005624:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005628:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800562c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005634:	b29b      	uxth	r3, r3
 8005636:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3734      	adds	r7, #52	; 0x34
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b0c4      	sub	sp, #272	; 0x110
 8005648:	af00      	add	r7, sp, #0
 800564a:	1d3b      	adds	r3, r7, #4
 800564c:	6018      	str	r0, [r3, #0]
 800564e:	463b      	mov	r3, r7
 8005650:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005652:	463b      	mov	r3, r7
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	785b      	ldrb	r3, [r3, #1]
 8005658:	2b01      	cmp	r3, #1
 800565a:	f040 8557 	bne.w	800610c <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800565e:	463b      	mov	r3, r7
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699a      	ldr	r2, [r3, #24]
 8005664:	463b      	mov	r3, r7
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	429a      	cmp	r2, r3
 800566c:	d905      	bls.n	800567a <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800566e:	463b      	mov	r3, r7
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005678:	e004      	b.n	8005684 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800567a:	463b      	mov	r3, r7
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005684:	463b      	mov	r3, r7
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	7b1b      	ldrb	r3, [r3, #12]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d12c      	bne.n	80056e8 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800568e:	463b      	mov	r3, r7
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6959      	ldr	r1, [r3, #20]
 8005694:	463b      	mov	r3, r7
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	88da      	ldrh	r2, [r3, #6]
 800569a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800569e:	b29b      	uxth	r3, r3
 80056a0:	1d38      	adds	r0, r7, #4
 80056a2:	6800      	ldr	r0, [r0, #0]
 80056a4:	f001 fa2c 	bl	8006b00 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80056a8:	1d3b      	adds	r3, r7, #4
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	617b      	str	r3, [r7, #20]
 80056ae:	1d3b      	adds	r3, r7, #4
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	461a      	mov	r2, r3
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	4413      	add	r3, r2
 80056be:	617b      	str	r3, [r7, #20]
 80056c0:	463b      	mov	r3, r7
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	011a      	lsls	r2, r3, #4
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	4413      	add	r3, r2
 80056cc:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80056d0:	f107 0310 	add.w	r3, r7, #16
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056da:	b29a      	uxth	r2, r3
 80056dc:	f107 0310 	add.w	r3, r7, #16
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	801a      	strh	r2, [r3, #0]
 80056e4:	f000 bcdd 	b.w	80060a2 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80056e8:	463b      	mov	r3, r7
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	78db      	ldrb	r3, [r3, #3]
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	f040 8347 	bne.w	8005d82 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80056f4:	463b      	mov	r3, r7
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6a1a      	ldr	r2, [r3, #32]
 80056fa:	463b      	mov	r3, r7
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	429a      	cmp	r2, r3
 8005702:	f240 82eb 	bls.w	8005cdc <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8005706:	1d3b      	adds	r3, r7, #4
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	463b      	mov	r3, r7
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	4413      	add	r3, r2
 8005714:	881b      	ldrh	r3, [r3, #0]
 8005716:	b29b      	uxth	r3, r3
 8005718:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800571c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005720:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8005724:	1d3b      	adds	r3, r7, #4
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	463b      	mov	r3, r7
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	441a      	add	r2, r3
 8005732:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8005736:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800573a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800573e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005742:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005746:	b29b      	uxth	r3, r3
 8005748:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800574a:	463b      	mov	r3, r7
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6a1a      	ldr	r2, [r3, #32]
 8005750:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005754:	1ad2      	subs	r2, r2, r3
 8005756:	463b      	mov	r3, r7
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800575c:	1d3b      	adds	r3, r7, #4
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	463b      	mov	r3, r7
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4413      	add	r3, r2
 800576a:	881b      	ldrh	r3, [r3, #0]
 800576c:	b29b      	uxth	r3, r3
 800576e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 8159 	beq.w	8005a2a <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005778:	1d3b      	adds	r3, r7, #4
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	637b      	str	r3, [r7, #52]	; 0x34
 800577e:	463b      	mov	r3, r7
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	785b      	ldrb	r3, [r3, #1]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d164      	bne.n	8005852 <USB_EPStartXfer+0x20e>
 8005788:	1d3b      	adds	r3, r7, #4
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800578e:	1d3b      	adds	r3, r7, #4
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005796:	b29b      	uxth	r3, r3
 8005798:	461a      	mov	r2, r3
 800579a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800579c:	4413      	add	r3, r2
 800579e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057a0:	463b      	mov	r3, r7
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	011a      	lsls	r2, r3, #4
 80057a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057aa:	4413      	add	r3, r2
 80057ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80057b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80057b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d112      	bne.n	80057e0 <USB_EPStartXfer+0x19c>
 80057ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057bc:	881b      	ldrh	r3, [r3, #0]
 80057be:	b29b      	uxth	r3, r3
 80057c0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c8:	801a      	strh	r2, [r3, #0]
 80057ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057d8:	b29a      	uxth	r2, r3
 80057da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057dc:	801a      	strh	r2, [r3, #0]
 80057de:	e054      	b.n	800588a <USB_EPStartXfer+0x246>
 80057e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057e4:	2b3e      	cmp	r3, #62	; 0x3e
 80057e6:	d817      	bhi.n	8005818 <USB_EPStartXfer+0x1d4>
 80057e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057ec:	085b      	lsrs	r3, r3, #1
 80057ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80057f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d004      	beq.n	8005808 <USB_EPStartXfer+0x1c4>
 80057fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005802:	3301      	adds	r3, #1
 8005804:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005808:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800580c:	b29b      	uxth	r3, r3
 800580e:	029b      	lsls	r3, r3, #10
 8005810:	b29a      	uxth	r2, r3
 8005812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005814:	801a      	strh	r2, [r3, #0]
 8005816:	e038      	b.n	800588a <USB_EPStartXfer+0x246>
 8005818:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800581c:	095b      	lsrs	r3, r3, #5
 800581e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005822:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005826:	f003 031f 	and.w	r3, r3, #31
 800582a:	2b00      	cmp	r3, #0
 800582c:	d104      	bne.n	8005838 <USB_EPStartXfer+0x1f4>
 800582e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005832:	3b01      	subs	r3, #1
 8005834:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005838:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800583c:	b29b      	uxth	r3, r3
 800583e:	029b      	lsls	r3, r3, #10
 8005840:	b29b      	uxth	r3, r3
 8005842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800584a:	b29a      	uxth	r2, r3
 800584c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584e:	801a      	strh	r2, [r3, #0]
 8005850:	e01b      	b.n	800588a <USB_EPStartXfer+0x246>
 8005852:	463b      	mov	r3, r7
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	785b      	ldrb	r3, [r3, #1]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d116      	bne.n	800588a <USB_EPStartXfer+0x246>
 800585c:	1d3b      	adds	r3, r7, #4
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005864:	b29b      	uxth	r3, r3
 8005866:	461a      	mov	r2, r3
 8005868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800586a:	4413      	add	r3, r2
 800586c:	637b      	str	r3, [r7, #52]	; 0x34
 800586e:	463b      	mov	r3, r7
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	011a      	lsls	r2, r3, #4
 8005876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005878:	4413      	add	r3, r2
 800587a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800587e:	633b      	str	r3, [r7, #48]	; 0x30
 8005880:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005884:	b29a      	uxth	r2, r3
 8005886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005888:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800588a:	463b      	mov	r3, r7
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	895b      	ldrh	r3, [r3, #10]
 8005890:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005894:	463b      	mov	r3, r7
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6959      	ldr	r1, [r3, #20]
 800589a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80058a4:	1d38      	adds	r0, r7, #4
 80058a6:	6800      	ldr	r0, [r0, #0]
 80058a8:	f001 f92a 	bl	8006b00 <USB_WritePMA>
            ep->xfer_buff += len;
 80058ac:	463b      	mov	r3, r7
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	695a      	ldr	r2, [r3, #20]
 80058b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80058b6:	441a      	add	r2, r3
 80058b8:	463b      	mov	r3, r7
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80058be:	463b      	mov	r3, r7
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6a1a      	ldr	r2, [r3, #32]
 80058c4:	463b      	mov	r3, r7
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d909      	bls.n	80058e2 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 80058ce:	463b      	mov	r3, r7
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6a1a      	ldr	r2, [r3, #32]
 80058d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80058d8:	1ad2      	subs	r2, r2, r3
 80058da:	463b      	mov	r3, r7
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	621a      	str	r2, [r3, #32]
 80058e0:	e008      	b.n	80058f4 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 80058e2:	463b      	mov	r3, r7
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80058ec:	463b      	mov	r3, r7
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2200      	movs	r2, #0
 80058f2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80058f4:	463b      	mov	r3, r7
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	785b      	ldrb	r3, [r3, #1]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d164      	bne.n	80059c8 <USB_EPStartXfer+0x384>
 80058fe:	1d3b      	adds	r3, r7, #4
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	61fb      	str	r3, [r7, #28]
 8005904:	1d3b      	adds	r3, r7, #4
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800590c:	b29b      	uxth	r3, r3
 800590e:	461a      	mov	r2, r3
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	4413      	add	r3, r2
 8005914:	61fb      	str	r3, [r7, #28]
 8005916:	463b      	mov	r3, r7
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	011a      	lsls	r2, r3, #4
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	4413      	add	r3, r2
 8005922:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800592c:	2b00      	cmp	r3, #0
 800592e:	d112      	bne.n	8005956 <USB_EPStartXfer+0x312>
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	881b      	ldrh	r3, [r3, #0]
 8005934:	b29b      	uxth	r3, r3
 8005936:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800593a:	b29a      	uxth	r2, r3
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	801a      	strh	r2, [r3, #0]
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	881b      	ldrh	r3, [r3, #0]
 8005944:	b29b      	uxth	r3, r3
 8005946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800594a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800594e:	b29a      	uxth	r2, r3
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	801a      	strh	r2, [r3, #0]
 8005954:	e057      	b.n	8005a06 <USB_EPStartXfer+0x3c2>
 8005956:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800595a:	2b3e      	cmp	r3, #62	; 0x3e
 800595c:	d817      	bhi.n	800598e <USB_EPStartXfer+0x34a>
 800595e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005962:	085b      	lsrs	r3, r3, #1
 8005964:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005968:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b00      	cmp	r3, #0
 8005972:	d004      	beq.n	800597e <USB_EPStartXfer+0x33a>
 8005974:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005978:	3301      	adds	r3, #1
 800597a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800597e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005982:	b29b      	uxth	r3, r3
 8005984:	029b      	lsls	r3, r3, #10
 8005986:	b29a      	uxth	r2, r3
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	801a      	strh	r2, [r3, #0]
 800598c:	e03b      	b.n	8005a06 <USB_EPStartXfer+0x3c2>
 800598e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005998:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800599c:	f003 031f 	and.w	r3, r3, #31
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d104      	bne.n	80059ae <USB_EPStartXfer+0x36a>
 80059a4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80059a8:	3b01      	subs	r3, #1
 80059aa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80059ae:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	029b      	lsls	r3, r3, #10
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	801a      	strh	r2, [r3, #0]
 80059c6:	e01e      	b.n	8005a06 <USB_EPStartXfer+0x3c2>
 80059c8:	463b      	mov	r3, r7
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	785b      	ldrb	r3, [r3, #1]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d119      	bne.n	8005a06 <USB_EPStartXfer+0x3c2>
 80059d2:	1d3b      	adds	r3, r7, #4
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	627b      	str	r3, [r7, #36]	; 0x24
 80059d8:	1d3b      	adds	r3, r7, #4
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	461a      	mov	r2, r3
 80059e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e6:	4413      	add	r3, r2
 80059e8:	627b      	str	r3, [r7, #36]	; 0x24
 80059ea:	463b      	mov	r3, r7
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	011a      	lsls	r2, r3, #4
 80059f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f4:	4413      	add	r3, r2
 80059f6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80059fa:	623b      	str	r3, [r7, #32]
 80059fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a00:	b29a      	uxth	r2, r3
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005a06:	463b      	mov	r3, r7
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	891b      	ldrh	r3, [r3, #8]
 8005a0c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a10:	463b      	mov	r3, r7
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6959      	ldr	r1, [r3, #20]
 8005a16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005a20:	1d38      	adds	r0, r7, #4
 8005a22:	6800      	ldr	r0, [r0, #0]
 8005a24:	f001 f86c 	bl	8006b00 <USB_WritePMA>
 8005a28:	e33b      	b.n	80060a2 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005a2a:	463b      	mov	r3, r7
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	785b      	ldrb	r3, [r3, #1]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d164      	bne.n	8005afe <USB_EPStartXfer+0x4ba>
 8005a34:	1d3b      	adds	r3, r7, #4
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a3a:	1d3b      	adds	r3, r7, #4
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	461a      	mov	r2, r3
 8005a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a48:	4413      	add	r3, r2
 8005a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a4c:	463b      	mov	r3, r7
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	011a      	lsls	r2, r3, #4
 8005a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a56:	4413      	add	r3, r2
 8005a58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d112      	bne.n	8005a8c <USB_EPStartXfer+0x448>
 8005a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a68:	881b      	ldrh	r3, [r3, #0]
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005a70:	b29a      	uxth	r2, r3
 8005a72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a74:	801a      	strh	r2, [r3, #0]
 8005a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a78:	881b      	ldrh	r3, [r3, #0]
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a84:	b29a      	uxth	r2, r3
 8005a86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a88:	801a      	strh	r2, [r3, #0]
 8005a8a:	e057      	b.n	8005b3c <USB_EPStartXfer+0x4f8>
 8005a8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a90:	2b3e      	cmp	r3, #62	; 0x3e
 8005a92:	d817      	bhi.n	8005ac4 <USB_EPStartXfer+0x480>
 8005a94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a98:	085b      	lsrs	r3, r3, #1
 8005a9a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005a9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d004      	beq.n	8005ab4 <USB_EPStartXfer+0x470>
 8005aaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aae:	3301      	adds	r3, #1
 8005ab0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005ab4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	029b      	lsls	r3, r3, #10
 8005abc:	b29a      	uxth	r2, r3
 8005abe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac0:	801a      	strh	r2, [r3, #0]
 8005ac2:	e03b      	b.n	8005b3c <USB_EPStartXfer+0x4f8>
 8005ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ac8:	095b      	lsrs	r3, r3, #5
 8005aca:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005ace:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ad2:	f003 031f 	and.w	r3, r3, #31
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d104      	bne.n	8005ae4 <USB_EPStartXfer+0x4a0>
 8005ada:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	029b      	lsls	r3, r3, #10
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005afa:	801a      	strh	r2, [r3, #0]
 8005afc:	e01e      	b.n	8005b3c <USB_EPStartXfer+0x4f8>
 8005afe:	463b      	mov	r3, r7
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	785b      	ldrb	r3, [r3, #1]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d119      	bne.n	8005b3c <USB_EPStartXfer+0x4f8>
 8005b08:	1d3b      	adds	r3, r7, #4
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	657b      	str	r3, [r7, #84]	; 0x54
 8005b0e:	1d3b      	adds	r3, r7, #4
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	461a      	mov	r2, r3
 8005b1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b1c:	4413      	add	r3, r2
 8005b1e:	657b      	str	r3, [r7, #84]	; 0x54
 8005b20:	463b      	mov	r3, r7
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	011a      	lsls	r2, r3, #4
 8005b28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b2a:	4413      	add	r3, r2
 8005b2c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005b30:	653b      	str	r3, [r7, #80]	; 0x50
 8005b32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b3a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005b3c:	463b      	mov	r3, r7
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	891b      	ldrh	r3, [r3, #8]
 8005b42:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b46:	463b      	mov	r3, r7
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6959      	ldr	r1, [r3, #20]
 8005b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005b56:	1d38      	adds	r0, r7, #4
 8005b58:	6800      	ldr	r0, [r0, #0]
 8005b5a:	f000 ffd1 	bl	8006b00 <USB_WritePMA>
            ep->xfer_buff += len;
 8005b5e:	463b      	mov	r3, r7
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	695a      	ldr	r2, [r3, #20]
 8005b64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b68:	441a      	add	r2, r3
 8005b6a:	463b      	mov	r3, r7
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005b70:	463b      	mov	r3, r7
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6a1a      	ldr	r2, [r3, #32]
 8005b76:	463b      	mov	r3, r7
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d909      	bls.n	8005b94 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8005b80:	463b      	mov	r3, r7
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	6a1a      	ldr	r2, [r3, #32]
 8005b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b8a:	1ad2      	subs	r2, r2, r3
 8005b8c:	463b      	mov	r3, r7
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	621a      	str	r2, [r3, #32]
 8005b92:	e008      	b.n	8005ba6 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8005b94:	463b      	mov	r3, r7
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005b9e:	463b      	mov	r3, r7
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005ba6:	1d3b      	adds	r3, r7, #4
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	647b      	str	r3, [r7, #68]	; 0x44
 8005bac:	463b      	mov	r3, r7
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	785b      	ldrb	r3, [r3, #1]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d164      	bne.n	8005c80 <USB_EPStartXfer+0x63c>
 8005bb6:	1d3b      	adds	r3, r7, #4
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bbc:	1d3b      	adds	r3, r7, #4
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bca:	4413      	add	r3, r2
 8005bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bce:	463b      	mov	r3, r7
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	011a      	lsls	r2, r3, #4
 8005bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bd8:	4413      	add	r3, r2
 8005bda:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005bde:	63bb      	str	r3, [r7, #56]	; 0x38
 8005be0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d112      	bne.n	8005c0e <USB_EPStartXfer+0x5ca>
 8005be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bea:	881b      	ldrh	r3, [r3, #0]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bf6:	801a      	strh	r2, [r3, #0]
 8005bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bfa:	881b      	ldrh	r3, [r3, #0]
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0a:	801a      	strh	r2, [r3, #0]
 8005c0c:	e054      	b.n	8005cb8 <USB_EPStartXfer+0x674>
 8005c0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c12:	2b3e      	cmp	r3, #62	; 0x3e
 8005c14:	d817      	bhi.n	8005c46 <USB_EPStartXfer+0x602>
 8005c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c1a:	085b      	lsrs	r3, r3, #1
 8005c1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d004      	beq.n	8005c36 <USB_EPStartXfer+0x5f2>
 8005c2c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c30:	3301      	adds	r3, #1
 8005c32:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	029b      	lsls	r3, r3, #10
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c42:	801a      	strh	r2, [r3, #0]
 8005c44:	e038      	b.n	8005cb8 <USB_EPStartXfer+0x674>
 8005c46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c4a:	095b      	lsrs	r3, r3, #5
 8005c4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c54:	f003 031f 	and.w	r3, r3, #31
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d104      	bne.n	8005c66 <USB_EPStartXfer+0x622>
 8005c5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c60:	3b01      	subs	r3, #1
 8005c62:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	029b      	lsls	r3, r3, #10
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c7c:	801a      	strh	r2, [r3, #0]
 8005c7e:	e01b      	b.n	8005cb8 <USB_EPStartXfer+0x674>
 8005c80:	463b      	mov	r3, r7
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	785b      	ldrb	r3, [r3, #1]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d116      	bne.n	8005cb8 <USB_EPStartXfer+0x674>
 8005c8a:	1d3b      	adds	r3, r7, #4
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	461a      	mov	r2, r3
 8005c96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c98:	4413      	add	r3, r2
 8005c9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005c9c:	463b      	mov	r3, r7
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	011a      	lsls	r2, r3, #4
 8005ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005cac:	643b      	str	r3, [r7, #64]	; 0x40
 8005cae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cb6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005cb8:	463b      	mov	r3, r7
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	895b      	ldrh	r3, [r3, #10]
 8005cbe:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005cc2:	463b      	mov	r3, r7
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6959      	ldr	r1, [r3, #20]
 8005cc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005cd2:	1d38      	adds	r0, r7, #4
 8005cd4:	6800      	ldr	r0, [r0, #0]
 8005cd6:	f000 ff13 	bl	8006b00 <USB_WritePMA>
 8005cda:	e1e2      	b.n	80060a2 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005cdc:	463b      	mov	r3, r7
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005ce6:	1d3b      	adds	r3, r7, #4
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	463b      	mov	r3, r7
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4413      	add	r3, r2
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d00:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8005d04:	1d3b      	adds	r3, r7, #4
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	463b      	mov	r3, r7
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	441a      	add	r2, r3
 8005d12:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8005d16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005d2a:	1d3b      	adds	r3, r7, #4
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	663b      	str	r3, [r7, #96]	; 0x60
 8005d30:	1d3b      	adds	r3, r7, #4
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d3e:	4413      	add	r3, r2
 8005d40:	663b      	str	r3, [r7, #96]	; 0x60
 8005d42:	463b      	mov	r3, r7
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	011a      	lsls	r2, r3, #4
 8005d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d4c:	4413      	add	r3, r2
 8005d4e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005d52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d5c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005d5e:	463b      	mov	r3, r7
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	891b      	ldrh	r3, [r3, #8]
 8005d64:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d68:	463b      	mov	r3, r7
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6959      	ldr	r1, [r3, #20]
 8005d6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005d78:	1d38      	adds	r0, r7, #4
 8005d7a:	6800      	ldr	r0, [r0, #0]
 8005d7c:	f000 fec0 	bl	8006b00 <USB_WritePMA>
 8005d80:	e18f      	b.n	80060a2 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005d82:	1d3b      	adds	r3, r7, #4
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	463b      	mov	r3, r7
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	881b      	ldrh	r3, [r3, #0]
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 808f 	beq.w	8005ebc <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005d9e:	1d3b      	adds	r3, r7, #4
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	67bb      	str	r3, [r7, #120]	; 0x78
 8005da4:	463b      	mov	r3, r7
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	785b      	ldrb	r3, [r3, #1]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d164      	bne.n	8005e78 <USB_EPStartXfer+0x834>
 8005dae:	1d3b      	adds	r3, r7, #4
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	673b      	str	r3, [r7, #112]	; 0x70
 8005db4:	1d3b      	adds	r3, r7, #4
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005dc2:	4413      	add	r3, r2
 8005dc4:	673b      	str	r3, [r7, #112]	; 0x70
 8005dc6:	463b      	mov	r3, r7
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	011a      	lsls	r2, r3, #4
 8005dce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005dd6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d112      	bne.n	8005e06 <USB_EPStartXfer+0x7c2>
 8005de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dee:	801a      	strh	r2, [r3, #0]
 8005df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e02:	801a      	strh	r2, [r3, #0]
 8005e04:	e054      	b.n	8005eb0 <USB_EPStartXfer+0x86c>
 8005e06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e0a:	2b3e      	cmp	r3, #62	; 0x3e
 8005e0c:	d817      	bhi.n	8005e3e <USB_EPStartXfer+0x7fa>
 8005e0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e12:	085b      	lsrs	r3, r3, #1
 8005e14:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005e18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d004      	beq.n	8005e2e <USB_EPStartXfer+0x7ea>
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e28:	3301      	adds	r3, #1
 8005e2a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	029b      	lsls	r3, r3, #10
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e3a:	801a      	strh	r2, [r3, #0]
 8005e3c:	e038      	b.n	8005eb0 <USB_EPStartXfer+0x86c>
 8005e3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e42:	095b      	lsrs	r3, r3, #5
 8005e44:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005e48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e4c:	f003 031f 	and.w	r3, r3, #31
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d104      	bne.n	8005e5e <USB_EPStartXfer+0x81a>
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	029b      	lsls	r3, r3, #10
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e70:	b29a      	uxth	r2, r3
 8005e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e74:	801a      	strh	r2, [r3, #0]
 8005e76:	e01b      	b.n	8005eb0 <USB_EPStartXfer+0x86c>
 8005e78:	463b      	mov	r3, r7
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	785b      	ldrb	r3, [r3, #1]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d116      	bne.n	8005eb0 <USB_EPStartXfer+0x86c>
 8005e82:	1d3b      	adds	r3, r7, #4
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e90:	4413      	add	r3, r2
 8005e92:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e94:	463b      	mov	r3, r7
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	011a      	lsls	r2, r3, #4
 8005e9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e9e:	4413      	add	r3, r2
 8005ea0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005ea4:	677b      	str	r3, [r7, #116]	; 0x74
 8005ea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005eae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005eb0:	463b      	mov	r3, r7
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	895b      	ldrh	r3, [r3, #10]
 8005eb6:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8005eba:	e097      	b.n	8005fec <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005ebc:	463b      	mov	r3, r7
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	785b      	ldrb	r3, [r3, #1]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d168      	bne.n	8005f98 <USB_EPStartXfer+0x954>
 8005ec6:	1d3b      	adds	r3, r7, #4
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ece:	1d3b      	adds	r3, r7, #4
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	461a      	mov	r2, r3
 8005eda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005ede:	4413      	add	r3, r2
 8005ee0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ee4:	463b      	mov	r3, r7
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	011a      	lsls	r2, r3, #4
 8005eec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005ef0:	4413      	add	r3, r2
 8005ef2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005ef6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005ef8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d112      	bne.n	8005f26 <USB_EPStartXfer+0x8e2>
 8005f00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f02:	881b      	ldrh	r3, [r3, #0]
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f0e:	801a      	strh	r2, [r3, #0]
 8005f10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f22:	801a      	strh	r2, [r3, #0]
 8005f24:	e05d      	b.n	8005fe2 <USB_EPStartXfer+0x99e>
 8005f26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f2a:	2b3e      	cmp	r3, #62	; 0x3e
 8005f2c:	d817      	bhi.n	8005f5e <USB_EPStartXfer+0x91a>
 8005f2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f32:	085b      	lsrs	r3, r3, #1
 8005f34:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d004      	beq.n	8005f4e <USB_EPStartXfer+0x90a>
 8005f44:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f48:	3301      	adds	r3, #1
 8005f4a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f4e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	029b      	lsls	r3, r3, #10
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f5a:	801a      	strh	r2, [r3, #0]
 8005f5c:	e041      	b.n	8005fe2 <USB_EPStartXfer+0x99e>
 8005f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f6c:	f003 031f 	and.w	r3, r3, #31
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d104      	bne.n	8005f7e <USB_EPStartXfer+0x93a>
 8005f74:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f7e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	029b      	lsls	r3, r3, #10
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f94:	801a      	strh	r2, [r3, #0]
 8005f96:	e024      	b.n	8005fe2 <USB_EPStartXfer+0x99e>
 8005f98:	463b      	mov	r3, r7
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	785b      	ldrb	r3, [r3, #1]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d11f      	bne.n	8005fe2 <USB_EPStartXfer+0x99e>
 8005fa2:	1d3b      	adds	r3, r7, #4
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005faa:	1d3b      	adds	r3, r7, #4
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fba:	4413      	add	r3, r2
 8005fbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005fc0:	463b      	mov	r3, r7
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	011a      	lsls	r2, r3, #4
 8005fc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fcc:	4413      	add	r3, r2
 8005fce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005fd2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005fd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fe0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005fe2:	463b      	mov	r3, r7
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	891b      	ldrh	r3, [r3, #8]
 8005fe8:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005fec:	463b      	mov	r3, r7
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	6959      	ldr	r1, [r3, #20]
 8005ff2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005ffc:	1d38      	adds	r0, r7, #4
 8005ffe:	6800      	ldr	r0, [r0, #0]
 8006000:	f000 fd7e 	bl	8006b00 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006004:	463b      	mov	r3, r7
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	785b      	ldrb	r3, [r3, #1]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d122      	bne.n	8006054 <USB_EPStartXfer+0xa10>
 800600e:	1d3b      	adds	r3, r7, #4
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	463b      	mov	r3, r7
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	881b      	ldrh	r3, [r3, #0]
 800601e:	b29b      	uxth	r3, r3
 8006020:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006028:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800602c:	1d3b      	adds	r3, r7, #4
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	463b      	mov	r3, r7
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	441a      	add	r2, r3
 800603a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800603e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006042:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800604a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800604e:	b29b      	uxth	r3, r3
 8006050:	8013      	strh	r3, [r2, #0]
 8006052:	e026      	b.n	80060a2 <USB_EPStartXfer+0xa5e>
 8006054:	463b      	mov	r3, r7
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	785b      	ldrb	r3, [r3, #1]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d121      	bne.n	80060a2 <USB_EPStartXfer+0xa5e>
 800605e:	1d3b      	adds	r3, r7, #4
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	463b      	mov	r3, r7
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	4413      	add	r3, r2
 800606c:	881b      	ldrh	r3, [r3, #0]
 800606e:	b29b      	uxth	r3, r3
 8006070:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006078:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 800607c:	1d3b      	adds	r3, r7, #4
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	463b      	mov	r3, r7
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	441a      	add	r2, r3
 800608a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800608e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006096:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800609a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609e:	b29b      	uxth	r3, r3
 80060a0:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80060a2:	1d3b      	adds	r3, r7, #4
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	463b      	mov	r3, r7
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	4413      	add	r3, r2
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	f107 020e 	add.w	r2, r7, #14
 80060b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060c0:	8013      	strh	r3, [r2, #0]
 80060c2:	f107 030e 	add.w	r3, r7, #14
 80060c6:	f107 020e 	add.w	r2, r7, #14
 80060ca:	8812      	ldrh	r2, [r2, #0]
 80060cc:	f082 0210 	eor.w	r2, r2, #16
 80060d0:	801a      	strh	r2, [r3, #0]
 80060d2:	f107 030e 	add.w	r3, r7, #14
 80060d6:	f107 020e 	add.w	r2, r7, #14
 80060da:	8812      	ldrh	r2, [r2, #0]
 80060dc:	f082 0220 	eor.w	r2, r2, #32
 80060e0:	801a      	strh	r2, [r3, #0]
 80060e2:	1d3b      	adds	r3, r7, #4
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	463b      	mov	r3, r7
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	441a      	add	r2, r3
 80060f0:	f107 030e 	add.w	r3, r7, #14
 80060f4:	881b      	ldrh	r3, [r3, #0]
 80060f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006106:	b29b      	uxth	r3, r3
 8006108:	8013      	strh	r3, [r2, #0]
 800610a:	e3b5      	b.n	8006878 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800610c:	463b      	mov	r3, r7
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	7b1b      	ldrb	r3, [r3, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	f040 8090 	bne.w	8006238 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006118:	463b      	mov	r3, r7
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	463b      	mov	r3, r7
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	429a      	cmp	r2, r3
 8006126:	d90e      	bls.n	8006146 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8006128:	463b      	mov	r3, r7
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8006132:	463b      	mov	r3, r7
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	699a      	ldr	r2, [r3, #24]
 8006138:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800613c:	1ad2      	subs	r2, r2, r3
 800613e:	463b      	mov	r3, r7
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	619a      	str	r2, [r3, #24]
 8006144:	e008      	b.n	8006158 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8006146:	463b      	mov	r3, r7
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8006150:	463b      	mov	r3, r7
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2200      	movs	r2, #0
 8006156:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006158:	1d3b      	adds	r3, r7, #4
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006160:	1d3b      	adds	r3, r7, #4
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006168:	b29b      	uxth	r3, r3
 800616a:	461a      	mov	r2, r3
 800616c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006170:	4413      	add	r3, r2
 8006172:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006176:	463b      	mov	r3, r7
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	011a      	lsls	r2, r3, #4
 800617e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006182:	4413      	add	r3, r2
 8006184:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006188:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800618c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006190:	2b00      	cmp	r3, #0
 8006192:	d116      	bne.n	80061c2 <USB_EPStartXfer+0xb7e>
 8006194:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006198:	881b      	ldrh	r3, [r3, #0]
 800619a:	b29b      	uxth	r3, r3
 800619c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061a6:	801a      	strh	r2, [r3, #0]
 80061a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061ac:	881b      	ldrh	r3, [r3, #0]
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061be:	801a      	strh	r2, [r3, #0]
 80061c0:	e32c      	b.n	800681c <USB_EPStartXfer+0x11d8>
 80061c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061c6:	2b3e      	cmp	r3, #62	; 0x3e
 80061c8:	d818      	bhi.n	80061fc <USB_EPStartXfer+0xbb8>
 80061ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061ce:	085b      	lsrs	r3, r3, #1
 80061d0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80061d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d004      	beq.n	80061ea <USB_EPStartXfer+0xba6>
 80061e0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80061e4:	3301      	adds	r3, #1
 80061e6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80061ea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	029b      	lsls	r3, r3, #10
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061f8:	801a      	strh	r2, [r3, #0]
 80061fa:	e30f      	b.n	800681c <USB_EPStartXfer+0x11d8>
 80061fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006200:	095b      	lsrs	r3, r3, #5
 8006202:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006206:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800620a:	f003 031f 	and.w	r3, r3, #31
 800620e:	2b00      	cmp	r3, #0
 8006210:	d104      	bne.n	800621c <USB_EPStartXfer+0xbd8>
 8006212:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006216:	3b01      	subs	r3, #1
 8006218:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800621c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006220:	b29b      	uxth	r3, r3
 8006222:	029b      	lsls	r3, r3, #10
 8006224:	b29b      	uxth	r3, r3
 8006226:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800622a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800622e:	b29a      	uxth	r2, r3
 8006230:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006234:	801a      	strh	r2, [r3, #0]
 8006236:	e2f1      	b.n	800681c <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006238:	463b      	mov	r3, r7
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	78db      	ldrb	r3, [r3, #3]
 800623e:	2b02      	cmp	r3, #2
 8006240:	f040 818f 	bne.w	8006562 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006244:	463b      	mov	r3, r7
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	785b      	ldrb	r3, [r3, #1]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d175      	bne.n	800633a <USB_EPStartXfer+0xcf6>
 800624e:	1d3b      	adds	r3, r7, #4
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006256:	1d3b      	adds	r3, r7, #4
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800625e:	b29b      	uxth	r3, r3
 8006260:	461a      	mov	r2, r3
 8006262:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006266:	4413      	add	r3, r2
 8006268:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800626c:	463b      	mov	r3, r7
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	011a      	lsls	r2, r3, #4
 8006274:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006278:	4413      	add	r3, r2
 800627a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800627e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006282:	463b      	mov	r3, r7
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d116      	bne.n	80062ba <USB_EPStartXfer+0xc76>
 800628c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006290:	881b      	ldrh	r3, [r3, #0]
 8006292:	b29b      	uxth	r3, r3
 8006294:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006298:	b29a      	uxth	r2, r3
 800629a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800629e:	801a      	strh	r2, [r3, #0]
 80062a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062a4:	881b      	ldrh	r3, [r3, #0]
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062b6:	801a      	strh	r2, [r3, #0]
 80062b8:	e065      	b.n	8006386 <USB_EPStartXfer+0xd42>
 80062ba:	463b      	mov	r3, r7
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	2b3e      	cmp	r3, #62	; 0x3e
 80062c2:	d81a      	bhi.n	80062fa <USB_EPStartXfer+0xcb6>
 80062c4:	463b      	mov	r3, r7
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	085b      	lsrs	r3, r3, #1
 80062cc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062d0:	463b      	mov	r3, r7
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d004      	beq.n	80062e8 <USB_EPStartXfer+0xca4>
 80062de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062e2:	3301      	adds	r3, #1
 80062e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	029b      	lsls	r3, r3, #10
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062f6:	801a      	strh	r2, [r3, #0]
 80062f8:	e045      	b.n	8006386 <USB_EPStartXfer+0xd42>
 80062fa:	463b      	mov	r3, r7
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	095b      	lsrs	r3, r3, #5
 8006302:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006306:	463b      	mov	r3, r7
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	f003 031f 	and.w	r3, r3, #31
 8006310:	2b00      	cmp	r3, #0
 8006312:	d104      	bne.n	800631e <USB_EPStartXfer+0xcda>
 8006314:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006318:	3b01      	subs	r3, #1
 800631a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800631e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006322:	b29b      	uxth	r3, r3
 8006324:	029b      	lsls	r3, r3, #10
 8006326:	b29b      	uxth	r3, r3
 8006328:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800632c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006330:	b29a      	uxth	r2, r3
 8006332:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006336:	801a      	strh	r2, [r3, #0]
 8006338:	e025      	b.n	8006386 <USB_EPStartXfer+0xd42>
 800633a:	463b      	mov	r3, r7
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	785b      	ldrb	r3, [r3, #1]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d120      	bne.n	8006386 <USB_EPStartXfer+0xd42>
 8006344:	1d3b      	adds	r3, r7, #4
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800634c:	1d3b      	adds	r3, r7, #4
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006354:	b29b      	uxth	r3, r3
 8006356:	461a      	mov	r2, r3
 8006358:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800635c:	4413      	add	r3, r2
 800635e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006362:	463b      	mov	r3, r7
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	011a      	lsls	r2, r3, #4
 800636a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800636e:	4413      	add	r3, r2
 8006370:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006374:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006378:	463b      	mov	r3, r7
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	b29a      	uxth	r2, r3
 8006380:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006384:	801a      	strh	r2, [r3, #0]
 8006386:	1d3b      	adds	r3, r7, #4
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800638e:	463b      	mov	r3, r7
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	785b      	ldrb	r3, [r3, #1]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d175      	bne.n	8006484 <USB_EPStartXfer+0xe40>
 8006398:	1d3b      	adds	r3, r7, #4
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80063a0:	1d3b      	adds	r3, r7, #4
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	461a      	mov	r2, r3
 80063ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063b0:	4413      	add	r3, r2
 80063b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80063b6:	463b      	mov	r3, r7
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	011a      	lsls	r2, r3, #4
 80063be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063c2:	4413      	add	r3, r2
 80063c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80063cc:	463b      	mov	r3, r7
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d116      	bne.n	8006404 <USB_EPStartXfer+0xdc0>
 80063d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063da:	881b      	ldrh	r3, [r3, #0]
 80063dc:	b29b      	uxth	r3, r3
 80063de:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063e8:	801a      	strh	r2, [r3, #0]
 80063ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006400:	801a      	strh	r2, [r3, #0]
 8006402:	e061      	b.n	80064c8 <USB_EPStartXfer+0xe84>
 8006404:	463b      	mov	r3, r7
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	2b3e      	cmp	r3, #62	; 0x3e
 800640c:	d81a      	bhi.n	8006444 <USB_EPStartXfer+0xe00>
 800640e:	463b      	mov	r3, r7
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	085b      	lsrs	r3, r3, #1
 8006416:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800641a:	463b      	mov	r3, r7
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b00      	cmp	r3, #0
 8006426:	d004      	beq.n	8006432 <USB_EPStartXfer+0xdee>
 8006428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800642c:	3301      	adds	r3, #1
 800642e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006436:	b29b      	uxth	r3, r3
 8006438:	029b      	lsls	r3, r3, #10
 800643a:	b29a      	uxth	r2, r3
 800643c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006440:	801a      	strh	r2, [r3, #0]
 8006442:	e041      	b.n	80064c8 <USB_EPStartXfer+0xe84>
 8006444:	463b      	mov	r3, r7
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	095b      	lsrs	r3, r3, #5
 800644c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006450:	463b      	mov	r3, r7
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 031f 	and.w	r3, r3, #31
 800645a:	2b00      	cmp	r3, #0
 800645c:	d104      	bne.n	8006468 <USB_EPStartXfer+0xe24>
 800645e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006462:	3b01      	subs	r3, #1
 8006464:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800646c:	b29b      	uxth	r3, r3
 800646e:	029b      	lsls	r3, r3, #10
 8006470:	b29b      	uxth	r3, r3
 8006472:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006476:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800647a:	b29a      	uxth	r2, r3
 800647c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006480:	801a      	strh	r2, [r3, #0]
 8006482:	e021      	b.n	80064c8 <USB_EPStartXfer+0xe84>
 8006484:	463b      	mov	r3, r7
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	785b      	ldrb	r3, [r3, #1]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d11c      	bne.n	80064c8 <USB_EPStartXfer+0xe84>
 800648e:	1d3b      	adds	r3, r7, #4
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006496:	b29b      	uxth	r3, r3
 8006498:	461a      	mov	r2, r3
 800649a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800649e:	4413      	add	r3, r2
 80064a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80064a4:	463b      	mov	r3, r7
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	011a      	lsls	r2, r3, #4
 80064ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80064b0:	4413      	add	r3, r2
 80064b2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80064b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80064ba:	463b      	mov	r3, r7
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80064c6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80064c8:	463b      	mov	r3, r7
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f000 81a4 	beq.w	800681c <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80064d4:	1d3b      	adds	r3, r7, #4
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	463b      	mov	r3, r7
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80064e8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80064ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <USB_EPStartXfer+0xebc>
 80064f4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80064f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10d      	bne.n	800651c <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006500:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006504:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006508:	2b00      	cmp	r3, #0
 800650a:	f040 8187 	bne.w	800681c <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800650e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006516:	2b00      	cmp	r3, #0
 8006518:	f040 8180 	bne.w	800681c <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800651c:	1d3b      	adds	r3, r7, #4
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	463b      	mov	r3, r7
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	b29b      	uxth	r3, r3
 800652e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006536:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 800653a:	1d3b      	adds	r3, r7, #4
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	463b      	mov	r3, r7
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	441a      	add	r2, r3
 8006548:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800654c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006550:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006554:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006558:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800655c:	b29b      	uxth	r3, r3
 800655e:	8013      	strh	r3, [r2, #0]
 8006560:	e15c      	b.n	800681c <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006562:	463b      	mov	r3, r7
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	78db      	ldrb	r3, [r3, #3]
 8006568:	2b01      	cmp	r3, #1
 800656a:	f040 8155 	bne.w	8006818 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800656e:	463b      	mov	r3, r7
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	699a      	ldr	r2, [r3, #24]
 8006574:	463b      	mov	r3, r7
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	429a      	cmp	r2, r3
 800657c:	d90e      	bls.n	800659c <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 800657e:	463b      	mov	r3, r7
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8006588:	463b      	mov	r3, r7
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699a      	ldr	r2, [r3, #24]
 800658e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006592:	1ad2      	subs	r2, r2, r3
 8006594:	463b      	mov	r3, r7
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	619a      	str	r2, [r3, #24]
 800659a:	e008      	b.n	80065ae <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 800659c:	463b      	mov	r3, r7
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 80065a6:	463b      	mov	r3, r7
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2200      	movs	r2, #0
 80065ac:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80065ae:	463b      	mov	r3, r7
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	785b      	ldrb	r3, [r3, #1]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d16f      	bne.n	8006698 <USB_EPStartXfer+0x1054>
 80065b8:	1d3b      	adds	r3, r7, #4
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065c0:	1d3b      	adds	r3, r7, #4
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	461a      	mov	r2, r3
 80065cc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80065d0:	4413      	add	r3, r2
 80065d2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065d6:	463b      	mov	r3, r7
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	011a      	lsls	r2, r3, #4
 80065de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80065e2:	4413      	add	r3, r2
 80065e4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80065e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80065ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d116      	bne.n	8006622 <USB_EPStartXfer+0xfde>
 80065f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065f8:	881b      	ldrh	r3, [r3, #0]
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006600:	b29a      	uxth	r2, r3
 8006602:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006606:	801a      	strh	r2, [r3, #0]
 8006608:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	b29b      	uxth	r3, r3
 8006610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006618:	b29a      	uxth	r2, r3
 800661a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800661e:	801a      	strh	r2, [r3, #0]
 8006620:	e05f      	b.n	80066e2 <USB_EPStartXfer+0x109e>
 8006622:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006626:	2b3e      	cmp	r3, #62	; 0x3e
 8006628:	d818      	bhi.n	800665c <USB_EPStartXfer+0x1018>
 800662a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800662e:	085b      	lsrs	r3, r3, #1
 8006630:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006634:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d004      	beq.n	800664a <USB_EPStartXfer+0x1006>
 8006640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006644:	3301      	adds	r3, #1
 8006646:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800664a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800664e:	b29b      	uxth	r3, r3
 8006650:	029b      	lsls	r3, r3, #10
 8006652:	b29a      	uxth	r2, r3
 8006654:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006658:	801a      	strh	r2, [r3, #0]
 800665a:	e042      	b.n	80066e2 <USB_EPStartXfer+0x109e>
 800665c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006660:	095b      	lsrs	r3, r3, #5
 8006662:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006666:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800666a:	f003 031f 	and.w	r3, r3, #31
 800666e:	2b00      	cmp	r3, #0
 8006670:	d104      	bne.n	800667c <USB_EPStartXfer+0x1038>
 8006672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006676:	3b01      	subs	r3, #1
 8006678:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800667c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006680:	b29b      	uxth	r3, r3
 8006682:	029b      	lsls	r3, r3, #10
 8006684:	b29b      	uxth	r3, r3
 8006686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800668a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800668e:	b29a      	uxth	r2, r3
 8006690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006694:	801a      	strh	r2, [r3, #0]
 8006696:	e024      	b.n	80066e2 <USB_EPStartXfer+0x109e>
 8006698:	463b      	mov	r3, r7
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	785b      	ldrb	r3, [r3, #1]
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d11f      	bne.n	80066e2 <USB_EPStartXfer+0x109e>
 80066a2:	1d3b      	adds	r3, r7, #4
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80066aa:	1d3b      	adds	r3, r7, #4
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	461a      	mov	r2, r3
 80066b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80066ba:	4413      	add	r3, r2
 80066bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80066c0:	463b      	mov	r3, r7
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	011a      	lsls	r2, r3, #4
 80066c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80066cc:	4413      	add	r3, r2
 80066ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80066d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80066d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066da:	b29a      	uxth	r2, r3
 80066dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066e0:	801a      	strh	r2, [r3, #0]
 80066e2:	1d3b      	adds	r3, r7, #4
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066ea:	463b      	mov	r3, r7
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	785b      	ldrb	r3, [r3, #1]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d16f      	bne.n	80067d4 <USB_EPStartXfer+0x1190>
 80066f4:	1d3b      	adds	r3, r7, #4
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066fc:	1d3b      	adds	r3, r7, #4
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006704:	b29b      	uxth	r3, r3
 8006706:	461a      	mov	r2, r3
 8006708:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800670c:	4413      	add	r3, r2
 800670e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006712:	463b      	mov	r3, r7
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	011a      	lsls	r2, r3, #4
 800671a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800671e:	4413      	add	r3, r2
 8006720:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006724:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006728:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800672c:	2b00      	cmp	r3, #0
 800672e:	d116      	bne.n	800675e <USB_EPStartXfer+0x111a>
 8006730:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006734:	881b      	ldrh	r3, [r3, #0]
 8006736:	b29b      	uxth	r3, r3
 8006738:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800673c:	b29a      	uxth	r2, r3
 800673e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006742:	801a      	strh	r2, [r3, #0]
 8006744:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	b29b      	uxth	r3, r3
 800674c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006750:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006754:	b29a      	uxth	r2, r3
 8006756:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800675a:	801a      	strh	r2, [r3, #0]
 800675c:	e05e      	b.n	800681c <USB_EPStartXfer+0x11d8>
 800675e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006762:	2b3e      	cmp	r3, #62	; 0x3e
 8006764:	d818      	bhi.n	8006798 <USB_EPStartXfer+0x1154>
 8006766:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800676a:	085b      	lsrs	r3, r3, #1
 800676c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006770:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006774:	f003 0301 	and.w	r3, r3, #1
 8006778:	2b00      	cmp	r3, #0
 800677a:	d004      	beq.n	8006786 <USB_EPStartXfer+0x1142>
 800677c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006780:	3301      	adds	r3, #1
 8006782:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006786:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800678a:	b29b      	uxth	r3, r3
 800678c:	029b      	lsls	r3, r3, #10
 800678e:	b29a      	uxth	r2, r3
 8006790:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006794:	801a      	strh	r2, [r3, #0]
 8006796:	e041      	b.n	800681c <USB_EPStartXfer+0x11d8>
 8006798:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800679c:	095b      	lsrs	r3, r3, #5
 800679e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80067a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067a6:	f003 031f 	and.w	r3, r3, #31
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d104      	bne.n	80067b8 <USB_EPStartXfer+0x1174>
 80067ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067b2:	3b01      	subs	r3, #1
 80067b4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80067b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067bc:	b29b      	uxth	r3, r3
 80067be:	029b      	lsls	r3, r3, #10
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80067d0:	801a      	strh	r2, [r3, #0]
 80067d2:	e023      	b.n	800681c <USB_EPStartXfer+0x11d8>
 80067d4:	463b      	mov	r3, r7
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	785b      	ldrb	r3, [r3, #1]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d11e      	bne.n	800681c <USB_EPStartXfer+0x11d8>
 80067de:	1d3b      	adds	r3, r7, #4
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	461a      	mov	r2, r3
 80067ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80067ee:	4413      	add	r3, r2
 80067f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067f4:	463b      	mov	r3, r7
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	011a      	lsls	r2, r3, #4
 80067fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006800:	4413      	add	r3, r2
 8006802:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006806:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800680a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800680e:	b29a      	uxth	r2, r3
 8006810:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006814:	801a      	strh	r2, [r3, #0]
 8006816:	e001      	b.n	800681c <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e02e      	b.n	800687a <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800681c:	1d3b      	adds	r3, r7, #4
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	463b      	mov	r3, r7
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	881b      	ldrh	r3, [r3, #0]
 800682c:	b29b      	uxth	r3, r3
 800682e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006836:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800683a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800683e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006842:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006846:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800684a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800684e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006852:	1d3b      	adds	r3, r7, #4
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	463b      	mov	r3, r7
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	441a      	add	r2, r3
 8006860:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006864:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006868:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800686c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006874:	b29b      	uxth	r3, r3
 8006876:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	4618      	mov	r0, r3
 800687c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	785b      	ldrb	r3, [r3, #1]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d020      	beq.n	80068d8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	4413      	add	r3, r2
 80068a0:	881b      	ldrh	r3, [r3, #0]
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068ac:	81bb      	strh	r3, [r7, #12]
 80068ae:	89bb      	ldrh	r3, [r7, #12]
 80068b0:	f083 0310 	eor.w	r3, r3, #16
 80068b4:	81bb      	strh	r3, [r7, #12]
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	441a      	add	r2, r3
 80068c0:	89bb      	ldrh	r3, [r7, #12]
 80068c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	8013      	strh	r3, [r2, #0]
 80068d6:	e01f      	b.n	8006918 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	881b      	ldrh	r3, [r3, #0]
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ee:	81fb      	strh	r3, [r7, #14]
 80068f0:	89fb      	ldrh	r3, [r7, #14]
 80068f2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80068f6:	81fb      	strh	r3, [r7, #14]
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	441a      	add	r2, r3
 8006902:	89fb      	ldrh	r3, [r7, #14]
 8006904:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006908:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800690c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006914:	b29b      	uxth	r3, r3
 8006916:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr

08006924 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	7b1b      	ldrb	r3, [r3, #12]
 8006932:	2b00      	cmp	r3, #0
 8006934:	f040 809d 	bne.w	8006a72 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	785b      	ldrb	r3, [r3, #1]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d04c      	beq.n	80069da <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	4413      	add	r3, r2
 800694a:	881b      	ldrh	r3, [r3, #0]
 800694c:	823b      	strh	r3, [r7, #16]
 800694e:	8a3b      	ldrh	r3, [r7, #16]
 8006950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006954:	2b00      	cmp	r3, #0
 8006956:	d01b      	beq.n	8006990 <USB_EPClearStall+0x6c>
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4413      	add	r3, r2
 8006962:	881b      	ldrh	r3, [r3, #0]
 8006964:	b29b      	uxth	r3, r3
 8006966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800696a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800696e:	81fb      	strh	r3, [r7, #14]
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	441a      	add	r2, r3
 800697a:	89fb      	ldrh	r3, [r7, #14]
 800697c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006980:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006984:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006988:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800698c:	b29b      	uxth	r3, r3
 800698e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	78db      	ldrb	r3, [r3, #3]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d06c      	beq.n	8006a72 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069ae:	81bb      	strh	r3, [r7, #12]
 80069b0:	89bb      	ldrh	r3, [r7, #12]
 80069b2:	f083 0320 	eor.w	r3, r3, #32
 80069b6:	81bb      	strh	r3, [r7, #12]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	441a      	add	r2, r3
 80069c2:	89bb      	ldrh	r3, [r7, #12]
 80069c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	8013      	strh	r3, [r2, #0]
 80069d8:	e04b      	b.n	8006a72 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	4413      	add	r3, r2
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	82fb      	strh	r3, [r7, #22]
 80069e8:	8afb      	ldrh	r3, [r7, #22]
 80069ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d01b      	beq.n	8006a2a <USB_EPClearStall+0x106>
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4413      	add	r3, r2
 80069fc:	881b      	ldrh	r3, [r3, #0]
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a08:	82bb      	strh	r3, [r7, #20]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	441a      	add	r2, r3
 8006a14:	8abb      	ldrh	r3, [r7, #20]
 8006a16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	881b      	ldrh	r3, [r3, #0]
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a40:	827b      	strh	r3, [r7, #18]
 8006a42:	8a7b      	ldrh	r3, [r7, #18]
 8006a44:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006a48:	827b      	strh	r3, [r7, #18]
 8006a4a:	8a7b      	ldrh	r3, [r7, #18]
 8006a4c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006a50:	827b      	strh	r3, [r7, #18]
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	441a      	add	r2, r3
 8006a5c:	8a7b      	ldrh	r3, [r7, #18]
 8006a5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bc80      	pop	{r7}
 8006a7c:	4770      	bx	lr

08006a7e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	460b      	mov	r3, r1
 8006a88:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006a8a:	78fb      	ldrb	r3, [r7, #3]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d103      	bne.n	8006a98 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2280      	movs	r2, #128	; 0x80
 8006a94:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr

08006aa4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bc80      	pop	{r7}
 8006ab6:	4770      	bx	lr

08006ab8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006ac0:	2300      	movs	r3, #0
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bc80      	pop	{r7}
 8006aca:	4770      	bx	lr

08006acc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b085      	sub	sp, #20
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006ade:	68fb      	ldr	r3, [r7, #12]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bc80      	pop	{r7}
 8006ae8:	4770      	bx	lr

08006aea <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
 8006af2:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b08d      	sub	sp, #52	; 0x34
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	460b      	mov	r3, r1
 8006b10:	80fb      	strh	r3, [r7, #6]
 8006b12:	4613      	mov	r3, r2
 8006b14:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006b16:	88bb      	ldrh	r3, [r7, #4]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	085b      	lsrs	r3, r3, #1
 8006b1c:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006b26:	88fb      	ldrh	r3, [r7, #6]
 8006b28:	005a      	lsls	r2, r3, #1
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b32:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b38:	e01e      	b.n	8006b78 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8006b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b42:	3301      	adds	r3, #1
 8006b44:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	021b      	lsls	r3, r3, #8
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	461a      	mov	r2, r3
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b62:	3302      	adds	r3, #2
 8006b64:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	3302      	adds	r3, #2
 8006b6a:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6e:	3301      	adds	r3, #1
 8006b70:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b74:	3b01      	subs	r3, #1
 8006b76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1dd      	bne.n	8006b3a <USB_WritePMA+0x3a>
  }
}
 8006b7e:	bf00      	nop
 8006b80:	3734      	adds	r7, #52	; 0x34
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bc80      	pop	{r7}
 8006b86:	4770      	bx	lr

08006b88 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b08b      	sub	sp, #44	; 0x2c
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	4611      	mov	r1, r2
 8006b94:	461a      	mov	r2, r3
 8006b96:	460b      	mov	r3, r1
 8006b98:	80fb      	strh	r3, [r7, #6]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006b9e:	88bb      	ldrh	r3, [r7, #4]
 8006ba0:	085b      	lsrs	r3, r3, #1
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006bae:	88fb      	ldrh	r3, [r7, #6]
 8006bb0:	005a      	lsls	r2, r3, #1
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bba:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8006bc0:	e01b      	b.n	8006bfa <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	881b      	ldrh	r3, [r3, #0]
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006bca:	6a3b      	ldr	r3, [r7, #32]
 8006bcc:	3302      	adds	r3, #2
 8006bce:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	b2da      	uxtb	r2, r3
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	0a1b      	lsrs	r3, r3, #8
 8006be2:	b2da      	uxtb	r2, r3
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	3301      	adds	r3, #1
 8006bec:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006bee:	6a3b      	ldr	r3, [r7, #32]
 8006bf0:	3302      	adds	r3, #2
 8006bf2:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8006bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1e0      	bne.n	8006bc2 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8006c00:	88bb      	ldrh	r3, [r7, #4]
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8006c0c:	6a3b      	ldr	r3, [r7, #32]
 8006c0e:	881b      	ldrh	r3, [r3, #0]
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	b2da      	uxtb	r2, r3
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	701a      	strb	r2, [r3, #0]
  }
}
 8006c1c:	bf00      	nop
 8006c1e:	372c      	adds	r7, #44	; 0x2c
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bc80      	pop	{r7}
 8006c24:	4770      	bx	lr

08006c26 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b082      	sub	sp, #8
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	460b      	mov	r3, r1
 8006c30:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8006c32:	2304      	movs	r3, #4
 8006c34:	2203      	movs	r2, #3
 8006c36:	2181      	movs	r1, #129	; 0x81
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f001 fc76 	bl	800852a <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	62da      	str	r2, [r3, #44]	; 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8006c44:	2010      	movs	r0, #16
 8006c46:	f001 fd85 	bl	8008754 <USBD_static_malloc>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d101      	bne.n	8006c60 <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	e005      	b.n	8006c6c <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c66:	2200      	movs	r2, #0
 8006c68:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 8006c80:	2181      	movs	r1, #129	; 0x81
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f001 fc77 	bl	8008576 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d009      	beq.n	8006cac <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f001 fd64 	bl	800876c <USBD_static_free>
    pdev->pClassData = NULL;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3708      	adds	r7, #8
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
	...

08006cb8 <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cc8:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d045      	beq.n	8006d72 <USBD_HID_Setup+0xba>
 8006ce6:	2b20      	cmp	r3, #32
 8006ce8:	f040 80d3 	bne.w	8006e92 <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	785b      	ldrb	r3, [r3, #1]
 8006cf0:	3b02      	subs	r3, #2
 8006cf2:	2b09      	cmp	r3, #9
 8006cf4:	d835      	bhi.n	8006d62 <USBD_HID_Setup+0xaa>
 8006cf6:	a201      	add	r2, pc, #4	; (adr r2, 8006cfc <USBD_HID_Setup+0x44>)
 8006cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cfc:	08006d53 	.word	0x08006d53
 8006d00:	08006d33 	.word	0x08006d33
 8006d04:	08006d63 	.word	0x08006d63
 8006d08:	08006d63 	.word	0x08006d63
 8006d0c:	08006d63 	.word	0x08006d63
 8006d10:	08006d63 	.word	0x08006d63
 8006d14:	08006d63 	.word	0x08006d63
 8006d18:	08006d63 	.word	0x08006d63
 8006d1c:	08006d41 	.word	0x08006d41
 8006d20:	08006d25 	.word	0x08006d25
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	885b      	ldrh	r3, [r3, #2]
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	601a      	str	r2, [r3, #0]
          break;
 8006d30:	e01e      	b.n	8006d70 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	2201      	movs	r2, #1
 8006d36:	4619      	mov	r1, r3
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f001 f937 	bl	8007fac <USBD_CtlSendData>
          break;
 8006d3e:	e017      	b.n	8006d70 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	885b      	ldrh	r3, [r3, #2]
 8006d44:	0a1b      	lsrs	r3, r3, #8
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	605a      	str	r2, [r3, #4]
          break;
 8006d50:	e00e      	b.n	8006d70 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	3304      	adds	r3, #4
 8006d56:	2201      	movs	r2, #1
 8006d58:	4619      	mov	r1, r3
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f001 f926 	bl	8007fac <USBD_CtlSendData>
          break;
 8006d60:	e006      	b.n	8006d70 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 8006d62:	6839      	ldr	r1, [r7, #0]
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 f8b7 	bl	8007ed8 <USBD_CtlError>
          ret = USBD_FAIL;
 8006d6a:	2302      	movs	r3, #2
 8006d6c:	75fb      	strb	r3, [r7, #23]
          break;
 8006d6e:	bf00      	nop
      }
      break;
 8006d70:	e096      	b.n	8006ea0 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	785b      	ldrb	r3, [r3, #1]
 8006d76:	2b0b      	cmp	r3, #11
 8006d78:	f200 8083 	bhi.w	8006e82 <USBD_HID_Setup+0x1ca>
 8006d7c:	a201      	add	r2, pc, #4	; (adr r2, 8006d84 <USBD_HID_Setup+0xcc>)
 8006d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d82:	bf00      	nop
 8006d84:	08006db5 	.word	0x08006db5
 8006d88:	08006e83 	.word	0x08006e83
 8006d8c:	08006e83 	.word	0x08006e83
 8006d90:	08006e83 	.word	0x08006e83
 8006d94:	08006e83 	.word	0x08006e83
 8006d98:	08006e83 	.word	0x08006e83
 8006d9c:	08006ddd 	.word	0x08006ddd
 8006da0:	08006e83 	.word	0x08006e83
 8006da4:	08006e83 	.word	0x08006e83
 8006da8:	08006e83 	.word	0x08006e83
 8006dac:	08006e35 	.word	0x08006e35
 8006db0:	08006e5d 	.word	0x08006e5d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006dba:	2b03      	cmp	r3, #3
 8006dbc:	d107      	bne.n	8006dce <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006dbe:	f107 030e 	add.w	r3, r7, #14
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f001 f8f0 	bl	8007fac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006dcc:	e060      	b.n	8006e90 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8006dce:	6839      	ldr	r1, [r7, #0]
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f001 f881 	bl	8007ed8 <USBD_CtlError>
            ret = USBD_FAIL;
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	75fb      	strb	r3, [r7, #23]
          break;
 8006dda:	e059      	b.n	8006e90 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	885b      	ldrh	r3, [r3, #2]
 8006de0:	0a1b      	lsrs	r3, r3, #8
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	2b22      	cmp	r3, #34	; 0x22
 8006de6:	d108      	bne.n	8006dfa <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	88db      	ldrh	r3, [r3, #6]
 8006dec:	2b4a      	cmp	r3, #74	; 0x4a
 8006dee:	bf28      	it	cs
 8006df0:	234a      	movcs	r3, #74	; 0x4a
 8006df2:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 8006df4:	4b2d      	ldr	r3, [pc, #180]	; (8006eac <USBD_HID_Setup+0x1f4>)
 8006df6:	61bb      	str	r3, [r7, #24]
 8006df8:	e015      	b.n	8006e26 <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	885b      	ldrh	r3, [r3, #2]
 8006dfe:	0a1b      	lsrs	r3, r3, #8
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	2b21      	cmp	r3, #33	; 0x21
 8006e04:	d108      	bne.n	8006e18 <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 8006e06:	4b2a      	ldr	r3, [pc, #168]	; (8006eb0 <USBD_HID_Setup+0x1f8>)
 8006e08:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	88db      	ldrh	r3, [r3, #6]
 8006e0e:	2b09      	cmp	r3, #9
 8006e10:	bf28      	it	cs
 8006e12:	2309      	movcs	r3, #9
 8006e14:	83fb      	strh	r3, [r7, #30]
 8006e16:	e006      	b.n	8006e26 <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8006e18:	6839      	ldr	r1, [r7, #0]
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f001 f85c 	bl	8007ed8 <USBD_CtlError>
            ret = USBD_FAIL;
 8006e20:	2302      	movs	r3, #2
 8006e22:	75fb      	strb	r3, [r7, #23]
            break;
 8006e24:	e034      	b.n	8006e90 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 8006e26:	8bfb      	ldrh	r3, [r7, #30]
 8006e28:	461a      	mov	r2, r3
 8006e2a:	69b9      	ldr	r1, [r7, #24]
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f001 f8bd 	bl	8007fac <USBD_CtlSendData>
          break;
 8006e32:	e02d      	b.n	8006e90 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d107      	bne.n	8006e4e <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	3308      	adds	r3, #8
 8006e42:	2201      	movs	r2, #1
 8006e44:	4619      	mov	r1, r3
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f001 f8b0 	bl	8007fac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e4c:	e020      	b.n	8006e90 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8006e4e:	6839      	ldr	r1, [r7, #0]
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 f841 	bl	8007ed8 <USBD_CtlError>
            ret = USBD_FAIL;
 8006e56:	2302      	movs	r3, #2
 8006e58:	75fb      	strb	r3, [r7, #23]
          break;
 8006e5a:	e019      	b.n	8006e90 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	d106      	bne.n	8006e74 <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	885b      	ldrh	r3, [r3, #2]
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e72:	e00d      	b.n	8006e90 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8006e74:	6839      	ldr	r1, [r7, #0]
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f001 f82e 	bl	8007ed8 <USBD_CtlError>
            ret = USBD_FAIL;
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	75fb      	strb	r3, [r7, #23]
          break;
 8006e80:	e006      	b.n	8006e90 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 8006e82:	6839      	ldr	r1, [r7, #0]
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f001 f827 	bl	8007ed8 <USBD_CtlError>
          ret = USBD_FAIL;
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	75fb      	strb	r3, [r7, #23]
          break;
 8006e8e:	bf00      	nop
      }
      break;
 8006e90:	e006      	b.n	8006ea0 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 8006e92:	6839      	ldr	r1, [r7, #0]
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f001 f81f 	bl	8007ed8 <USBD_CtlError>
      ret = USBD_FAIL;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	75fb      	strb	r3, [r7, #23]
      break;
 8006e9e:	bf00      	nop
  }

  return ret;
 8006ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3720      	adds	r7, #32
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	200000c8 	.word	0x200000c8
 8006eb0:	200000b0 	.word	0x200000b0

08006eb4 <USBD_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef  *pdev,
                            uint8_t *report,
                            uint16_t len)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ec8:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ed0:	2b03      	cmp	r3, #3
 8006ed2:	d10c      	bne.n	8006eee <USBD_HID_SendReport+0x3a>
  {
    if (hhid->state == HID_IDLE)
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	7b1b      	ldrb	r3, [r3, #12]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d108      	bne.n	8006eee <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev,
 8006ee2:	88fb      	ldrh	r3, [r7, #6]
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	2181      	movs	r1, #129	; 0x81
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f001 fbec 	bl	80086c6 <USBD_LL_Transmit>
                       HID_EPIN_ADDR,
                       report,
                       len);
    }
  }
  return USBD_OK;
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3718      	adds	r7, #24
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2222      	movs	r2, #34	; 0x22
 8006f04:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 8006f06:	4b03      	ldr	r3, [pc, #12]	; (8006f14 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bc80      	pop	{r7}
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	20000044 	.word	0x20000044

08006f18 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2222      	movs	r2, #34	; 0x22
 8006f24:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 8006f26:	4b03      	ldr	r3, [pc, #12]	; (8006f34 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bc80      	pop	{r7}
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	20000068 	.word	0x20000068

08006f38 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2222      	movs	r2, #34	; 0x22
 8006f44:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 8006f46:	4b03      	ldr	r3, [pc, #12]	; (8006f54 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bc80      	pop	{r7}
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	2000008c 	.word	0x2000008c

08006f58 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	460b      	mov	r3, r1
 8006f62:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bc80      	pop	{r7}
 8006f78:	4770      	bx	lr
	...

08006f7c <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	220a      	movs	r2, #10
 8006f88:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 8006f8a:	4b03      	ldr	r3, [pc, #12]	; (8006f98 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bc80      	pop	{r7}
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	200000bc 	.word	0x200000bc

08006f9c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d101      	bne.n	8006fb4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	e01a      	b.n	8006fea <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d003      	beq.n	8006fc6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d003      	beq.n	8006fd4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	79fa      	ldrb	r2, [r7, #7]
 8006fe0:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f001 fa3e 	bl	8008464 <USBD_LL_Init>

  return USBD_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b085      	sub	sp, #20
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
 8006ffa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d006      	beq.n	8007014 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800700e:	2300      	movs	r3, #0
 8007010:	73fb      	strb	r3, [r7, #15]
 8007012:	e001      	b.n	8007018 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007014:	2302      	movs	r3, #2
 8007016:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007018:	7bfb      	ldrb	r3, [r7, #15]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3714      	adds	r7, #20
 800701e:	46bd      	mov	sp, r7
 8007020:	bc80      	pop	{r7}
 8007022:	4770      	bx	lr

08007024 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f001 fa61 	bl	80084f4 <USBD_LL_Start>

  return USBD_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3708      	adds	r7, #8
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	370c      	adds	r7, #12
 800704a:	46bd      	mov	sp, r7
 800704c:	bc80      	pop	{r7}
 800704e:	4770      	bx	lr

08007050 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	460b      	mov	r3, r1
 800705a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800705c:	2302      	movs	r3, #2
 800705e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00c      	beq.n	8007084 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	78fa      	ldrb	r2, [r7, #3]
 8007074:	4611      	mov	r1, r2
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	4798      	blx	r3
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007080:	2300      	movs	r3, #0
 8007082:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007084:	7bfb      	ldrb	r3, [r7, #15]
}
 8007086:	4618      	mov	r0, r3
 8007088:	3710      	adds	r7, #16
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}

0800708e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800708e:	b580      	push	{r7, lr}
 8007090:	b082      	sub	sp, #8
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
 8007096:	460b      	mov	r3, r1
 8007098:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	78fa      	ldrb	r2, [r7, #3]
 80070a4:	4611      	mov	r1, r2
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	4798      	blx	r3

  return USBD_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3708      	adds	r7, #8
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80070c4:	6839      	ldr	r1, [r7, #0]
 80070c6:	4618      	mov	r0, r3
 80070c8:	f000 feca 	bl	8007e60 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80070da:	461a      	mov	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80070e8:	f003 031f 	and.w	r3, r3, #31
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d00c      	beq.n	800710a <USBD_LL_SetupStage+0x56>
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d302      	bcc.n	80070fa <USBD_LL_SetupStage+0x46>
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d010      	beq.n	800711a <USBD_LL_SetupStage+0x66>
 80070f8:	e017      	b.n	800712a <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007100:	4619      	mov	r1, r3
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f9ca 	bl	800749c <USBD_StdDevReq>
      break;
 8007108:	e01a      	b.n	8007140 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007110:	4619      	mov	r1, r3
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 fa2c 	bl	8007570 <USBD_StdItfReq>
      break;
 8007118:	e012      	b.n	8007140 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007120:	4619      	mov	r1, r3
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 fa6a 	bl	80075fc <USBD_StdEPReq>
      break;
 8007128:	e00a      	b.n	8007140 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007130:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007134:	b2db      	uxtb	r3, r3
 8007136:	4619      	mov	r1, r3
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f001 fa3b 	bl	80085b4 <USBD_LL_StallEP>
      break;
 800713e:	bf00      	nop
  }

  return USBD_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3708      	adds	r7, #8
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b086      	sub	sp, #24
 800714e:	af00      	add	r7, sp, #0
 8007150:	60f8      	str	r0, [r7, #12]
 8007152:	460b      	mov	r3, r1
 8007154:	607a      	str	r2, [r7, #4]
 8007156:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007158:	7afb      	ldrb	r3, [r7, #11]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d14b      	bne.n	80071f6 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007164:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800716c:	2b03      	cmp	r3, #3
 800716e:	d134      	bne.n	80071da <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	68da      	ldr	r2, [r3, #12]
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	429a      	cmp	r2, r3
 800717a:	d919      	bls.n	80071b0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	68da      	ldr	r2, [r3, #12]
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	1ad2      	subs	r2, r2, r3
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	68da      	ldr	r2, [r3, #12]
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007192:	429a      	cmp	r2, r3
 8007194:	d203      	bcs.n	800719e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800719a:	b29b      	uxth	r3, r3
 800719c:	e002      	b.n	80071a4 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	461a      	mov	r2, r3
 80071a6:	6879      	ldr	r1, [r7, #4]
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 ff2d 	bl	8008008 <USBD_CtlContinueRx>
 80071ae:	e038      	b.n	8007222 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d00a      	beq.n	80071d2 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d105      	bne.n	80071d2 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80071d2:	68f8      	ldr	r0, [r7, #12]
 80071d4:	f000 ff2a 	bl	800802c <USBD_CtlSendStatus>
 80071d8:	e023      	b.n	8007222 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80071e0:	2b05      	cmp	r3, #5
 80071e2:	d11e      	bne.n	8007222 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80071ec:	2100      	movs	r1, #0
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	f001 f9e0 	bl	80085b4 <USBD_LL_StallEP>
 80071f4:	e015      	b.n	8007222 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00d      	beq.n	800721e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007208:	2b03      	cmp	r3, #3
 800720a:	d108      	bne.n	800721e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007212:	699b      	ldr	r3, [r3, #24]
 8007214:	7afa      	ldrb	r2, [r7, #11]
 8007216:	4611      	mov	r1, r2
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	4798      	blx	r3
 800721c:	e001      	b.n	8007222 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800721e:	2302      	movs	r3, #2
 8007220:	e000      	b.n	8007224 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	460b      	mov	r3, r1
 8007236:	607a      	str	r2, [r7, #4]
 8007238:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800723a:	7afb      	ldrb	r3, [r7, #11]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d17f      	bne.n	8007340 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3314      	adds	r3, #20
 8007244:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800724c:	2b02      	cmp	r3, #2
 800724e:	d15c      	bne.n	800730a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	429a      	cmp	r2, r3
 800725a:	d915      	bls.n	8007288 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	1ad2      	subs	r2, r2, r3
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	b29b      	uxth	r3, r3
 8007270:	461a      	mov	r2, r3
 8007272:	6879      	ldr	r1, [r7, #4]
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 feb5 	bl	8007fe4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800727a:	2300      	movs	r3, #0
 800727c:	2200      	movs	r2, #0
 800727e:	2100      	movs	r1, #0
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f001 fa43 	bl	800870c <USBD_LL_PrepareReceive>
 8007286:	e04e      	b.n	8007326 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	6912      	ldr	r2, [r2, #16]
 8007290:	fbb3 f1f2 	udiv	r1, r3, r2
 8007294:	fb02 f201 	mul.w	r2, r2, r1
 8007298:	1a9b      	subs	r3, r3, r2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d11c      	bne.n	80072d8 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	689a      	ldr	r2, [r3, #8]
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d316      	bcc.n	80072d8 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	689a      	ldr	r2, [r3, #8]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d20f      	bcs.n	80072d8 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80072b8:	2200      	movs	r2, #0
 80072ba:	2100      	movs	r1, #0
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 fe91 	bl	8007fe4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80072ca:	2300      	movs	r3, #0
 80072cc:	2200      	movs	r2, #0
 80072ce:	2100      	movs	r1, #0
 80072d0:	68f8      	ldr	r0, [r7, #12]
 80072d2:	f001 fa1b 	bl	800870c <USBD_LL_PrepareReceive>
 80072d6:	e026      	b.n	8007326 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00a      	beq.n	80072fa <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80072ea:	2b03      	cmp	r3, #3
 80072ec:	d105      	bne.n	80072fa <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	68f8      	ldr	r0, [r7, #12]
 80072f8:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80072fa:	2180      	movs	r1, #128	; 0x80
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f001 f959 	bl	80085b4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 fea5 	bl	8008052 <USBD_CtlReceiveStatus>
 8007308:	e00d      	b.n	8007326 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007310:	2b04      	cmp	r3, #4
 8007312:	d004      	beq.n	800731e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800731a:	2b00      	cmp	r3, #0
 800731c:	d103      	bne.n	8007326 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800731e:	2180      	movs	r1, #128	; 0x80
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f001 f947 	bl	80085b4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800732c:	2b01      	cmp	r3, #1
 800732e:	d11d      	bne.n	800736c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f7ff fe83 	bl	800703c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800733e:	e015      	b.n	800736c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007346:	695b      	ldr	r3, [r3, #20]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00d      	beq.n	8007368 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007352:	2b03      	cmp	r3, #3
 8007354:	d108      	bne.n	8007368 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800735c:	695b      	ldr	r3, [r3, #20]
 800735e:	7afa      	ldrb	r2, [r7, #11]
 8007360:	4611      	mov	r1, r2
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	4798      	blx	r3
 8007366:	e001      	b.n	800736c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007368:	2302      	movs	r3, #2
 800736a:	e000      	b.n	800736e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3718      	adds	r7, #24
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b082      	sub	sp, #8
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800737e:	2340      	movs	r3, #64	; 0x40
 8007380:	2200      	movs	r2, #0
 8007382:	2100      	movs	r1, #0
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f001 f8d0 	bl	800852a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2201      	movs	r2, #1
 800738e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2240      	movs	r2, #64	; 0x40
 8007396:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800739a:	2340      	movs	r3, #64	; 0x40
 800739c:	2200      	movs	r2, #0
 800739e:	2180      	movs	r1, #128	; 0x80
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f001 f8c2 	bl	800852a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2201      	movs	r2, #1
 80073aa:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2240      	movs	r2, #64	; 0x40
 80073b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d009      	beq.n	80073ee <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	6852      	ldr	r2, [r2, #4]
 80073e6:	b2d2      	uxtb	r2, r2
 80073e8:	4611      	mov	r1, r2
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	4798      	blx	r3
  }

  return USBD_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3708      	adds	r7, #8
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	460b      	mov	r3, r1
 8007402:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	78fa      	ldrb	r2, [r7, #3]
 8007408:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	bc80      	pop	{r7}
 8007414:	4770      	bx	lr

08007416 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007416:	b480      	push	{r7}
 8007418:	b083      	sub	sp, #12
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2204      	movs	r2, #4
 800742e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	bc80      	pop	{r7}
 800743c:	4770      	bx	lr

0800743e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800743e:	b480      	push	{r7}
 8007440:	b083      	sub	sp, #12
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800744c:	2b04      	cmp	r3, #4
 800744e:	d105      	bne.n	800745c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	bc80      	pop	{r7}
 8007466:	4770      	bx	lr

08007468 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007476:	2b03      	cmp	r3, #3
 8007478:	d10b      	bne.n	8007492 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d005      	beq.n	8007492 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3708      	adds	r7, #8
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074a6:	2300      	movs	r3, #0
 80074a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80074b2:	2b20      	cmp	r3, #32
 80074b4:	d004      	beq.n	80074c0 <USBD_StdDevReq+0x24>
 80074b6:	2b40      	cmp	r3, #64	; 0x40
 80074b8:	d002      	beq.n	80074c0 <USBD_StdDevReq+0x24>
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d008      	beq.n	80074d0 <USBD_StdDevReq+0x34>
 80074be:	e04c      	b.n	800755a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	6839      	ldr	r1, [r7, #0]
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	4798      	blx	r3
      break;
 80074ce:	e049      	b.n	8007564 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	785b      	ldrb	r3, [r3, #1]
 80074d4:	2b09      	cmp	r3, #9
 80074d6:	d83a      	bhi.n	800754e <USBD_StdDevReq+0xb2>
 80074d8:	a201      	add	r2, pc, #4	; (adr r2, 80074e0 <USBD_StdDevReq+0x44>)
 80074da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074de:	bf00      	nop
 80074e0:	08007531 	.word	0x08007531
 80074e4:	08007545 	.word	0x08007545
 80074e8:	0800754f 	.word	0x0800754f
 80074ec:	0800753b 	.word	0x0800753b
 80074f0:	0800754f 	.word	0x0800754f
 80074f4:	08007513 	.word	0x08007513
 80074f8:	08007509 	.word	0x08007509
 80074fc:	0800754f 	.word	0x0800754f
 8007500:	08007527 	.word	0x08007527
 8007504:	0800751d 	.word	0x0800751d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007508:	6839      	ldr	r1, [r7, #0]
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f000 f9d4 	bl	80078b8 <USBD_GetDescriptor>
          break;
 8007510:	e022      	b.n	8007558 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007512:	6839      	ldr	r1, [r7, #0]
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 fb37 	bl	8007b88 <USBD_SetAddress>
          break;
 800751a:	e01d      	b.n	8007558 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800751c:	6839      	ldr	r1, [r7, #0]
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fb74 	bl	8007c0c <USBD_SetConfig>
          break;
 8007524:	e018      	b.n	8007558 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fbfd 	bl	8007d28 <USBD_GetConfig>
          break;
 800752e:	e013      	b.n	8007558 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fc2c 	bl	8007d90 <USBD_GetStatus>
          break;
 8007538:	e00e      	b.n	8007558 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800753a:	6839      	ldr	r1, [r7, #0]
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 fc5a 	bl	8007df6 <USBD_SetFeature>
          break;
 8007542:	e009      	b.n	8007558 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 fc69 	bl	8007e1e <USBD_ClrFeature>
          break;
 800754c:	e004      	b.n	8007558 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800754e:	6839      	ldr	r1, [r7, #0]
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 fcc1 	bl	8007ed8 <USBD_CtlError>
          break;
 8007556:	bf00      	nop
      }
      break;
 8007558:	e004      	b.n	8007564 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fcbb 	bl	8007ed8 <USBD_CtlError>
      break;
 8007562:	bf00      	nop
  }

  return ret;
 8007564:	7bfb      	ldrb	r3, [r7, #15]
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop

08007570 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800757a:	2300      	movs	r3, #0
 800757c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007586:	2b20      	cmp	r3, #32
 8007588:	d003      	beq.n	8007592 <USBD_StdItfReq+0x22>
 800758a:	2b40      	cmp	r3, #64	; 0x40
 800758c:	d001      	beq.n	8007592 <USBD_StdItfReq+0x22>
 800758e:	2b00      	cmp	r3, #0
 8007590:	d12a      	bne.n	80075e8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007598:	3b01      	subs	r3, #1
 800759a:	2b02      	cmp	r3, #2
 800759c:	d81d      	bhi.n	80075da <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	889b      	ldrh	r3, [r3, #4]
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d813      	bhi.n	80075d0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	6839      	ldr	r1, [r7, #0]
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	4798      	blx	r3
 80075b6:	4603      	mov	r3, r0
 80075b8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	88db      	ldrh	r3, [r3, #6]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d110      	bne.n	80075e4 <USBD_StdItfReq+0x74>
 80075c2:	7bfb      	ldrb	r3, [r7, #15]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10d      	bne.n	80075e4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fd2f 	bl	800802c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80075ce:	e009      	b.n	80075e4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80075d0:	6839      	ldr	r1, [r7, #0]
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fc80 	bl	8007ed8 <USBD_CtlError>
          break;
 80075d8:	e004      	b.n	80075e4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80075da:	6839      	ldr	r1, [r7, #0]
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 fc7b 	bl	8007ed8 <USBD_CtlError>
          break;
 80075e2:	e000      	b.n	80075e6 <USBD_StdItfReq+0x76>
          break;
 80075e4:	bf00      	nop
      }
      break;
 80075e6:	e004      	b.n	80075f2 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80075e8:	6839      	ldr	r1, [r7, #0]
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 fc74 	bl	8007ed8 <USBD_CtlError>
      break;
 80075f0:	bf00      	nop
  }

  return USBD_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007606:	2300      	movs	r3, #0
 8007608:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	889b      	ldrh	r3, [r3, #4]
 800760e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007618:	2b20      	cmp	r3, #32
 800761a:	d004      	beq.n	8007626 <USBD_StdEPReq+0x2a>
 800761c:	2b40      	cmp	r3, #64	; 0x40
 800761e:	d002      	beq.n	8007626 <USBD_StdEPReq+0x2a>
 8007620:	2b00      	cmp	r3, #0
 8007622:	d008      	beq.n	8007636 <USBD_StdEPReq+0x3a>
 8007624:	e13d      	b.n	80078a2 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	6839      	ldr	r1, [r7, #0]
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	4798      	blx	r3
      break;
 8007634:	e13a      	b.n	80078ac <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800763e:	2b20      	cmp	r3, #32
 8007640:	d10a      	bne.n	8007658 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	6839      	ldr	r1, [r7, #0]
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	4798      	blx	r3
 8007650:	4603      	mov	r3, r0
 8007652:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007654:	7bfb      	ldrb	r3, [r7, #15]
 8007656:	e12a      	b.n	80078ae <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	785b      	ldrb	r3, [r3, #1]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d03e      	beq.n	80076de <USBD_StdEPReq+0xe2>
 8007660:	2b03      	cmp	r3, #3
 8007662:	d002      	beq.n	800766a <USBD_StdEPReq+0x6e>
 8007664:	2b00      	cmp	r3, #0
 8007666:	d070      	beq.n	800774a <USBD_StdEPReq+0x14e>
 8007668:	e115      	b.n	8007896 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007670:	2b02      	cmp	r3, #2
 8007672:	d002      	beq.n	800767a <USBD_StdEPReq+0x7e>
 8007674:	2b03      	cmp	r3, #3
 8007676:	d015      	beq.n	80076a4 <USBD_StdEPReq+0xa8>
 8007678:	e02b      	b.n	80076d2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800767a:	7bbb      	ldrb	r3, [r7, #14]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00c      	beq.n	800769a <USBD_StdEPReq+0x9e>
 8007680:	7bbb      	ldrb	r3, [r7, #14]
 8007682:	2b80      	cmp	r3, #128	; 0x80
 8007684:	d009      	beq.n	800769a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007686:	7bbb      	ldrb	r3, [r7, #14]
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 ff92 	bl	80085b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007690:	2180      	movs	r1, #128	; 0x80
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 ff8e 	bl	80085b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007698:	e020      	b.n	80076dc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800769a:	6839      	ldr	r1, [r7, #0]
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 fc1b 	bl	8007ed8 <USBD_CtlError>
              break;
 80076a2:	e01b      	b.n	80076dc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	885b      	ldrh	r3, [r3, #2]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10e      	bne.n	80076ca <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 80076ac:	7bbb      	ldrb	r3, [r7, #14]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00b      	beq.n	80076ca <USBD_StdEPReq+0xce>
 80076b2:	7bbb      	ldrb	r3, [r7, #14]
 80076b4:	2b80      	cmp	r3, #128	; 0x80
 80076b6:	d008      	beq.n	80076ca <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	88db      	ldrh	r3, [r3, #6]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d104      	bne.n	80076ca <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80076c0:	7bbb      	ldrb	r3, [r7, #14]
 80076c2:	4619      	mov	r1, r3
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 ff75 	bl	80085b4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 fcae 	bl	800802c <USBD_CtlSendStatus>

              break;
 80076d0:	e004      	b.n	80076dc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80076d2:	6839      	ldr	r1, [r7, #0]
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fbff 	bl	8007ed8 <USBD_CtlError>
              break;
 80076da:	bf00      	nop
          }
          break;
 80076dc:	e0e0      	b.n	80078a0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d002      	beq.n	80076ee <USBD_StdEPReq+0xf2>
 80076e8:	2b03      	cmp	r3, #3
 80076ea:	d015      	beq.n	8007718 <USBD_StdEPReq+0x11c>
 80076ec:	e026      	b.n	800773c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076ee:	7bbb      	ldrb	r3, [r7, #14]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00c      	beq.n	800770e <USBD_StdEPReq+0x112>
 80076f4:	7bbb      	ldrb	r3, [r7, #14]
 80076f6:	2b80      	cmp	r3, #128	; 0x80
 80076f8:	d009      	beq.n	800770e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80076fa:	7bbb      	ldrb	r3, [r7, #14]
 80076fc:	4619      	mov	r1, r3
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 ff58 	bl	80085b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007704:	2180      	movs	r1, #128	; 0x80
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 ff54 	bl	80085b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800770c:	e01c      	b.n	8007748 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800770e:	6839      	ldr	r1, [r7, #0]
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fbe1 	bl	8007ed8 <USBD_CtlError>
              break;
 8007716:	e017      	b.n	8007748 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	885b      	ldrh	r3, [r3, #2]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d112      	bne.n	8007746 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007720:	7bbb      	ldrb	r3, [r7, #14]
 8007722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007726:	2b00      	cmp	r3, #0
 8007728:	d004      	beq.n	8007734 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800772a:	7bbb      	ldrb	r3, [r7, #14]
 800772c:	4619      	mov	r1, r3
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 ff5f 	bl	80085f2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 fc79 	bl	800802c <USBD_CtlSendStatus>
              }
              break;
 800773a:	e004      	b.n	8007746 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800773c:	6839      	ldr	r1, [r7, #0]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fbca 	bl	8007ed8 <USBD_CtlError>
              break;
 8007744:	e000      	b.n	8007748 <USBD_StdEPReq+0x14c>
              break;
 8007746:	bf00      	nop
          }
          break;
 8007748:	e0aa      	b.n	80078a0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007750:	2b02      	cmp	r3, #2
 8007752:	d002      	beq.n	800775a <USBD_StdEPReq+0x15e>
 8007754:	2b03      	cmp	r3, #3
 8007756:	d032      	beq.n	80077be <USBD_StdEPReq+0x1c2>
 8007758:	e097      	b.n	800788a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800775a:	7bbb      	ldrb	r3, [r7, #14]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d007      	beq.n	8007770 <USBD_StdEPReq+0x174>
 8007760:	7bbb      	ldrb	r3, [r7, #14]
 8007762:	2b80      	cmp	r3, #128	; 0x80
 8007764:	d004      	beq.n	8007770 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8007766:	6839      	ldr	r1, [r7, #0]
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 fbb5 	bl	8007ed8 <USBD_CtlError>
                break;
 800776e:	e091      	b.n	8007894 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007770:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007774:	2b00      	cmp	r3, #0
 8007776:	da0b      	bge.n	8007790 <USBD_StdEPReq+0x194>
 8007778:	7bbb      	ldrb	r3, [r7, #14]
 800777a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800777e:	4613      	mov	r3, r2
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	4413      	add	r3, r2
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	3310      	adds	r3, #16
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	4413      	add	r3, r2
 800778c:	3304      	adds	r3, #4
 800778e:	e00b      	b.n	80077a8 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007790:	7bbb      	ldrb	r3, [r7, #14]
 8007792:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007796:	4613      	mov	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4413      	add	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	4413      	add	r3, r2
 80077a6:	3304      	adds	r3, #4
 80077a8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2200      	movs	r2, #0
 80077ae:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	2202      	movs	r2, #2
 80077b4:	4619      	mov	r1, r3
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 fbf8 	bl	8007fac <USBD_CtlSendData>
              break;
 80077bc:	e06a      	b.n	8007894 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80077be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	da11      	bge.n	80077ea <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80077c6:	7bbb      	ldrb	r3, [r7, #14]
 80077c8:	f003 020f 	and.w	r2, r3, #15
 80077cc:	6879      	ldr	r1, [r7, #4]
 80077ce:	4613      	mov	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4413      	add	r3, r2
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	440b      	add	r3, r1
 80077d8:	3318      	adds	r3, #24
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d117      	bne.n	8007810 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80077e0:	6839      	ldr	r1, [r7, #0]
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 fb78 	bl	8007ed8 <USBD_CtlError>
                  break;
 80077e8:	e054      	b.n	8007894 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80077ea:	7bbb      	ldrb	r3, [r7, #14]
 80077ec:	f003 020f 	and.w	r2, r3, #15
 80077f0:	6879      	ldr	r1, [r7, #4]
 80077f2:	4613      	mov	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4413      	add	r3, r2
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	440b      	add	r3, r1
 80077fc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d104      	bne.n	8007810 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8007806:	6839      	ldr	r1, [r7, #0]
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 fb65 	bl	8007ed8 <USBD_CtlError>
                  break;
 800780e:	e041      	b.n	8007894 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007810:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007814:	2b00      	cmp	r3, #0
 8007816:	da0b      	bge.n	8007830 <USBD_StdEPReq+0x234>
 8007818:	7bbb      	ldrb	r3, [r7, #14]
 800781a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800781e:	4613      	mov	r3, r2
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	4413      	add	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	3310      	adds	r3, #16
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	4413      	add	r3, r2
 800782c:	3304      	adds	r3, #4
 800782e:	e00b      	b.n	8007848 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007830:	7bbb      	ldrb	r3, [r7, #14]
 8007832:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	4413      	add	r3, r2
 8007846:	3304      	adds	r3, #4
 8007848:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800784a:	7bbb      	ldrb	r3, [r7, #14]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d002      	beq.n	8007856 <USBD_StdEPReq+0x25a>
 8007850:	7bbb      	ldrb	r3, [r7, #14]
 8007852:	2b80      	cmp	r3, #128	; 0x80
 8007854:	d103      	bne.n	800785e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	2200      	movs	r2, #0
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	e00e      	b.n	800787c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800785e:	7bbb      	ldrb	r3, [r7, #14]
 8007860:	4619      	mov	r1, r3
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 fee4 	bl	8008630 <USBD_LL_IsStallEP>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	2201      	movs	r2, #1
 8007872:	601a      	str	r2, [r3, #0]
 8007874:	e002      	b.n	800787c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	2200      	movs	r2, #0
 800787a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2202      	movs	r2, #2
 8007880:	4619      	mov	r1, r3
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fb92 	bl	8007fac <USBD_CtlSendData>
              break;
 8007888:	e004      	b.n	8007894 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800788a:	6839      	ldr	r1, [r7, #0]
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 fb23 	bl	8007ed8 <USBD_CtlError>
              break;
 8007892:	bf00      	nop
          }
          break;
 8007894:	e004      	b.n	80078a0 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8007896:	6839      	ldr	r1, [r7, #0]
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 fb1d 	bl	8007ed8 <USBD_CtlError>
          break;
 800789e:	bf00      	nop
      }
      break;
 80078a0:	e004      	b.n	80078ac <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 80078a2:	6839      	ldr	r1, [r7, #0]
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 fb17 	bl	8007ed8 <USBD_CtlError>
      break;
 80078aa:	bf00      	nop
  }

  return ret;
 80078ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}
	...

080078b8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80078c2:	2300      	movs	r3, #0
 80078c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80078c6:	2300      	movs	r3, #0
 80078c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80078ca:	2300      	movs	r3, #0
 80078cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	885b      	ldrh	r3, [r3, #2]
 80078d2:	0a1b      	lsrs	r3, r3, #8
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	3b01      	subs	r3, #1
 80078d8:	2b06      	cmp	r3, #6
 80078da:	f200 8128 	bhi.w	8007b2e <USBD_GetDescriptor+0x276>
 80078de:	a201      	add	r2, pc, #4	; (adr r2, 80078e4 <USBD_GetDescriptor+0x2c>)
 80078e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e4:	08007901 	.word	0x08007901
 80078e8:	08007919 	.word	0x08007919
 80078ec:	08007959 	.word	0x08007959
 80078f0:	08007b2f 	.word	0x08007b2f
 80078f4:	08007b2f 	.word	0x08007b2f
 80078f8:	08007acf 	.word	0x08007acf
 80078fc:	08007afb 	.word	0x08007afb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	7c12      	ldrb	r2, [r2, #16]
 800790c:	f107 0108 	add.w	r1, r7, #8
 8007910:	4610      	mov	r0, r2
 8007912:	4798      	blx	r3
 8007914:	60f8      	str	r0, [r7, #12]
      break;
 8007916:	e112      	b.n	8007b3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	7c1b      	ldrb	r3, [r3, #16]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10d      	bne.n	800793c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007928:	f107 0208 	add.w	r2, r7, #8
 800792c:	4610      	mov	r0, r2
 800792e:	4798      	blx	r3
 8007930:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	3301      	adds	r3, #1
 8007936:	2202      	movs	r2, #2
 8007938:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800793a:	e100      	b.n	8007b3e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007944:	f107 0208 	add.w	r2, r7, #8
 8007948:	4610      	mov	r0, r2
 800794a:	4798      	blx	r3
 800794c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	3301      	adds	r3, #1
 8007952:	2202      	movs	r2, #2
 8007954:	701a      	strb	r2, [r3, #0]
      break;
 8007956:	e0f2      	b.n	8007b3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	885b      	ldrh	r3, [r3, #2]
 800795c:	b2db      	uxtb	r3, r3
 800795e:	2b05      	cmp	r3, #5
 8007960:	f200 80ac 	bhi.w	8007abc <USBD_GetDescriptor+0x204>
 8007964:	a201      	add	r2, pc, #4	; (adr r2, 800796c <USBD_GetDescriptor+0xb4>)
 8007966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796a:	bf00      	nop
 800796c:	08007985 	.word	0x08007985
 8007970:	080079b9 	.word	0x080079b9
 8007974:	080079ed 	.word	0x080079ed
 8007978:	08007a21 	.word	0x08007a21
 800797c:	08007a55 	.word	0x08007a55
 8007980:	08007a89 	.word	0x08007a89
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00b      	beq.n	80079a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	7c12      	ldrb	r2, [r2, #16]
 800799c:	f107 0108 	add.w	r1, r7, #8
 80079a0:	4610      	mov	r0, r2
 80079a2:	4798      	blx	r3
 80079a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80079a6:	e091      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80079a8:	6839      	ldr	r1, [r7, #0]
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fa94 	bl	8007ed8 <USBD_CtlError>
            err++;
 80079b0:	7afb      	ldrb	r3, [r7, #11]
 80079b2:	3301      	adds	r3, #1
 80079b4:	72fb      	strb	r3, [r7, #11]
          break;
 80079b6:	e089      	b.n	8007acc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00b      	beq.n	80079dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	7c12      	ldrb	r2, [r2, #16]
 80079d0:	f107 0108 	add.w	r1, r7, #8
 80079d4:	4610      	mov	r0, r2
 80079d6:	4798      	blx	r3
 80079d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80079da:	e077      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80079dc:	6839      	ldr	r1, [r7, #0]
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 fa7a 	bl	8007ed8 <USBD_CtlError>
            err++;
 80079e4:	7afb      	ldrb	r3, [r7, #11]
 80079e6:	3301      	adds	r3, #1
 80079e8:	72fb      	strb	r3, [r7, #11]
          break;
 80079ea:	e06f      	b.n	8007acc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00b      	beq.n	8007a10 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	7c12      	ldrb	r2, [r2, #16]
 8007a04:	f107 0108 	add.w	r1, r7, #8
 8007a08:	4610      	mov	r0, r2
 8007a0a:	4798      	blx	r3
 8007a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a0e:	e05d      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a10:	6839      	ldr	r1, [r7, #0]
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 fa60 	bl	8007ed8 <USBD_CtlError>
            err++;
 8007a18:	7afb      	ldrb	r3, [r7, #11]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8007a1e:	e055      	b.n	8007acc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00b      	beq.n	8007a44 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a32:	691b      	ldr	r3, [r3, #16]
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	7c12      	ldrb	r2, [r2, #16]
 8007a38:	f107 0108 	add.w	r1, r7, #8
 8007a3c:	4610      	mov	r0, r2
 8007a3e:	4798      	blx	r3
 8007a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a42:	e043      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a44:	6839      	ldr	r1, [r7, #0]
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 fa46 	bl	8007ed8 <USBD_CtlError>
            err++;
 8007a4c:	7afb      	ldrb	r3, [r7, #11]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	72fb      	strb	r3, [r7, #11]
          break;
 8007a52:	e03b      	b.n	8007acc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00b      	beq.n	8007a78 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a66:	695b      	ldr	r3, [r3, #20]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	7c12      	ldrb	r2, [r2, #16]
 8007a6c:	f107 0108 	add.w	r1, r7, #8
 8007a70:	4610      	mov	r0, r2
 8007a72:	4798      	blx	r3
 8007a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a76:	e029      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a78:	6839      	ldr	r1, [r7, #0]
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fa2c 	bl	8007ed8 <USBD_CtlError>
            err++;
 8007a80:	7afb      	ldrb	r3, [r7, #11]
 8007a82:	3301      	adds	r3, #1
 8007a84:	72fb      	strb	r3, [r7, #11]
          break;
 8007a86:	e021      	b.n	8007acc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d00b      	beq.n	8007aac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	7c12      	ldrb	r2, [r2, #16]
 8007aa0:	f107 0108 	add.w	r1, r7, #8
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	4798      	blx	r3
 8007aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007aaa:	e00f      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007aac:	6839      	ldr	r1, [r7, #0]
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fa12 	bl	8007ed8 <USBD_CtlError>
            err++;
 8007ab4:	7afb      	ldrb	r3, [r7, #11]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8007aba:	e007      	b.n	8007acc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007abc:	6839      	ldr	r1, [r7, #0]
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fa0a 	bl	8007ed8 <USBD_CtlError>
          err++;
 8007ac4:	7afb      	ldrb	r3, [r7, #11]
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007aca:	e038      	b.n	8007b3e <USBD_GetDescriptor+0x286>
 8007acc:	e037      	b.n	8007b3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	7c1b      	ldrb	r3, [r3, #16]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d109      	bne.n	8007aea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ade:	f107 0208 	add.w	r2, r7, #8
 8007ae2:	4610      	mov	r0, r2
 8007ae4:	4798      	blx	r3
 8007ae6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ae8:	e029      	b.n	8007b3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007aea:	6839      	ldr	r1, [r7, #0]
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f9f3 	bl	8007ed8 <USBD_CtlError>
        err++;
 8007af2:	7afb      	ldrb	r3, [r7, #11]
 8007af4:	3301      	adds	r3, #1
 8007af6:	72fb      	strb	r3, [r7, #11]
      break;
 8007af8:	e021      	b.n	8007b3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	7c1b      	ldrb	r3, [r3, #16]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10d      	bne.n	8007b1e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0a:	f107 0208 	add.w	r2, r7, #8
 8007b0e:	4610      	mov	r0, r2
 8007b10:	4798      	blx	r3
 8007b12:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	3301      	adds	r3, #1
 8007b18:	2207      	movs	r2, #7
 8007b1a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007b1c:	e00f      	b.n	8007b3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007b1e:	6839      	ldr	r1, [r7, #0]
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 f9d9 	bl	8007ed8 <USBD_CtlError>
        err++;
 8007b26:	7afb      	ldrb	r3, [r7, #11]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	72fb      	strb	r3, [r7, #11]
      break;
 8007b2c:	e007      	b.n	8007b3e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007b2e:	6839      	ldr	r1, [r7, #0]
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 f9d1 	bl	8007ed8 <USBD_CtlError>
      err++;
 8007b36:	7afb      	ldrb	r3, [r7, #11]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	72fb      	strb	r3, [r7, #11]
      break;
 8007b3c:	bf00      	nop
  }

  if (err != 0U)
 8007b3e:	7afb      	ldrb	r3, [r7, #11]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d11c      	bne.n	8007b7e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007b44:	893b      	ldrh	r3, [r7, #8]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d011      	beq.n	8007b6e <USBD_GetDescriptor+0x2b6>
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	88db      	ldrh	r3, [r3, #6]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00d      	beq.n	8007b6e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	88da      	ldrh	r2, [r3, #6]
 8007b56:	893b      	ldrh	r3, [r7, #8]
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	bf28      	it	cs
 8007b5c:	4613      	movcs	r3, r2
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007b62:	893b      	ldrh	r3, [r7, #8]
 8007b64:	461a      	mov	r2, r3
 8007b66:	68f9      	ldr	r1, [r7, #12]
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fa1f 	bl	8007fac <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	88db      	ldrh	r3, [r3, #6]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d104      	bne.n	8007b80 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fa58 	bl	800802c <USBD_CtlSendStatus>
 8007b7c:	e000      	b.n	8007b80 <USBD_GetDescriptor+0x2c8>
    return;
 8007b7e:	bf00      	nop
    }
  }
}
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop

08007b88 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	889b      	ldrh	r3, [r3, #4]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d130      	bne.n	8007bfc <USBD_SetAddress+0x74>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	88db      	ldrh	r3, [r3, #6]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d12c      	bne.n	8007bfc <USBD_SetAddress+0x74>
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	885b      	ldrh	r3, [r3, #2]
 8007ba6:	2b7f      	cmp	r3, #127	; 0x7f
 8007ba8:	d828      	bhi.n	8007bfc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	885b      	ldrh	r3, [r3, #2]
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bbc:	2b03      	cmp	r3, #3
 8007bbe:	d104      	bne.n	8007bca <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f988 	bl	8007ed8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bc8:	e01c      	b.n	8007c04 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	7bfa      	ldrb	r2, [r7, #15]
 8007bce:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007bd2:	7bfb      	ldrb	r3, [r7, #15]
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 fd56 	bl	8008688 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f000 fa25 	bl	800802c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007be2:	7bfb      	ldrb	r3, [r7, #15]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d004      	beq.n	8007bf2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2202      	movs	r2, #2
 8007bec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bf0:	e008      	b.n	8007c04 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bfa:	e003      	b.n	8007c04 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007bfc:	6839      	ldr	r1, [r7, #0]
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 f96a 	bl	8007ed8 <USBD_CtlError>
  }
}
 8007c04:	bf00      	nop
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b082      	sub	sp, #8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	885b      	ldrh	r3, [r3, #2]
 8007c1a:	b2da      	uxtb	r2, r3
 8007c1c:	4b41      	ldr	r3, [pc, #260]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007c20:	4b40      	ldr	r3, [pc, #256]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d904      	bls.n	8007c32 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f954 	bl	8007ed8 <USBD_CtlError>
 8007c30:	e075      	b.n	8007d1e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d002      	beq.n	8007c42 <USBD_SetConfig+0x36>
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d023      	beq.n	8007c88 <USBD_SetConfig+0x7c>
 8007c40:	e062      	b.n	8007d08 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007c42:	4b38      	ldr	r3, [pc, #224]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d01a      	beq.n	8007c80 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007c4a:	4b36      	ldr	r3, [pc, #216]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2203      	movs	r2, #3
 8007c58:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007c5c:	4b31      	ldr	r3, [pc, #196]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	4619      	mov	r1, r3
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f7ff f9f4 	bl	8007050 <USBD_SetClassConfig>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b02      	cmp	r3, #2
 8007c6c:	d104      	bne.n	8007c78 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007c6e:	6839      	ldr	r1, [r7, #0]
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 f931 	bl	8007ed8 <USBD_CtlError>
            return;
 8007c76:	e052      	b.n	8007d1e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 f9d7 	bl	800802c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007c7e:	e04e      	b.n	8007d1e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f9d3 	bl	800802c <USBD_CtlSendStatus>
        break;
 8007c86:	e04a      	b.n	8007d1e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007c88:	4b26      	ldr	r3, [pc, #152]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d112      	bne.n	8007cb6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007c98:	4b22      	ldr	r3, [pc, #136]	; (8007d24 <USBD_SetConfig+0x118>)
 8007c9a:	781b      	ldrb	r3, [r3, #0]
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007ca2:	4b20      	ldr	r3, [pc, #128]	; (8007d24 <USBD_SetConfig+0x118>)
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7ff f9f0 	bl	800708e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 f9bc 	bl	800802c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007cb4:	e033      	b.n	8007d1e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007cb6:	4b1b      	ldr	r3, [pc, #108]	; (8007d24 <USBD_SetConfig+0x118>)
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d01d      	beq.n	8007d00 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7ff f9de 	bl	800708e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007cd2:	4b14      	ldr	r3, [pc, #80]	; (8007d24 <USBD_SetConfig+0x118>)
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007cdc:	4b11      	ldr	r3, [pc, #68]	; (8007d24 <USBD_SetConfig+0x118>)
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f7ff f9b4 	bl	8007050 <USBD_SetClassConfig>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d104      	bne.n	8007cf8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007cee:	6839      	ldr	r1, [r7, #0]
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 f8f1 	bl	8007ed8 <USBD_CtlError>
            return;
 8007cf6:	e012      	b.n	8007d1e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f997 	bl	800802c <USBD_CtlSendStatus>
        break;
 8007cfe:	e00e      	b.n	8007d1e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 f993 	bl	800802c <USBD_CtlSendStatus>
        break;
 8007d06:	e00a      	b.n	8007d1e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f8e4 	bl	8007ed8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007d10:	4b04      	ldr	r3, [pc, #16]	; (8007d24 <USBD_SetConfig+0x118>)
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	4619      	mov	r1, r3
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7ff f9b9 	bl	800708e <USBD_ClrClassConfig>
        break;
 8007d1c:	bf00      	nop
    }
  }
}
 8007d1e:	3708      	adds	r7, #8
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	20000185 	.word	0x20000185

08007d28 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	88db      	ldrh	r3, [r3, #6]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d004      	beq.n	8007d44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007d3a:	6839      	ldr	r1, [r7, #0]
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 f8cb 	bl	8007ed8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007d42:	e021      	b.n	8007d88 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	db17      	blt.n	8007d7e <USBD_GetConfig+0x56>
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	dd02      	ble.n	8007d58 <USBD_GetConfig+0x30>
 8007d52:	2b03      	cmp	r3, #3
 8007d54:	d00b      	beq.n	8007d6e <USBD_GetConfig+0x46>
 8007d56:	e012      	b.n	8007d7e <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	3308      	adds	r3, #8
 8007d62:	2201      	movs	r2, #1
 8007d64:	4619      	mov	r1, r3
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f920 	bl	8007fac <USBD_CtlSendData>
        break;
 8007d6c:	e00c      	b.n	8007d88 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3304      	adds	r3, #4
 8007d72:	2201      	movs	r2, #1
 8007d74:	4619      	mov	r1, r3
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 f918 	bl	8007fac <USBD_CtlSendData>
        break;
 8007d7c:	e004      	b.n	8007d88 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 f8a9 	bl	8007ed8 <USBD_CtlError>
        break;
 8007d86:	bf00      	nop
}
 8007d88:	bf00      	nop
 8007d8a:	3708      	adds	r7, #8
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007da0:	3b01      	subs	r3, #1
 8007da2:	2b02      	cmp	r3, #2
 8007da4:	d81e      	bhi.n	8007de4 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	88db      	ldrh	r3, [r3, #6]
 8007daa:	2b02      	cmp	r3, #2
 8007dac:	d004      	beq.n	8007db8 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007dae:	6839      	ldr	r1, [r7, #0]
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 f891 	bl	8007ed8 <USBD_CtlError>
        break;
 8007db6:	e01a      	b.n	8007dee <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d005      	beq.n	8007dd4 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	f043 0202 	orr.w	r2, r3, #2
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	330c      	adds	r3, #12
 8007dd8:	2202      	movs	r2, #2
 8007dda:	4619      	mov	r1, r3
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 f8e5 	bl	8007fac <USBD_CtlSendData>
      break;
 8007de2:	e004      	b.n	8007dee <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007de4:	6839      	ldr	r1, [r7, #0]
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 f876 	bl	8007ed8 <USBD_CtlError>
      break;
 8007dec:	bf00      	nop
  }
}
 8007dee:	bf00      	nop
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
 8007dfe:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	885b      	ldrh	r3, [r3, #2]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d106      	bne.n	8007e16 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 f90b 	bl	800802c <USBD_CtlSendStatus>
  }
}
 8007e16:	bf00      	nop
 8007e18:	3708      	adds	r7, #8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b082      	sub	sp, #8
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d80b      	bhi.n	8007e4c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	885b      	ldrh	r3, [r3, #2]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d10c      	bne.n	8007e56 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f8f1 	bl	800802c <USBD_CtlSendStatus>
      }
      break;
 8007e4a:	e004      	b.n	8007e56 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f842 	bl	8007ed8 <USBD_CtlError>
      break;
 8007e54:	e000      	b.n	8007e58 <USBD_ClrFeature+0x3a>
      break;
 8007e56:	bf00      	nop
  }
}
 8007e58:	bf00      	nop
 8007e5a:	3708      	adds	r7, #8
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	781a      	ldrb	r2, [r3, #0]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	785a      	ldrb	r2, [r3, #1]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	3302      	adds	r3, #2
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	b29a      	uxth	r2, r3
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	3303      	adds	r3, #3
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	021b      	lsls	r3, r3, #8
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	4413      	add	r3, r2
 8007e90:	b29a      	uxth	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	3304      	adds	r3, #4
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	3305      	adds	r3, #5
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	021b      	lsls	r3, r3, #8
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	4413      	add	r3, r2
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	3306      	adds	r3, #6
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	3307      	adds	r3, #7
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	4413      	add	r3, r2
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	80da      	strh	r2, [r3, #6]

}
 8007ece:	bf00      	nop
 8007ed0:	370c      	adds	r7, #12
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bc80      	pop	{r7}
 8007ed6:	4770      	bx	lr

08007ed8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007ee2:	2180      	movs	r1, #128	; 0x80
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 fb65 	bl	80085b4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007eea:	2100      	movs	r1, #0
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 fb61 	bl	80085b4 <USBD_LL_StallEP>
}
 8007ef2:	bf00      	nop
 8007ef4:	3708      	adds	r7, #8
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b086      	sub	sp, #24
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	60f8      	str	r0, [r7, #12]
 8007f02:	60b9      	str	r1, [r7, #8]
 8007f04:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d032      	beq.n	8007f76 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 f834 	bl	8007f7e <USBD_GetLen>
 8007f16:	4603      	mov	r3, r0
 8007f18:	3301      	adds	r3, #1
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	005b      	lsls	r3, r3, #1
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007f24:	7dfb      	ldrb	r3, [r7, #23]
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	75fa      	strb	r2, [r7, #23]
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	4413      	add	r3, r2
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	7812      	ldrb	r2, [r2, #0]
 8007f34:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007f36:	7dfb      	ldrb	r3, [r7, #23]
 8007f38:	1c5a      	adds	r2, r3, #1
 8007f3a:	75fa      	strb	r2, [r7, #23]
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	4413      	add	r3, r2
 8007f42:	2203      	movs	r2, #3
 8007f44:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007f46:	e012      	b.n	8007f6e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	1c5a      	adds	r2, r3, #1
 8007f4c:	60fa      	str	r2, [r7, #12]
 8007f4e:	7dfa      	ldrb	r2, [r7, #23]
 8007f50:	1c51      	adds	r1, r2, #1
 8007f52:	75f9      	strb	r1, [r7, #23]
 8007f54:	4611      	mov	r1, r2
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	440a      	add	r2, r1
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007f5e:	7dfb      	ldrb	r3, [r7, #23]
 8007f60:	1c5a      	adds	r2, r3, #1
 8007f62:	75fa      	strb	r2, [r7, #23]
 8007f64:	461a      	mov	r2, r3
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	4413      	add	r3, r2
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1e8      	bne.n	8007f48 <USBD_GetString+0x4e>
    }
  }
}
 8007f76:	bf00      	nop
 8007f78:	3718      	adds	r7, #24
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007f86:	2300      	movs	r3, #0
 8007f88:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007f8a:	e005      	b.n	8007f98 <USBD_GetLen+0x1a>
  {
    len++;
 8007f8c:	7bfb      	ldrb	r3, [r7, #15]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	3301      	adds	r3, #1
 8007f96:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1f5      	bne.n	8007f8c <USBD_GetLen+0xe>
  }

  return len;
 8007fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bc80      	pop	{r7}
 8007faa:	4770      	bx	lr

08007fac <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2202      	movs	r2, #2
 8007fbe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007fc2:	88fa      	ldrh	r2, [r7, #6]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007fc8:	88fa      	ldrh	r2, [r7, #6]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007fce:	88fb      	ldrh	r3, [r7, #6]
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	2100      	movs	r1, #0
 8007fd4:	68f8      	ldr	r0, [r7, #12]
 8007fd6:	f000 fb76 	bl	80086c6 <USBD_LL_Transmit>

  return USBD_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3710      	adds	r7, #16
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	4613      	mov	r3, r2
 8007ff0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ff2:	88fb      	ldrh	r3, [r7, #6]
 8007ff4:	68ba      	ldr	r2, [r7, #8]
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 fb64 	bl	80086c6 <USBD_LL_Transmit>

  return USBD_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	4613      	mov	r3, r2
 8008014:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008016:	88fb      	ldrh	r3, [r7, #6]
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	2100      	movs	r1, #0
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f000 fb75 	bl	800870c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008022:	2300      	movs	r3, #0
}
 8008024:	4618      	mov	r0, r3
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b082      	sub	sp, #8
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2204      	movs	r2, #4
 8008038:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800803c:	2300      	movs	r3, #0
 800803e:	2200      	movs	r2, #0
 8008040:	2100      	movs	r1, #0
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 fb3f 	bl	80086c6 <USBD_LL_Transmit>

  return USBD_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b082      	sub	sp, #8
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2205      	movs	r2, #5
 800805e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008062:	2300      	movs	r3, #0
 8008064:	2200      	movs	r2, #0
 8008066:	2100      	movs	r1, #0
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f000 fb4f 	bl	800870c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800806e:	2300      	movs	r3, #0
}
 8008070:	4618      	mov	r0, r3
 8008072:	3708      	adds	r7, #8
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800807c:	2200      	movs	r2, #0
 800807e:	490e      	ldr	r1, [pc, #56]	; (80080b8 <MX_USB_DEVICE_Init+0x40>)
 8008080:	480e      	ldr	r0, [pc, #56]	; (80080bc <MX_USB_DEVICE_Init+0x44>)
 8008082:	f7fe ff8b 	bl	8006f9c <USBD_Init>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d001      	beq.n	8008090 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800808c:	f7f9 fa54 	bl	8001538 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8008090:	490b      	ldr	r1, [pc, #44]	; (80080c0 <MX_USB_DEVICE_Init+0x48>)
 8008092:	480a      	ldr	r0, [pc, #40]	; (80080bc <MX_USB_DEVICE_Init+0x44>)
 8008094:	f7fe ffad 	bl	8006ff2 <USBD_RegisterClass>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d001      	beq.n	80080a2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800809e:	f7f9 fa4b 	bl	8001538 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80080a2:	4806      	ldr	r0, [pc, #24]	; (80080bc <MX_USB_DEVICE_Init+0x44>)
 80080a4:	f7fe ffbe 	bl	8007024 <USBD_Start>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80080ae:	f7f9 fa43 	bl	8001538 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80080b2:	bf00      	nop
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20000114 	.word	0x20000114
 80080bc:	20000250 	.word	0x20000250
 80080c0:	2000000c 	.word	0x2000000c

080080c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	6039      	str	r1, [r7, #0]
 80080ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	2212      	movs	r2, #18
 80080d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80080d6:	4b03      	ldr	r3, [pc, #12]	; (80080e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80080d8:	4618      	mov	r0, r3
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	bc80      	pop	{r7}
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20000130 	.word	0x20000130

080080e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	4603      	mov	r3, r0
 80080f0:	6039      	str	r1, [r7, #0]
 80080f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	2204      	movs	r2, #4
 80080f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80080fa:	4b03      	ldr	r3, [pc, #12]	; (8008108 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	bc80      	pop	{r7}
 8008104:	4770      	bx	lr
 8008106:	bf00      	nop
 8008108:	20000144 	.word	0x20000144

0800810c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	4603      	mov	r3, r0
 8008114:	6039      	str	r1, [r7, #0]
 8008116:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008118:	79fb      	ldrb	r3, [r7, #7]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d105      	bne.n	800812a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800811e:	683a      	ldr	r2, [r7, #0]
 8008120:	4907      	ldr	r1, [pc, #28]	; (8008140 <USBD_FS_ProductStrDescriptor+0x34>)
 8008122:	4808      	ldr	r0, [pc, #32]	; (8008144 <USBD_FS_ProductStrDescriptor+0x38>)
 8008124:	f7ff fee9 	bl	8007efa <USBD_GetString>
 8008128:	e004      	b.n	8008134 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800812a:	683a      	ldr	r2, [r7, #0]
 800812c:	4904      	ldr	r1, [pc, #16]	; (8008140 <USBD_FS_ProductStrDescriptor+0x34>)
 800812e:	4805      	ldr	r0, [pc, #20]	; (8008144 <USBD_FS_ProductStrDescriptor+0x38>)
 8008130:	f7ff fee3 	bl	8007efa <USBD_GetString>
  }
  return USBD_StrDesc;
 8008134:	4b02      	ldr	r3, [pc, #8]	; (8008140 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008136:	4618      	mov	r0, r3
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	20000514 	.word	0x20000514
 8008144:	0800897c 	.word	0x0800897c

08008148 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	4603      	mov	r3, r0
 8008150:	6039      	str	r1, [r7, #0]
 8008152:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	4904      	ldr	r1, [pc, #16]	; (8008168 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008158:	4804      	ldr	r0, [pc, #16]	; (800816c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800815a:	f7ff fece 	bl	8007efa <USBD_GetString>
  return USBD_StrDesc;
 800815e:	4b02      	ldr	r3, [pc, #8]	; (8008168 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008160:	4618      	mov	r0, r3
 8008162:	3708      	adds	r7, #8
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}
 8008168:	20000514 	.word	0x20000514
 800816c:	08008994 	.word	0x08008994

08008170 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
 8008176:	4603      	mov	r3, r0
 8008178:	6039      	str	r1, [r7, #0]
 800817a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	221a      	movs	r2, #26
 8008180:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008182:	f000 f843 	bl	800820c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008186:	4b02      	ldr	r3, [pc, #8]	; (8008190 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008188:	4618      	mov	r0, r3
 800818a:	3708      	adds	r7, #8
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	20000148 	.word	0x20000148

08008194 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	4603      	mov	r3, r0
 800819c:	6039      	str	r1, [r7, #0]
 800819e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80081a0:	79fb      	ldrb	r3, [r7, #7]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d105      	bne.n	80081b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80081a6:	683a      	ldr	r2, [r7, #0]
 80081a8:	4907      	ldr	r1, [pc, #28]	; (80081c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80081aa:	4808      	ldr	r0, [pc, #32]	; (80081cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80081ac:	f7ff fea5 	bl	8007efa <USBD_GetString>
 80081b0:	e004      	b.n	80081bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80081b2:	683a      	ldr	r2, [r7, #0]
 80081b4:	4904      	ldr	r1, [pc, #16]	; (80081c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80081b6:	4805      	ldr	r0, [pc, #20]	; (80081cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80081b8:	f7ff fe9f 	bl	8007efa <USBD_GetString>
  }
  return USBD_StrDesc;
 80081bc:	4b02      	ldr	r3, [pc, #8]	; (80081c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3708      	adds	r7, #8
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	20000514 	.word	0x20000514
 80081cc:	080089a8 	.word	0x080089a8

080081d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	4603      	mov	r3, r0
 80081d8:	6039      	str	r1, [r7, #0]
 80081da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80081dc:	79fb      	ldrb	r3, [r7, #7]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d105      	bne.n	80081ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80081e2:	683a      	ldr	r2, [r7, #0]
 80081e4:	4907      	ldr	r1, [pc, #28]	; (8008204 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80081e6:	4808      	ldr	r0, [pc, #32]	; (8008208 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80081e8:	f7ff fe87 	bl	8007efa <USBD_GetString>
 80081ec:	e004      	b.n	80081f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80081ee:	683a      	ldr	r2, [r7, #0]
 80081f0:	4904      	ldr	r1, [pc, #16]	; (8008204 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80081f2:	4805      	ldr	r0, [pc, #20]	; (8008208 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80081f4:	f7ff fe81 	bl	8007efa <USBD_GetString>
  }
  return USBD_StrDesc;
 80081f8:	4b02      	ldr	r3, [pc, #8]	; (8008204 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3708      	adds	r7, #8
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	20000514 	.word	0x20000514
 8008208:	080089b4 	.word	0x080089b4

0800820c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008212:	4b0f      	ldr	r3, [pc, #60]	; (8008250 <Get_SerialNum+0x44>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008218:	4b0e      	ldr	r3, [pc, #56]	; (8008254 <Get_SerialNum+0x48>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800821e:	4b0e      	ldr	r3, [pc, #56]	; (8008258 <Get_SerialNum+0x4c>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4413      	add	r3, r2
 800822a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d009      	beq.n	8008246 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008232:	2208      	movs	r2, #8
 8008234:	4909      	ldr	r1, [pc, #36]	; (800825c <Get_SerialNum+0x50>)
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 f814 	bl	8008264 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800823c:	2204      	movs	r2, #4
 800823e:	4908      	ldr	r1, [pc, #32]	; (8008260 <Get_SerialNum+0x54>)
 8008240:	68b8      	ldr	r0, [r7, #8]
 8008242:	f000 f80f 	bl	8008264 <IntToUnicode>
  }
}
 8008246:	bf00      	nop
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	1ffff7e8 	.word	0x1ffff7e8
 8008254:	1ffff7ec 	.word	0x1ffff7ec
 8008258:	1ffff7f0 	.word	0x1ffff7f0
 800825c:	2000014a 	.word	0x2000014a
 8008260:	2000015a 	.word	0x2000015a

08008264 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008264:	b480      	push	{r7}
 8008266:	b087      	sub	sp, #28
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	4613      	mov	r3, r2
 8008270:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008272:	2300      	movs	r3, #0
 8008274:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008276:	2300      	movs	r3, #0
 8008278:	75fb      	strb	r3, [r7, #23]
 800827a:	e027      	b.n	80082cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	0f1b      	lsrs	r3, r3, #28
 8008280:	2b09      	cmp	r3, #9
 8008282:	d80b      	bhi.n	800829c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	0f1b      	lsrs	r3, r3, #28
 8008288:	b2da      	uxtb	r2, r3
 800828a:	7dfb      	ldrb	r3, [r7, #23]
 800828c:	005b      	lsls	r3, r3, #1
 800828e:	4619      	mov	r1, r3
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	440b      	add	r3, r1
 8008294:	3230      	adds	r2, #48	; 0x30
 8008296:	b2d2      	uxtb	r2, r2
 8008298:	701a      	strb	r2, [r3, #0]
 800829a:	e00a      	b.n	80082b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	0f1b      	lsrs	r3, r3, #28
 80082a0:	b2da      	uxtb	r2, r3
 80082a2:	7dfb      	ldrb	r3, [r7, #23]
 80082a4:	005b      	lsls	r3, r3, #1
 80082a6:	4619      	mov	r1, r3
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	440b      	add	r3, r1
 80082ac:	3237      	adds	r2, #55	; 0x37
 80082ae:	b2d2      	uxtb	r2, r2
 80082b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	011b      	lsls	r3, r3, #4
 80082b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80082b8:	7dfb      	ldrb	r3, [r7, #23]
 80082ba:	005b      	lsls	r3, r3, #1
 80082bc:	3301      	adds	r3, #1
 80082be:	68ba      	ldr	r2, [r7, #8]
 80082c0:	4413      	add	r3, r2
 80082c2:	2200      	movs	r2, #0
 80082c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80082c6:	7dfb      	ldrb	r3, [r7, #23]
 80082c8:	3301      	adds	r3, #1
 80082ca:	75fb      	strb	r3, [r7, #23]
 80082cc:	7dfa      	ldrb	r2, [r7, #23]
 80082ce:	79fb      	ldrb	r3, [r7, #7]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d3d3      	bcc.n	800827c <IntToUnicode+0x18>
  }
}
 80082d4:	bf00      	nop
 80082d6:	371c      	adds	r7, #28
 80082d8:	46bd      	mov	sp, r7
 80082da:	bc80      	pop	{r7}
 80082dc:	4770      	bx	lr
	...

080082e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a0d      	ldr	r2, [pc, #52]	; (8008324 <HAL_PCD_MspInit+0x44>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d113      	bne.n	800831a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80082f2:	4b0d      	ldr	r3, [pc, #52]	; (8008328 <HAL_PCD_MspInit+0x48>)
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	4a0c      	ldr	r2, [pc, #48]	; (8008328 <HAL_PCD_MspInit+0x48>)
 80082f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80082fc:	61d3      	str	r3, [r2, #28]
 80082fe:	4b0a      	ldr	r3, [pc, #40]	; (8008328 <HAL_PCD_MspInit+0x48>)
 8008300:	69db      	ldr	r3, [r3, #28]
 8008302:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008306:	60fb      	str	r3, [r7, #12]
 8008308:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800830a:	2200      	movs	r2, #0
 800830c:	2100      	movs	r1, #0
 800830e:	2014      	movs	r0, #20
 8008310:	f7fa f84b 	bl	80023aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008314:	2014      	movs	r0, #20
 8008316:	f7fa f864 	bl	80023e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800831a:	bf00      	nop
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop
 8008324:	40005c00 	.word	0x40005c00
 8008328:	40021000 	.word	0x40021000

0800832c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8008340:	4619      	mov	r1, r3
 8008342:	4610      	mov	r0, r2
 8008344:	f7fe feb6 	bl	80070b4 <USBD_LL_SetupStage>
}
 8008348:	bf00      	nop
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b082      	sub	sp, #8
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	460b      	mov	r3, r1
 800835a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008362:	78fa      	ldrb	r2, [r7, #3]
 8008364:	6879      	ldr	r1, [r7, #4]
 8008366:	4613      	mov	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	4413      	add	r3, r2
 800836c:	00db      	lsls	r3, r3, #3
 800836e:	440b      	add	r3, r1
 8008370:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	78fb      	ldrb	r3, [r7, #3]
 8008378:	4619      	mov	r1, r3
 800837a:	f7fe fee6 	bl	800714a <USBD_LL_DataOutStage>
}
 800837e:	bf00      	nop
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b082      	sub	sp, #8
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
 800838e:	460b      	mov	r3, r1
 8008390:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008398:	78fa      	ldrb	r2, [r7, #3]
 800839a:	6879      	ldr	r1, [r7, #4]
 800839c:	4613      	mov	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	00db      	lsls	r3, r3, #3
 80083a4:	440b      	add	r3, r1
 80083a6:	333c      	adds	r3, #60	; 0x3c
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	78fb      	ldrb	r3, [r7, #3]
 80083ac:	4619      	mov	r1, r3
 80083ae:	f7fe ff3d 	bl	800722c <USBD_LL_DataInStage>
}
 80083b2:	bf00      	nop
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}

080083ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b082      	sub	sp, #8
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7ff f84d 	bl	8007468 <USBD_LL_SOF>
}
 80083ce:	bf00      	nop
 80083d0:	3708      	adds	r7, #8
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b084      	sub	sp, #16
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80083de:	2301      	movs	r3, #1
 80083e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	2b02      	cmp	r3, #2
 80083e8:	d001      	beq.n	80083ee <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80083ea:	f7f9 f8a5 	bl	8001538 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80083f4:	7bfa      	ldrb	r2, [r7, #15]
 80083f6:	4611      	mov	r1, r2
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7fe fffd 	bl	80073f8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008404:	4618      	mov	r0, r3
 8008406:	f7fe ffb6 	bl	8007376 <USBD_LL_Reset>
}
 800840a:	bf00      	nop
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
	...

08008414 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008422:	4618      	mov	r0, r3
 8008424:	f7fe fff7 	bl	8007416 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d005      	beq.n	800843c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008430:	4b04      	ldr	r3, [pc, #16]	; (8008444 <HAL_PCD_SuspendCallback+0x30>)
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	4a03      	ldr	r2, [pc, #12]	; (8008444 <HAL_PCD_SuspendCallback+0x30>)
 8008436:	f043 0306 	orr.w	r3, r3, #6
 800843a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800843c:	bf00      	nop
 800843e:	3708      	adds	r7, #8
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	e000ed00 	.word	0xe000ed00

08008448 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008456:	4618      	mov	r0, r3
 8008458:	f7fe fff1 	bl	800743e <USBD_LL_Resume>
}
 800845c:	bf00      	nop
 800845e:	3708      	adds	r7, #8
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800846c:	4a1f      	ldr	r2, [pc, #124]	; (80084ec <USBD_LL_Init+0x88>)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a1d      	ldr	r2, [pc, #116]	; (80084ec <USBD_LL_Init+0x88>)
 8008478:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800847c:	4b1b      	ldr	r3, [pc, #108]	; (80084ec <USBD_LL_Init+0x88>)
 800847e:	4a1c      	ldr	r2, [pc, #112]	; (80084f0 <USBD_LL_Init+0x8c>)
 8008480:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008482:	4b1a      	ldr	r3, [pc, #104]	; (80084ec <USBD_LL_Init+0x88>)
 8008484:	2208      	movs	r2, #8
 8008486:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008488:	4b18      	ldr	r3, [pc, #96]	; (80084ec <USBD_LL_Init+0x88>)
 800848a:	2202      	movs	r2, #2
 800848c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800848e:	4b17      	ldr	r3, [pc, #92]	; (80084ec <USBD_LL_Init+0x88>)
 8008490:	2200      	movs	r2, #0
 8008492:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008494:	4b15      	ldr	r3, [pc, #84]	; (80084ec <USBD_LL_Init+0x88>)
 8008496:	2200      	movs	r2, #0
 8008498:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800849a:	4b14      	ldr	r3, [pc, #80]	; (80084ec <USBD_LL_Init+0x88>)
 800849c:	2200      	movs	r2, #0
 800849e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80084a0:	4812      	ldr	r0, [pc, #72]	; (80084ec <USBD_LL_Init+0x88>)
 80084a2:	f7fa fb01 	bl	8002aa8 <HAL_PCD_Init>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d001      	beq.n	80084b0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80084ac:	f7f9 f844 	bl	8001538 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80084b6:	2318      	movs	r3, #24
 80084b8:	2200      	movs	r2, #0
 80084ba:	2100      	movs	r1, #0
 80084bc:	f7fb fe1e 	bl	80040fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80084c6:	2358      	movs	r3, #88	; 0x58
 80084c8:	2200      	movs	r2, #0
 80084ca:	2180      	movs	r1, #128	; 0x80
 80084cc:	f7fb fe16 	bl	80040fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80084d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80084da:	2200      	movs	r2, #0
 80084dc:	2181      	movs	r1, #129	; 0x81
 80084de:	f7fb fe0d 	bl	80040fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3708      	adds	r7, #8
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	20000714 	.word	0x20000714
 80084f0:	40005c00 	.word	0x40005c00

080084f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b084      	sub	sp, #16
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008500:	2300      	movs	r3, #0
 8008502:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800850a:	4618      	mov	r0, r3
 800850c:	f7fa fbd7 	bl	8002cbe <HAL_PCD_Start>
 8008510:	4603      	mov	r3, r0
 8008512:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008514:	7bfb      	ldrb	r3, [r7, #15]
 8008516:	4618      	mov	r0, r3
 8008518:	f000 f93c 	bl	8008794 <USBD_Get_USB_Status>
 800851c:	4603      	mov	r3, r0
 800851e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008520:	7bbb      	ldrb	r3, [r7, #14]
}
 8008522:	4618      	mov	r0, r3
 8008524:	3710      	adds	r7, #16
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}

0800852a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b084      	sub	sp, #16
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	4608      	mov	r0, r1
 8008534:	4611      	mov	r1, r2
 8008536:	461a      	mov	r2, r3
 8008538:	4603      	mov	r3, r0
 800853a:	70fb      	strb	r3, [r7, #3]
 800853c:	460b      	mov	r3, r1
 800853e:	70bb      	strb	r3, [r7, #2]
 8008540:	4613      	mov	r3, r2
 8008542:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008544:	2300      	movs	r3, #0
 8008546:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008548:	2300      	movs	r3, #0
 800854a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008552:	78bb      	ldrb	r3, [r7, #2]
 8008554:	883a      	ldrh	r2, [r7, #0]
 8008556:	78f9      	ldrb	r1, [r7, #3]
 8008558:	f7fa fd51 	bl	8002ffe <HAL_PCD_EP_Open>
 800855c:	4603      	mov	r3, r0
 800855e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008560:	7bfb      	ldrb	r3, [r7, #15]
 8008562:	4618      	mov	r0, r3
 8008564:	f000 f916 	bl	8008794 <USBD_Get_USB_Status>
 8008568:	4603      	mov	r3, r0
 800856a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800856c:	7bbb      	ldrb	r3, [r7, #14]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b084      	sub	sp, #16
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
 800857e:	460b      	mov	r3, r1
 8008580:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008582:	2300      	movs	r3, #0
 8008584:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008586:	2300      	movs	r3, #0
 8008588:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008590:	78fa      	ldrb	r2, [r7, #3]
 8008592:	4611      	mov	r1, r2
 8008594:	4618      	mov	r0, r3
 8008596:	f7fa fd98 	bl	80030ca <HAL_PCD_EP_Close>
 800859a:	4603      	mov	r3, r0
 800859c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f000 f8f7 	bl	8008794 <USBD_Get_USB_Status>
 80085a6:	4603      	mov	r3, r0
 80085a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	460b      	mov	r3, r1
 80085be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085c0:	2300      	movs	r3, #0
 80085c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085c4:	2300      	movs	r3, #0
 80085c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80085ce:	78fa      	ldrb	r2, [r7, #3]
 80085d0:	4611      	mov	r1, r2
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fa fe41 	bl	800325a <HAL_PCD_EP_SetStall>
 80085d8:	4603      	mov	r3, r0
 80085da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	4618      	mov	r0, r3
 80085e0:	f000 f8d8 	bl	8008794 <USBD_Get_USB_Status>
 80085e4:	4603      	mov	r3, r0
 80085e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b084      	sub	sp, #16
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
 80085fa:	460b      	mov	r3, r1
 80085fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085fe:	2300      	movs	r3, #0
 8008600:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008602:	2300      	movs	r3, #0
 8008604:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800860c:	78fa      	ldrb	r2, [r7, #3]
 800860e:	4611      	mov	r1, r2
 8008610:	4618      	mov	r0, r3
 8008612:	f7fa fe82 	bl	800331a <HAL_PCD_EP_ClrStall>
 8008616:	4603      	mov	r3, r0
 8008618:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800861a:	7bfb      	ldrb	r3, [r7, #15]
 800861c:	4618      	mov	r0, r3
 800861e:	f000 f8b9 	bl	8008794 <USBD_Get_USB_Status>
 8008622:	4603      	mov	r3, r0
 8008624:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008626:	7bbb      	ldrb	r3, [r7, #14]
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008630:	b480      	push	{r7}
 8008632:	b085      	sub	sp, #20
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	460b      	mov	r3, r1
 800863a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008642:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008644:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008648:	2b00      	cmp	r3, #0
 800864a:	da0c      	bge.n	8008666 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800864c:	78fb      	ldrb	r3, [r7, #3]
 800864e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008652:	68f9      	ldr	r1, [r7, #12]
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	4613      	mov	r3, r2
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	4413      	add	r3, r2
 800865c:	00db      	lsls	r3, r3, #3
 800865e:	440b      	add	r3, r1
 8008660:	3302      	adds	r3, #2
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	e00b      	b.n	800867e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008666:	78fb      	ldrb	r3, [r7, #3]
 8008668:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800866c:	68f9      	ldr	r1, [r7, #12]
 800866e:	4613      	mov	r3, r2
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	4413      	add	r3, r2
 8008674:	00db      	lsls	r3, r3, #3
 8008676:	440b      	add	r3, r1
 8008678:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800867c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800867e:	4618      	mov	r0, r3
 8008680:	3714      	adds	r7, #20
 8008682:	46bd      	mov	sp, r7
 8008684:	bc80      	pop	{r7}
 8008686:	4770      	bx	lr

08008688 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	460b      	mov	r3, r1
 8008692:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008694:	2300      	movs	r3, #0
 8008696:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008698:	2300      	movs	r3, #0
 800869a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80086a2:	78fa      	ldrb	r2, [r7, #3]
 80086a4:	4611      	mov	r1, r2
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7fa fc84 	bl	8002fb4 <HAL_PCD_SetAddress>
 80086ac:	4603      	mov	r3, r0
 80086ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80086b0:	7bfb      	ldrb	r3, [r7, #15]
 80086b2:	4618      	mov	r0, r3
 80086b4:	f000 f86e 	bl	8008794 <USBD_Get_USB_Status>
 80086b8:	4603      	mov	r3, r0
 80086ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}

080086c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80086c6:	b580      	push	{r7, lr}
 80086c8:	b086      	sub	sp, #24
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	60f8      	str	r0, [r7, #12]
 80086ce:	607a      	str	r2, [r7, #4]
 80086d0:	461a      	mov	r2, r3
 80086d2:	460b      	mov	r3, r1
 80086d4:	72fb      	strb	r3, [r7, #11]
 80086d6:	4613      	mov	r3, r2
 80086d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80086da:	2300      	movs	r3, #0
 80086dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086de:	2300      	movs	r3, #0
 80086e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80086e8:	893b      	ldrh	r3, [r7, #8]
 80086ea:	7af9      	ldrb	r1, [r7, #11]
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	f7fa fd71 	bl	80031d4 <HAL_PCD_EP_Transmit>
 80086f2:	4603      	mov	r3, r0
 80086f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80086f6:	7dfb      	ldrb	r3, [r7, #23]
 80086f8:	4618      	mov	r0, r3
 80086fa:	f000 f84b 	bl	8008794 <USBD_Get_USB_Status>
 80086fe:	4603      	mov	r3, r0
 8008700:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008702:	7dbb      	ldrb	r3, [r7, #22]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3718      	adds	r7, #24
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	607a      	str	r2, [r7, #4]
 8008716:	461a      	mov	r2, r3
 8008718:	460b      	mov	r3, r1
 800871a:	72fb      	strb	r3, [r7, #11]
 800871c:	4613      	mov	r3, r2
 800871e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008720:	2300      	movs	r3, #0
 8008722:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008724:	2300      	movs	r3, #0
 8008726:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800872e:	893b      	ldrh	r3, [r7, #8]
 8008730:	7af9      	ldrb	r1, [r7, #11]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	f7fa fd11 	bl	800315a <HAL_PCD_EP_Receive>
 8008738:	4603      	mov	r3, r0
 800873a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800873c:	7dfb      	ldrb	r3, [r7, #23]
 800873e:	4618      	mov	r0, r3
 8008740:	f000 f828 	bl	8008794 <USBD_Get_USB_Status>
 8008744:	4603      	mov	r3, r0
 8008746:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008748:	7dbb      	ldrb	r3, [r7, #22]
}
 800874a:	4618      	mov	r0, r3
 800874c:	3718      	adds	r7, #24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
	...

08008754 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800875c:	4b02      	ldr	r3, [pc, #8]	; (8008768 <USBD_static_malloc+0x14>)
}
 800875e:	4618      	mov	r0, r3
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	bc80      	pop	{r7}
 8008766:	4770      	bx	lr
 8008768:	20000188 	.word	0x20000188

0800876c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]

}
 8008774:	bf00      	nop
 8008776:	370c      	adds	r7, #12
 8008778:	46bd      	mov	sp, r7
 800877a:	bc80      	pop	{r7}
 800877c:	4770      	bx	lr

0800877e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800877e:	b480      	push	{r7}
 8008780:	b083      	sub	sp, #12
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
 8008786:	460b      	mov	r3, r1
 8008788:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800878a:	bf00      	nop
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	bc80      	pop	{r7}
 8008792:	4770      	bx	lr

08008794 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	4603      	mov	r3, r0
 800879c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80087a2:	79fb      	ldrb	r3, [r7, #7]
 80087a4:	2b03      	cmp	r3, #3
 80087a6:	d817      	bhi.n	80087d8 <USBD_Get_USB_Status+0x44>
 80087a8:	a201      	add	r2, pc, #4	; (adr r2, 80087b0 <USBD_Get_USB_Status+0x1c>)
 80087aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ae:	bf00      	nop
 80087b0:	080087c1 	.word	0x080087c1
 80087b4:	080087c7 	.word	0x080087c7
 80087b8:	080087cd 	.word	0x080087cd
 80087bc:	080087d3 	.word	0x080087d3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80087c0:	2300      	movs	r3, #0
 80087c2:	73fb      	strb	r3, [r7, #15]
    break;
 80087c4:	e00b      	b.n	80087de <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80087c6:	2302      	movs	r3, #2
 80087c8:	73fb      	strb	r3, [r7, #15]
    break;
 80087ca:	e008      	b.n	80087de <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80087cc:	2301      	movs	r3, #1
 80087ce:	73fb      	strb	r3, [r7, #15]
    break;
 80087d0:	e005      	b.n	80087de <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80087d2:	2302      	movs	r3, #2
 80087d4:	73fb      	strb	r3, [r7, #15]
    break;
 80087d6:	e002      	b.n	80087de <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80087d8:	2302      	movs	r3, #2
 80087da:	73fb      	strb	r3, [r7, #15]
    break;
 80087dc:	bf00      	nop
  }
  return usb_status;
 80087de:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3714      	adds	r7, #20
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bc80      	pop	{r7}
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop

080087ec <__libc_init_array>:
 80087ec:	b570      	push	{r4, r5, r6, lr}
 80087ee:	2500      	movs	r5, #0
 80087f0:	4e0c      	ldr	r6, [pc, #48]	; (8008824 <__libc_init_array+0x38>)
 80087f2:	4c0d      	ldr	r4, [pc, #52]	; (8008828 <__libc_init_array+0x3c>)
 80087f4:	1ba4      	subs	r4, r4, r6
 80087f6:	10a4      	asrs	r4, r4, #2
 80087f8:	42a5      	cmp	r5, r4
 80087fa:	d109      	bne.n	8008810 <__libc_init_array+0x24>
 80087fc:	f000 f8a8 	bl	8008950 <_init>
 8008800:	2500      	movs	r5, #0
 8008802:	4e0a      	ldr	r6, [pc, #40]	; (800882c <__libc_init_array+0x40>)
 8008804:	4c0a      	ldr	r4, [pc, #40]	; (8008830 <__libc_init_array+0x44>)
 8008806:	1ba4      	subs	r4, r4, r6
 8008808:	10a4      	asrs	r4, r4, #2
 800880a:	42a5      	cmp	r5, r4
 800880c:	d105      	bne.n	800881a <__libc_init_array+0x2e>
 800880e:	bd70      	pop	{r4, r5, r6, pc}
 8008810:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008814:	4798      	blx	r3
 8008816:	3501      	adds	r5, #1
 8008818:	e7ee      	b.n	80087f8 <__libc_init_array+0xc>
 800881a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800881e:	4798      	blx	r3
 8008820:	3501      	adds	r5, #1
 8008822:	e7f2      	b.n	800880a <__libc_init_array+0x1e>
 8008824:	080089d4 	.word	0x080089d4
 8008828:	080089d4 	.word	0x080089d4
 800882c:	080089d4 	.word	0x080089d4
 8008830:	080089d8 	.word	0x080089d8

08008834 <memset>:
 8008834:	4603      	mov	r3, r0
 8008836:	4402      	add	r2, r0
 8008838:	4293      	cmp	r3, r2
 800883a:	d100      	bne.n	800883e <memset+0xa>
 800883c:	4770      	bx	lr
 800883e:	f803 1b01 	strb.w	r1, [r3], #1
 8008842:	e7f9      	b.n	8008838 <memset+0x4>
 8008844:	0000      	movs	r0, r0
	...

08008848 <floor>:
 8008848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800884c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8008850:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8008854:	2e13      	cmp	r6, #19
 8008856:	4607      	mov	r7, r0
 8008858:	460b      	mov	r3, r1
 800885a:	460c      	mov	r4, r1
 800885c:	4605      	mov	r5, r0
 800885e:	dc35      	bgt.n	80088cc <floor+0x84>
 8008860:	2e00      	cmp	r6, #0
 8008862:	da16      	bge.n	8008892 <floor+0x4a>
 8008864:	a336      	add	r3, pc, #216	; (adr r3, 8008940 <floor+0xf8>)
 8008866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800886a:	f7f7 fc77 	bl	800015c <__adddf3>
 800886e:	2200      	movs	r2, #0
 8008870:	2300      	movs	r3, #0
 8008872:	f7f8 f8b9 	bl	80009e8 <__aeabi_dcmpgt>
 8008876:	b148      	cbz	r0, 800888c <floor+0x44>
 8008878:	2c00      	cmp	r4, #0
 800887a:	da5b      	bge.n	8008934 <floor+0xec>
 800887c:	2500      	movs	r5, #0
 800887e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008882:	4a31      	ldr	r2, [pc, #196]	; (8008948 <floor+0x100>)
 8008884:	433b      	orrs	r3, r7
 8008886:	42ab      	cmp	r3, r5
 8008888:	bf18      	it	ne
 800888a:	4614      	movne	r4, r2
 800888c:	4623      	mov	r3, r4
 800888e:	462f      	mov	r7, r5
 8008890:	e026      	b.n	80088e0 <floor+0x98>
 8008892:	4a2e      	ldr	r2, [pc, #184]	; (800894c <floor+0x104>)
 8008894:	fa42 f806 	asr.w	r8, r2, r6
 8008898:	ea01 0208 	and.w	r2, r1, r8
 800889c:	4302      	orrs	r2, r0
 800889e:	d01f      	beq.n	80088e0 <floor+0x98>
 80088a0:	a327      	add	r3, pc, #156	; (adr r3, 8008940 <floor+0xf8>)
 80088a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a6:	f7f7 fc59 	bl	800015c <__adddf3>
 80088aa:	2200      	movs	r2, #0
 80088ac:	2300      	movs	r3, #0
 80088ae:	f7f8 f89b 	bl	80009e8 <__aeabi_dcmpgt>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	d0ea      	beq.n	800888c <floor+0x44>
 80088b6:	2c00      	cmp	r4, #0
 80088b8:	bfbe      	ittt	lt
 80088ba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80088be:	fa43 f606 	asrlt.w	r6, r3, r6
 80088c2:	19a4      	addlt	r4, r4, r6
 80088c4:	ea24 0408 	bic.w	r4, r4, r8
 80088c8:	2500      	movs	r5, #0
 80088ca:	e7df      	b.n	800888c <floor+0x44>
 80088cc:	2e33      	cmp	r6, #51	; 0x33
 80088ce:	dd0b      	ble.n	80088e8 <floor+0xa0>
 80088d0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80088d4:	d104      	bne.n	80088e0 <floor+0x98>
 80088d6:	4602      	mov	r2, r0
 80088d8:	f7f7 fc40 	bl	800015c <__adddf3>
 80088dc:	4607      	mov	r7, r0
 80088de:	460b      	mov	r3, r1
 80088e0:	4638      	mov	r0, r7
 80088e2:	4619      	mov	r1, r3
 80088e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088e8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ec:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80088f0:	fa22 f808 	lsr.w	r8, r2, r8
 80088f4:	ea18 0f00 	tst.w	r8, r0
 80088f8:	d0f2      	beq.n	80088e0 <floor+0x98>
 80088fa:	a311      	add	r3, pc, #68	; (adr r3, 8008940 <floor+0xf8>)
 80088fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008900:	f7f7 fc2c 	bl	800015c <__adddf3>
 8008904:	2200      	movs	r2, #0
 8008906:	2300      	movs	r3, #0
 8008908:	f7f8 f86e 	bl	80009e8 <__aeabi_dcmpgt>
 800890c:	2800      	cmp	r0, #0
 800890e:	d0bd      	beq.n	800888c <floor+0x44>
 8008910:	2c00      	cmp	r4, #0
 8008912:	da02      	bge.n	800891a <floor+0xd2>
 8008914:	2e14      	cmp	r6, #20
 8008916:	d103      	bne.n	8008920 <floor+0xd8>
 8008918:	3401      	adds	r4, #1
 800891a:	ea25 0508 	bic.w	r5, r5, r8
 800891e:	e7b5      	b.n	800888c <floor+0x44>
 8008920:	2301      	movs	r3, #1
 8008922:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008926:	fa03 f606 	lsl.w	r6, r3, r6
 800892a:	4435      	add	r5, r6
 800892c:	42bd      	cmp	r5, r7
 800892e:	bf38      	it	cc
 8008930:	18e4      	addcc	r4, r4, r3
 8008932:	e7f2      	b.n	800891a <floor+0xd2>
 8008934:	2500      	movs	r5, #0
 8008936:	462c      	mov	r4, r5
 8008938:	e7a8      	b.n	800888c <floor+0x44>
 800893a:	bf00      	nop
 800893c:	f3af 8000 	nop.w
 8008940:	8800759c 	.word	0x8800759c
 8008944:	7e37e43c 	.word	0x7e37e43c
 8008948:	bff00000 	.word	0xbff00000
 800894c:	000fffff 	.word	0x000fffff

08008950 <_init>:
 8008950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008952:	bf00      	nop
 8008954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008956:	bc08      	pop	{r3}
 8008958:	469e      	mov	lr, r3
 800895a:	4770      	bx	lr

0800895c <_fini>:
 800895c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895e:	bf00      	nop
 8008960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008962:	bc08      	pop	{r3}
 8008964:	469e      	mov	lr, r3
 8008966:	4770      	bx	lr
