--
-- VHDL ARCHITECTURE ECE411.MUX2_16.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN27.EWS.UIUC.EDU)
--          AT - 13:08:52 03/13/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Mux2_PipeData IS
   PORT( 
      A   : IN     pipe_data;
      B   : IN     pipe_data;
      SEL : IN     STD_LOGIC;
      F   : OUT    pipe_data
   );

-- Declarations

END Mux2_PipeData ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF MUX2_PipeData IS
BEGIN
	MUX2_PipeData: PROCESS(A,B,SEL)
	VARIABLE STATE : pipe_data;
	BEGIN
		CASE SEL IS
		WHEN '0' =>
			STATE := A;
		WHEN '1' =>
			STATE := B;
		WHEN OTHERS =>
			STATE := default_pipe_data;
		END CASE;
		F <= STATE AFTER DELAY_MUX2;
	END PROCESS MUX2_PipeData;
END UNTITLED;
