{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540347587874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540347587882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 21:19:47 2018 " "Processing started: Tue Oct 23 21:19:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540347587882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347587882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_interrupt -c nios_interrupt " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_interrupt -c nios_interrupt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347587882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540347588942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540347588942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/nios_interrupt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/nios_interrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_interrupt-rtl " "Found design unit 1: nios_interrupt-rtl" {  } { { "synthesis/nios_interrupt.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600650 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt " "Found entity 1: nios_interrupt" {  } { { "synthesis/nios_interrupt.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_irq_mapper " "Found entity 1: nios_interrupt_irq_mapper" {  } { { "synthesis/submodules/nios_interrupt_irq_mapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0 " "Found entity 1: nios_interrupt_mm_interconnect_0" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_interrupt_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600696 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_mux " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_demux_002" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_demux " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_mux_002" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_mux " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_demux " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600745 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_004_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600763 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router_004 " "Found entity 2: nios_interrupt_mm_interconnect_0_router_004" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600769 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router_002 " "Found entity 2: nios_interrupt_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600776 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router_001 " "Found entity 2: nios_interrupt_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347600780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600782 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router " "Found entity 2: nios_interrupt_mm_interconnect_0_router" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_timer_0 " "Found entity 1: nios_interrupt_timer_0" {  } { { "synthesis/submodules/nios_interrupt_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_sysid_qsys_0 " "Found entity 1: nios_interrupt_sysid_qsys_0" {  } { { "synthesis/submodules/nios_interrupt_sysid_qsys_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_onchip_memory2_0 " "Found entity 1: nios_interrupt_onchip_memory2_0" {  } { { "synthesis/submodules/nios_interrupt_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0 " "Found entity 1: nios_interrupt_nios2_gen2_0" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347600839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347600839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios_interrupt_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_interrupt_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios_interrupt_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_interrupt_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios_interrupt_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_interrupt_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios_interrupt_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_interrupt_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios_interrupt_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_interrupt_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios_interrupt_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_interrupt_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios_interrupt_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_interrupt_nios2_gen2_0_cpu " "Found entity 27: nios_interrupt_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/nios_interrupt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_interrupt_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601685 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_jtag_uart_0_scfifo_w " "Found entity 2: nios_interrupt_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601685 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_interrupt_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_interrupt_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601685 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_interrupt_jtag_uart_0_scfifo_r " "Found entity 4: nios_interrupt_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601685 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_interrupt_jtag_uart_0 " "Found entity 5: nios_interrupt_jtag_uart_0" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_pioa.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_pioa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_PIOA " "Found entity 1: nios_interrupt_PIOA" {  } { { "synthesis/submodules/nios_interrupt_PIOA.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_PIOA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_interrupt_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios_interrupt_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_interrupt_de10-hardware " "Found design unit 1: nios_interrupt_de10-hardware" {  } { { "nios_interrupt_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/nios_interrupt_de10.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601698 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_de10 " "Found entity 1: nios_interrupt_de10" {  } { { "nios_interrupt_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/nios_interrupt_de10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347601698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347601698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_interrupt_de10 " "Elaborating entity \"nios_interrupt_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540347601803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt nios_interrupt:u0 " "Elaborating entity \"nios_interrupt\" for hierarchy \"nios_interrupt:u0\"" {  } { { "nios_interrupt_de10.vhdl" "u0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/nios_interrupt_de10.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347601819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_PIOA nios_interrupt:u0\|nios_interrupt_PIOA:pioa " "Elaborating entity \"nios_interrupt_PIOA\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_PIOA:pioa\"" {  } { { "synthesis/nios_interrupt.vhd" "pioa" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347601862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_jtag_uart_0 nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_interrupt_jtag_uart_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/nios_interrupt.vhd" "jtag_uart_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347601897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_jtag_uart_0_scfifo_w nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_interrupt_jtag_uart_0_scfifo_w\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "the_nios_interrupt_jtag_uart_0_scfifo_w" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347601918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "wfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347602261 ""}  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540347602261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347602345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347602345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347602388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347602388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347602428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347602428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347602505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347602505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347602587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347602587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347602664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347602664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_w:the_nios_interrupt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_jtag_uart_0_scfifo_r nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_r:the_nios_interrupt_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_interrupt_jtag_uart_0_scfifo_r\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|nios_interrupt_jtag_uart_0_scfifo_r:the_nios_interrupt_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "the_nios_interrupt_jtag_uart_0_scfifo_r" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347602706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "nios_interrupt_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347603100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347603132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347603133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347603133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347603133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347603133 ""}  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540347603133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347603304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_interrupt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347603493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_interrupt_nios2_gen2_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesis/nios_interrupt.vhd" "nios2_gen2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347603571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0.v" "cpu" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347603623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_test_bench nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_test_bench:the_nios_interrupt_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_test_bench:the_nios_interrupt_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 5993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_ic_data_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_data_module:nios_interrupt_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_data_module:nios_interrupt_nios2_gen2_0_cpu_ic_data\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 6995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_data_module:nios_interrupt_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_data_module:nios_interrupt_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347604435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347604435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_data_module:nios_interrupt_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_data_module:nios_interrupt_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_ic_tag_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_tag_module:nios_interrupt_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_tag_module:nios_interrupt_nios2_gen2_0_cpu_ic_tag\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_tag_module:nios_interrupt_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_tag_module:nios_interrupt_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_vkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347604628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347604628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_tag_module:nios_interrupt_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_ic_tag_module:nios_interrupt_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_bht_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_bht_module:nios_interrupt_nios2_gen2_0_cpu_bht " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_bht_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_bht_module:nios_interrupt_nios2_gen2_0_cpu_bht\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_bht" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_bht_module:nios_interrupt_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_bht_module:nios_interrupt_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347604795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347604795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_bht_module:nios_interrupt_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_bht_module:nios_interrupt_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347604909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347604999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347604999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module:nios_interrupt_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 8234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_mult_cell nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 8819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347605270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347605270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347605990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347606938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347607008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_dc_tag_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_tag_module:nios_interrupt_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_tag_module:nios_interrupt_nios2_gen2_0_cpu_dc_tag\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_tag_module:nios_interrupt_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_tag_module:nios_interrupt_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqb1 " "Found entity 1: altsyncram_pqb1" {  } { { "db/altsyncram_pqb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_pqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347609651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347609651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqb1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_tag_module:nios_interrupt_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pqb1:auto_generated " "Elaborating entity \"altsyncram_pqb1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_tag_module:nios_interrupt_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_dc_data_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_data_module:nios_interrupt_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_data_module:nios_interrupt_nios2_gen2_0_cpu_dc_data\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 9307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_data_module:nios_interrupt_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_data_module:nios_interrupt_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347609846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347609846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_data_module:nios_interrupt_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_data_module:nios_interrupt_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_dc_victim_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_victim_module:nios_interrupt_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_victim_module:nios_interrupt_nios2_gen2_0_cpu_dc_victim\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 9419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_victim_module:nios_interrupt_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_victim_module:nios_interrupt_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347609963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347610051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347610051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_victim_module:nios_interrupt_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_dc_victim_module:nios_interrupt_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 10250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_interrupt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_interrupt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347610999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\|nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\|nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\|nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\|nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347611275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347611275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\|nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem:the_nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem\|nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci\|nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_interrupt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_onchip_memory2_0 nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_interrupt_onchip_memory2_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/nios_interrupt.vhd" "onchip_memory2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/nios_interrupt_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_interrupt_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_interrupt_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12500 " "Parameter \"maximum_depth\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12500 " "Parameter \"numwords_a\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347611681 ""}  } { { "synthesis/submodules/nios_interrupt_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540347611681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_7bh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347611766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347611766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7bh1:auto_generated " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7bh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347611772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347612294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347612294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7bh1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7bh1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_7bh1.tdf" "decode3" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_7bh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347612384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347612384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7bh1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7bh1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_7bh1.tdf" "mux2" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/altsyncram_7bh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_sysid_qsys_0 nios_interrupt:u0\|nios_interrupt_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_interrupt_sysid_qsys_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesis/nios_interrupt.vhd" "sysid_qsys_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_timer_0 nios_interrupt:u0\|nios_interrupt_timer_0:timer_0 " "Elaborating entity \"nios_interrupt_timer_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_timer_0:timer_0\"" {  } { { "synthesis/nios_interrupt.vhd" "timer_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_interrupt_mm_interconnect_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesis/nios_interrupt.vhd" "mm_interconnect_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347612995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pioa_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pioa_s1_translator\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "pioa_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router:router " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router:router\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "router" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_default_decode nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router:router\|nios_interrupt_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router:router\|nios_interrupt_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_001 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_001\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_001:router_001\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "router_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_001_default_decode nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_001:router_001\|nios_interrupt_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_001:router_001\|nios_interrupt_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_002 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_002\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "router_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_002_default_decode nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_002:router_002\|nios_interrupt_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_002:router_002\|nios_interrupt_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_004 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_004\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_004:router_004\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "router_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_router_004_default_decode nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_004:router_004\|nios_interrupt_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_interrupt_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_router_004:router_004\|nios_interrupt_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_cmd_demux nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_interrupt_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_cmd_demux_001 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_cmd_mux nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_interrupt_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_cmd_mux_002 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_rsp_demux nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_interrupt_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_rsp_demux_002 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_rsp_mux nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_interrupt_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_rsp_mux_001 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_avalon_st_adapter nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_interrupt_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_mm_interconnect_0:mm_interconnect_0\|nios_interrupt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_interrupt_irq_mapper nios_interrupt:u0\|nios_interrupt_irq_mapper:irq_mapper " "Elaborating entity \"nios_interrupt_irq_mapper\" for hierarchy \"nios_interrupt:u0\|nios_interrupt_irq_mapper:irq_mapper\"" {  } { { "synthesis/nios_interrupt.vhd" "irq_mapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347613997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_interrupt:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_interrupt:u0\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/nios_interrupt.vhd" "rst_controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347614009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_interrupt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_interrupt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347614024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_interrupt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_interrupt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347614039 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1540347615229 "|nios_interrupt_de10|nios_interrupt:u0|nios_interrupt_nios2_gen2_0:nios2_gen2_0|nios_interrupt_nios2_gen2_0_cpu:cpu|nios_interrupt_nios2_gen2_0_cpu_nios2_oci:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci|nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540347616149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.23.21:20:20 Progress: Loading sldc8fe7a70/alt_sld_fab_wrapper_hw.tcl " "2018.10.23.21:20:20 Progress: Loading sldc8fe7a70/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347620977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347623983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347624190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347626634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347626803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347626976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347627175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347627182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347627182 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540347627880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8fe7a70/alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347628162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347628277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347628289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347628365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628470 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347628470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347628558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347628558 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540347633689 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540347633689 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540347633689 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540347633689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347633812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633813 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540347633813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347633883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347633883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347633934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_interrupt:u0\|nios_interrupt_nios2_gen2_0:nios2_gen2_0\|nios_interrupt_nios2_gen2_0_cpu:cpu\|nios_interrupt_nios2_gen2_0_cpu_mult_cell:the_nios_interrupt_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540347633935 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540347633935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347634002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347634002 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1540347635262 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1540347635262 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1540347635314 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1540347635314 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1540347635314 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1540347635314 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1540347635314 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540347635341 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 352 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 7665 -1 0 } } { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 5917 -1 0 } } { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 7674 -1 0 } } { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 5836 -1 0 } } { "synthesis/submodules/nios_interrupt_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540347635542 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540347635542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347637888 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540347640845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347641120 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540347641528 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540347641528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347641749 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540347642227 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1540347642227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/output_files/nios_interrupt.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/output_files/nios_interrupt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347642799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540347646303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540347646303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4489 " "Implemented 4489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540347646841 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540347646841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4172 " "Implemented 4172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540347646841 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540347646841 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1540347646841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540347646841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540347646911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 21:20:46 2018 " "Processing ended: Tue Oct 23 21:20:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540347646911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540347646911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540347646911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347646911 ""}
