@online{openrisc,
	author	= {{OpenRISC Community}},
	title		= {Architecture},
	year		= {2025},
	url			= {https://openrisc.io/architecture},
	note		= {Consultado el 28 de mayo de 2025}
}

@techreport{geneology,
	author				= {Tony Chen and David A. Patterson},
	title					= {RISC-V Geneology},
	institution 	= {University of California at Berkeley},
	number 				= {UCB/EECS-2016-6},
	year					= {2016},
	pages 				= {2},
	url						= {https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.pdf},
	note					= {Accedido el 28 de mayo de 2025},
}

@online{partners,
	author	= {{RISC-V International}},
	title		= {RISC-V Landscape: Members},
	year		= {2025},
	url			= {https://riscv.landscape2.io/?group=members},
	note		= {Consultado el 28 de mayo de 2025}
}

@inproceedings{chiselEECS,
  title			= {Chisel: constructing hardware in a scala embedded language},
  author		= {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi{\v{z}}ienis, Rimas and Wawrzynek, John and Asanovi{\'c}, Krste},
  booktitle	= {Proceedings of the 49th annual design automation conference},
  pages			= {1216--1225},
  year			= {2012},
	url				= {https://dl.acm.org/doi/abs/10.1145/2228360.2228584},
	note 			= {Consultado el 11 de julio de 2025}
}

@online{scalaSurvey,
	author	= {{VirtusLab}},
	title		= {Scala Survey Results 2023},
	year		= {2023},
	url			= {https://scalasurvey2023.virtuslab.com/},
	note		= {Consultado el 11 de julio de 2025}
}

@article{IEEE1364,
  author		= {},
  journal		= {IEEE Std 1364-1995}, 
  title			= {IEEE Standard Hardware Description Language Based on the Verilog(R) Hardware Description Language}, 
  year			= {1996},
  volume		= {},
  number		= {},
  pages			= {207-218},
  keywords	= {Hardware design languages;computer;computer languages;electronic systems;digital systems;hardware design;hardware description language;HDL;programming language;language interface;PLI;verilog HDL;verilog PLI},
  doi				= {10.1109/IEEESTD.1996.81542},
	note			= {Consultado el 13 de julio de 2025}
}
