#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000012c9026f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000012c90374230_0 .net "PC", 31 0, v0000012c902a6990_0;  1 drivers
v0000012c90372750_0 .var "clk", 0 0;
v0000012c90373290_0 .net "clkout", 0 0, L_0000012c90375cd0;  1 drivers
v0000012c903742d0_0 .net "cycles_consumed", 31 0, v0000012c903738d0_0;  1 drivers
v0000012c903733d0_0 .var "rst", 0 0;
S_0000012c90215d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000012c9026f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000012c90282030 .param/l "RType" 0 4 2, C4<000000>;
P_0000012c90282068 .param/l "add" 0 4 5, C4<100000>;
P_0000012c902820a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000012c902820d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000012c90282110 .param/l "and_" 0 4 5, C4<100100>;
P_0000012c90282148 .param/l "andi" 0 4 8, C4<001100>;
P_0000012c90282180 .param/l "beq" 0 4 10, C4<000100>;
P_0000012c902821b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000012c902821f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012c90282228 .param/l "j" 0 4 12, C4<000010>;
P_0000012c90282260 .param/l "jal" 0 4 12, C4<000011>;
P_0000012c90282298 .param/l "jr" 0 4 6, C4<001000>;
P_0000012c902822d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000012c90282308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012c90282340 .param/l "or_" 0 4 5, C4<100101>;
P_0000012c90282378 .param/l "ori" 0 4 8, C4<001101>;
P_0000012c902823b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012c902823e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000012c90282420 .param/l "slt" 0 4 5, C4<101010>;
P_0000012c90282458 .param/l "slti" 0 4 8, C4<101010>;
P_0000012c90282490 .param/l "srl" 0 4 6, C4<000010>;
P_0000012c902824c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000012c90282500 .param/l "subu" 0 4 5, C4<100011>;
P_0000012c90282538 .param/l "sw" 0 4 8, C4<101011>;
P_0000012c90282570 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012c902825a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000012c90375790 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c903755d0 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c903752c0 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c903758e0 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c903753a0 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c90375c60 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c90374ed0 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c903756b0 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c90375cd0 .functor OR 1, v0000012c90372750_0, v0000012c9027a7f0_0, C4<0>, C4<0>;
L_0000012c90375330 .functor OR 1, L_0000012c903bf250, L_0000012c903bef30, C4<0>, C4<0>;
L_0000012c90375800 .functor AND 1, L_0000012c903bf1b0, L_0000012c903bed50, C4<1>, C4<1>;
L_0000012c90375480 .functor NOT 1, v0000012c903733d0_0, C4<0>, C4<0>, C4<0>;
L_0000012c90375560 .functor OR 1, L_0000012c903bf6b0, L_0000012c903bfc50, C4<0>, C4<0>;
L_0000012c90375d40 .functor OR 1, L_0000012c90375560, L_0000012c903bf750, C4<0>, C4<0>;
L_0000012c90375640 .functor OR 1, L_0000012c903be170, L_0000012c903d5960, C4<0>, C4<0>;
L_0000012c903759c0 .functor AND 1, L_0000012c903be030, L_0000012c90375640, C4<1>, C4<1>;
L_0000012c90375a30 .functor OR 1, L_0000012c903d4740, L_0000012c903d47e0, C4<0>, C4<0>;
L_0000012c90375aa0 .functor AND 1, L_0000012c903d5b40, L_0000012c90375a30, C4<1>, C4<1>;
L_0000012c90375b10 .functor NOT 1, L_0000012c90375cd0, C4<0>, C4<0>, C4<0>;
v0000012c902a7890_0 .net "ALUOp", 3 0, v0000012c9027ad90_0;  1 drivers
v0000012c902a7c50_0 .net "ALUResult", 31 0, v0000012c902a68f0_0;  1 drivers
v0000012c902a80b0_0 .net "ALUSrc", 0 0, v0000012c902792b0_0;  1 drivers
v0000012c902ad5a0_0 .net "ALUin2", 31 0, L_0000012c903d46a0;  1 drivers
v0000012c902adbe0_0 .net "MemReadEn", 0 0, v0000012c902795d0_0;  1 drivers
v0000012c902ae0e0_0 .net "MemWriteEn", 0 0, v0000012c90279e90_0;  1 drivers
v0000012c902ad780_0 .net "MemtoReg", 0 0, v0000012c9027aed0_0;  1 drivers
v0000012c902ae040_0 .net "PC", 31 0, v0000012c902a6990_0;  alias, 1 drivers
v0000012c902ae4a0_0 .net "PCPlus1", 31 0, L_0000012c903beb70;  1 drivers
v0000012c902addc0_0 .net "PCsrc", 0 0, v0000012c902a6ad0_0;  1 drivers
v0000012c902ada00_0 .net "RegDst", 0 0, v0000012c90279df0_0;  1 drivers
v0000012c902ad6e0_0 .net "RegWriteEn", 0 0, v0000012c9027a6b0_0;  1 drivers
v0000012c902ae540_0 .net "WriteRegister", 4 0, L_0000012c903be530;  1 drivers
v0000012c902ae7c0_0 .net *"_ivl_0", 0 0, L_0000012c90375790;  1 drivers
L_0000012c90375ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012c902ad8c0_0 .net/2u *"_ivl_10", 4 0, L_0000012c90375ee0;  1 drivers
L_0000012c903762d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902ae720_0 .net *"_ivl_101", 15 0, L_0000012c903762d0;  1 drivers
v0000012c902ad320_0 .net *"_ivl_102", 31 0, L_0000012c903be710;  1 drivers
L_0000012c90376318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902ad0a0_0 .net *"_ivl_105", 25 0, L_0000012c90376318;  1 drivers
L_0000012c90376360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902ae180_0 .net/2u *"_ivl_106", 31 0, L_0000012c90376360;  1 drivers
v0000012c902ad3c0_0 .net *"_ivl_108", 0 0, L_0000012c903bf1b0;  1 drivers
L_0000012c903763a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000012c902ad460_0 .net/2u *"_ivl_110", 5 0, L_0000012c903763a8;  1 drivers
v0000012c902ad960_0 .net *"_ivl_112", 0 0, L_0000012c903bed50;  1 drivers
v0000012c902ad140_0 .net *"_ivl_115", 0 0, L_0000012c90375800;  1 drivers
v0000012c902adc80_0 .net *"_ivl_116", 47 0, L_0000012c903becb0;  1 drivers
L_0000012c903763f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902adfa0_0 .net *"_ivl_119", 15 0, L_0000012c903763f0;  1 drivers
L_0000012c90375f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c902ae2c0_0 .net/2u *"_ivl_12", 5 0, L_0000012c90375f28;  1 drivers
v0000012c902ad1e0_0 .net *"_ivl_120", 47 0, L_0000012c903bfb10;  1 drivers
L_0000012c90376438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902adaa0_0 .net *"_ivl_123", 15 0, L_0000012c90376438;  1 drivers
v0000012c902adb40_0 .net *"_ivl_125", 0 0, L_0000012c903bdef0;  1 drivers
v0000012c902ad280_0 .net *"_ivl_126", 31 0, L_0000012c903be8f0;  1 drivers
v0000012c902ad500_0 .net *"_ivl_128", 47 0, L_0000012c903bead0;  1 drivers
v0000012c902acb00_0 .net *"_ivl_130", 47 0, L_0000012c903be2b0;  1 drivers
v0000012c902ae220_0 .net *"_ivl_132", 47 0, L_0000012c903bf390;  1 drivers
v0000012c902ad640_0 .net *"_ivl_134", 47 0, L_0000012c903bf4d0;  1 drivers
v0000012c902acd80_0 .net *"_ivl_14", 0 0, L_0000012c90372cf0;  1 drivers
v0000012c902ade60_0 .net *"_ivl_140", 0 0, L_0000012c90375480;  1 drivers
L_0000012c903764c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902ad000_0 .net/2u *"_ivl_142", 31 0, L_0000012c903764c8;  1 drivers
L_0000012c903765a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000012c902add20_0 .net/2u *"_ivl_146", 5 0, L_0000012c903765a0;  1 drivers
v0000012c902ae400_0 .net *"_ivl_148", 0 0, L_0000012c903bf6b0;  1 drivers
L_0000012c903765e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000012c902ae5e0_0 .net/2u *"_ivl_150", 5 0, L_0000012c903765e8;  1 drivers
v0000012c902adf00_0 .net *"_ivl_152", 0 0, L_0000012c903bfc50;  1 drivers
v0000012c902ad820_0 .net *"_ivl_155", 0 0, L_0000012c90375560;  1 drivers
L_0000012c90376630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000012c902ae360_0 .net/2u *"_ivl_156", 5 0, L_0000012c90376630;  1 drivers
v0000012c902ae680_0 .net *"_ivl_158", 0 0, L_0000012c903bf750;  1 drivers
L_0000012c90375f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000012c902ac920_0 .net/2u *"_ivl_16", 4 0, L_0000012c90375f70;  1 drivers
v0000012c902ac9c0_0 .net *"_ivl_161", 0 0, L_0000012c90375d40;  1 drivers
L_0000012c90376678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902aca60_0 .net/2u *"_ivl_162", 15 0, L_0000012c90376678;  1 drivers
v0000012c902acba0_0 .net *"_ivl_164", 31 0, L_0000012c903bdf90;  1 drivers
v0000012c902acc40_0 .net *"_ivl_167", 0 0, L_0000012c903bf890;  1 drivers
v0000012c902acce0_0 .net *"_ivl_168", 15 0, L_0000012c903be5d0;  1 drivers
v0000012c902ace20_0 .net *"_ivl_170", 31 0, L_0000012c903bf930;  1 drivers
v0000012c902acec0_0 .net *"_ivl_174", 31 0, L_0000012c903be210;  1 drivers
L_0000012c903766c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902acf60_0 .net *"_ivl_177", 25 0, L_0000012c903766c0;  1 drivers
L_0000012c90376708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90371b40_0 .net/2u *"_ivl_178", 31 0, L_0000012c90376708;  1 drivers
v0000012c90371aa0_0 .net *"_ivl_180", 0 0, L_0000012c903be030;  1 drivers
L_0000012c90376750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c90370880_0 .net/2u *"_ivl_182", 5 0, L_0000012c90376750;  1 drivers
v0000012c903713c0_0 .net *"_ivl_184", 0 0, L_0000012c903be170;  1 drivers
L_0000012c90376798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012c903706a0_0 .net/2u *"_ivl_186", 5 0, L_0000012c90376798;  1 drivers
v0000012c90371140_0 .net *"_ivl_188", 0 0, L_0000012c903d5960;  1 drivers
v0000012c90371820_0 .net *"_ivl_19", 4 0, L_0000012c903727f0;  1 drivers
v0000012c90370740_0 .net *"_ivl_191", 0 0, L_0000012c90375640;  1 drivers
v0000012c903709c0_0 .net *"_ivl_193", 0 0, L_0000012c903759c0;  1 drivers
L_0000012c903767e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c90371460_0 .net/2u *"_ivl_194", 5 0, L_0000012c903767e0;  1 drivers
v0000012c90370a60_0 .net *"_ivl_196", 0 0, L_0000012c903d3fc0;  1 drivers
L_0000012c90376828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012c90370ce0_0 .net/2u *"_ivl_198", 31 0, L_0000012c90376828;  1 drivers
L_0000012c90375e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c90372400_0 .net/2u *"_ivl_2", 5 0, L_0000012c90375e98;  1 drivers
v0000012c903715a0_0 .net *"_ivl_20", 4 0, L_0000012c903729d0;  1 drivers
v0000012c90371c80_0 .net *"_ivl_200", 31 0, L_0000012c903d5a00;  1 drivers
v0000012c903711e0_0 .net *"_ivl_204", 31 0, L_0000012c903d4ce0;  1 drivers
L_0000012c90376870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90371d20_0 .net *"_ivl_207", 25 0, L_0000012c90376870;  1 drivers
L_0000012c903768b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90370b00_0 .net/2u *"_ivl_208", 31 0, L_0000012c903768b8;  1 drivers
v0000012c903710a0_0 .net *"_ivl_210", 0 0, L_0000012c903d5b40;  1 drivers
L_0000012c90376900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c90371dc0_0 .net/2u *"_ivl_212", 5 0, L_0000012c90376900;  1 drivers
v0000012c90370ba0_0 .net *"_ivl_214", 0 0, L_0000012c903d4740;  1 drivers
L_0000012c90376948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012c90371e60_0 .net/2u *"_ivl_216", 5 0, L_0000012c90376948;  1 drivers
v0000012c90371960_0 .net *"_ivl_218", 0 0, L_0000012c903d47e0;  1 drivers
v0000012c90371a00_0 .net *"_ivl_221", 0 0, L_0000012c90375a30;  1 drivers
v0000012c903724a0_0 .net *"_ivl_223", 0 0, L_0000012c90375aa0;  1 drivers
L_0000012c90376990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c90370ec0_0 .net/2u *"_ivl_224", 5 0, L_0000012c90376990;  1 drivers
v0000012c90370920_0 .net *"_ivl_226", 0 0, L_0000012c903d4ba0;  1 drivers
v0000012c90370d80_0 .net *"_ivl_228", 31 0, L_0000012c903d5640;  1 drivers
v0000012c90371be0_0 .net *"_ivl_24", 0 0, L_0000012c903752c0;  1 drivers
L_0000012c90375fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012c90371f00_0 .net/2u *"_ivl_26", 4 0, L_0000012c90375fb8;  1 drivers
v0000012c90370f60_0 .net *"_ivl_29", 4 0, L_0000012c90372b10;  1 drivers
v0000012c903720e0_0 .net *"_ivl_32", 0 0, L_0000012c903758e0;  1 drivers
L_0000012c90376000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012c90370c40_0 .net/2u *"_ivl_34", 4 0, L_0000012c90376000;  1 drivers
v0000012c90372220_0 .net *"_ivl_37", 4 0, L_0000012c90372e30;  1 drivers
v0000012c903716e0_0 .net *"_ivl_40", 0 0, L_0000012c903753a0;  1 drivers
L_0000012c90376048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90370e20_0 .net/2u *"_ivl_42", 15 0, L_0000012c90376048;  1 drivers
v0000012c90371320_0 .net *"_ivl_45", 15 0, L_0000012c903bfa70;  1 drivers
v0000012c90371500_0 .net *"_ivl_48", 0 0, L_0000012c90375c60;  1 drivers
v0000012c90371fa0_0 .net *"_ivl_5", 5 0, L_0000012c90374370;  1 drivers
L_0000012c90376090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90371640_0 .net/2u *"_ivl_50", 36 0, L_0000012c90376090;  1 drivers
L_0000012c903760d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90372040_0 .net/2u *"_ivl_52", 31 0, L_0000012c903760d8;  1 drivers
v0000012c90372360_0 .net *"_ivl_55", 4 0, L_0000012c903be3f0;  1 drivers
v0000012c903722c0_0 .net *"_ivl_56", 36 0, L_0000012c903bea30;  1 drivers
v0000012c903718c0_0 .net *"_ivl_58", 36 0, L_0000012c903bfcf0;  1 drivers
v0000012c90371000_0 .net *"_ivl_62", 0 0, L_0000012c90374ed0;  1 drivers
L_0000012c90376120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c90371780_0 .net/2u *"_ivl_64", 5 0, L_0000012c90376120;  1 drivers
v0000012c903707e0_0 .net *"_ivl_67", 5 0, L_0000012c903befd0;  1 drivers
v0000012c90372180_0 .net *"_ivl_70", 0 0, L_0000012c903756b0;  1 drivers
L_0000012c90376168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90371280_0 .net/2u *"_ivl_72", 57 0, L_0000012c90376168;  1 drivers
L_0000012c903761b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c90372540_0 .net/2u *"_ivl_74", 31 0, L_0000012c903761b0;  1 drivers
v0000012c90373970_0 .net *"_ivl_77", 25 0, L_0000012c903bf570;  1 drivers
v0000012c90374550_0 .net *"_ivl_78", 57 0, L_0000012c903bee90;  1 drivers
v0000012c90373bf0_0 .net *"_ivl_8", 0 0, L_0000012c903755d0;  1 drivers
v0000012c90372c50_0 .net *"_ivl_80", 57 0, L_0000012c903be990;  1 drivers
L_0000012c903761f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012c90373b50_0 .net/2u *"_ivl_84", 31 0, L_0000012c903761f8;  1 drivers
L_0000012c90376240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c90372ed0_0 .net/2u *"_ivl_88", 5 0, L_0000012c90376240;  1 drivers
v0000012c90373510_0 .net *"_ivl_90", 0 0, L_0000012c903bf250;  1 drivers
L_0000012c90376288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012c90373150_0 .net/2u *"_ivl_92", 5 0, L_0000012c90376288;  1 drivers
v0000012c90372890_0 .net *"_ivl_94", 0 0, L_0000012c903bef30;  1 drivers
v0000012c90373650_0 .net *"_ivl_97", 0 0, L_0000012c90375330;  1 drivers
v0000012c90373a10_0 .net *"_ivl_98", 47 0, L_0000012c903bf2f0;  1 drivers
v0000012c90373d30_0 .net "adderResult", 31 0, L_0000012c903bf430;  1 drivers
v0000012c90373c90_0 .net "address", 31 0, L_0000012c903bf070;  1 drivers
v0000012c90373830_0 .net "clk", 0 0, L_0000012c90375cd0;  alias, 1 drivers
v0000012c903738d0_0 .var "cycles_consumed", 31 0;
v0000012c903730b0_0 .net "extImm", 31 0, L_0000012c903bf9d0;  1 drivers
v0000012c90373e70_0 .net "funct", 5 0, L_0000012c903bfd90;  1 drivers
v0000012c90372bb0_0 .net "hlt", 0 0, v0000012c9027a7f0_0;  1 drivers
v0000012c90372930_0 .net "imm", 15 0, L_0000012c903bec10;  1 drivers
v0000012c903726b0_0 .net "immediate", 31 0, L_0000012c903d55a0;  1 drivers
v0000012c90373ab0_0 .net "input_clk", 0 0, v0000012c90372750_0;  1 drivers
v0000012c903736f0_0 .net "instruction", 31 0, L_0000012c903bf110;  1 drivers
v0000012c90373010_0 .net "memoryReadData", 31 0, v0000012c902a7cf0_0;  1 drivers
v0000012c90373470_0 .net "nextPC", 31 0, L_0000012c903bedf0;  1 drivers
v0000012c90373dd0_0 .net "opcode", 5 0, L_0000012c903744b0;  1 drivers
v0000012c903731f0_0 .net "rd", 4 0, L_0000012c90372a70;  1 drivers
v0000012c90372f70_0 .net "readData1", 31 0, L_0000012c90375870;  1 drivers
v0000012c90373f10_0 .net "readData1_w", 31 0, L_0000012c903d4d80;  1 drivers
v0000012c903740f0_0 .net "readData2", 31 0, L_0000012c90375720;  1 drivers
v0000012c90373fb0_0 .net "rs", 4 0, L_0000012c90372d90;  1 drivers
v0000012c903735b0_0 .net "rst", 0 0, v0000012c903733d0_0;  1 drivers
v0000012c90374410_0 .net "rt", 4 0, L_0000012c903be850;  1 drivers
v0000012c90374050_0 .net "shamt", 31 0, L_0000012c903bf7f0;  1 drivers
v0000012c90373330_0 .net "wire_instruction", 31 0, L_0000012c90375410;  1 drivers
v0000012c90373790_0 .net "writeData", 31 0, L_0000012c903d42e0;  1 drivers
v0000012c90374190_0 .net "zero", 0 0, L_0000012c903d56e0;  1 drivers
L_0000012c90374370 .part L_0000012c903bf110, 26, 6;
L_0000012c903744b0 .functor MUXZ 6, L_0000012c90374370, L_0000012c90375e98, L_0000012c90375790, C4<>;
L_0000012c90372cf0 .cmp/eq 6, L_0000012c903744b0, L_0000012c90375f28;
L_0000012c903727f0 .part L_0000012c903bf110, 11, 5;
L_0000012c903729d0 .functor MUXZ 5, L_0000012c903727f0, L_0000012c90375f70, L_0000012c90372cf0, C4<>;
L_0000012c90372a70 .functor MUXZ 5, L_0000012c903729d0, L_0000012c90375ee0, L_0000012c903755d0, C4<>;
L_0000012c90372b10 .part L_0000012c903bf110, 21, 5;
L_0000012c90372d90 .functor MUXZ 5, L_0000012c90372b10, L_0000012c90375fb8, L_0000012c903752c0, C4<>;
L_0000012c90372e30 .part L_0000012c903bf110, 16, 5;
L_0000012c903be850 .functor MUXZ 5, L_0000012c90372e30, L_0000012c90376000, L_0000012c903758e0, C4<>;
L_0000012c903bfa70 .part L_0000012c903bf110, 0, 16;
L_0000012c903bec10 .functor MUXZ 16, L_0000012c903bfa70, L_0000012c90376048, L_0000012c903753a0, C4<>;
L_0000012c903be3f0 .part L_0000012c903bf110, 6, 5;
L_0000012c903bea30 .concat [ 5 32 0 0], L_0000012c903be3f0, L_0000012c903760d8;
L_0000012c903bfcf0 .functor MUXZ 37, L_0000012c903bea30, L_0000012c90376090, L_0000012c90375c60, C4<>;
L_0000012c903bf7f0 .part L_0000012c903bfcf0, 0, 32;
L_0000012c903befd0 .part L_0000012c903bf110, 0, 6;
L_0000012c903bfd90 .functor MUXZ 6, L_0000012c903befd0, L_0000012c90376120, L_0000012c90374ed0, C4<>;
L_0000012c903bf570 .part L_0000012c903bf110, 0, 26;
L_0000012c903bee90 .concat [ 26 32 0 0], L_0000012c903bf570, L_0000012c903761b0;
L_0000012c903be990 .functor MUXZ 58, L_0000012c903bee90, L_0000012c90376168, L_0000012c903756b0, C4<>;
L_0000012c903bf070 .part L_0000012c903be990, 0, 32;
L_0000012c903beb70 .arith/sum 32, v0000012c902a6990_0, L_0000012c903761f8;
L_0000012c903bf250 .cmp/eq 6, L_0000012c903744b0, L_0000012c90376240;
L_0000012c903bef30 .cmp/eq 6, L_0000012c903744b0, L_0000012c90376288;
L_0000012c903bf2f0 .concat [ 32 16 0 0], L_0000012c903bf070, L_0000012c903762d0;
L_0000012c903be710 .concat [ 6 26 0 0], L_0000012c903744b0, L_0000012c90376318;
L_0000012c903bf1b0 .cmp/eq 32, L_0000012c903be710, L_0000012c90376360;
L_0000012c903bed50 .cmp/eq 6, L_0000012c903bfd90, L_0000012c903763a8;
L_0000012c903becb0 .concat [ 32 16 0 0], L_0000012c90375870, L_0000012c903763f0;
L_0000012c903bfb10 .concat [ 32 16 0 0], v0000012c902a6990_0, L_0000012c90376438;
L_0000012c903bdef0 .part L_0000012c903bec10, 15, 1;
LS_0000012c903be8f0_0_0 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_4 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_8 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_12 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_16 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_20 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_24 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_0_28 .concat [ 1 1 1 1], L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0, L_0000012c903bdef0;
LS_0000012c903be8f0_1_0 .concat [ 4 4 4 4], LS_0000012c903be8f0_0_0, LS_0000012c903be8f0_0_4, LS_0000012c903be8f0_0_8, LS_0000012c903be8f0_0_12;
LS_0000012c903be8f0_1_4 .concat [ 4 4 4 4], LS_0000012c903be8f0_0_16, LS_0000012c903be8f0_0_20, LS_0000012c903be8f0_0_24, LS_0000012c903be8f0_0_28;
L_0000012c903be8f0 .concat [ 16 16 0 0], LS_0000012c903be8f0_1_0, LS_0000012c903be8f0_1_4;
L_0000012c903bead0 .concat [ 16 32 0 0], L_0000012c903bec10, L_0000012c903be8f0;
L_0000012c903be2b0 .arith/sum 48, L_0000012c903bfb10, L_0000012c903bead0;
L_0000012c903bf390 .functor MUXZ 48, L_0000012c903be2b0, L_0000012c903becb0, L_0000012c90375800, C4<>;
L_0000012c903bf4d0 .functor MUXZ 48, L_0000012c903bf390, L_0000012c903bf2f0, L_0000012c90375330, C4<>;
L_0000012c903bf430 .part L_0000012c903bf4d0, 0, 32;
L_0000012c903bedf0 .functor MUXZ 32, L_0000012c903beb70, L_0000012c903bf430, v0000012c902a6ad0_0, C4<>;
L_0000012c903bf110 .functor MUXZ 32, L_0000012c90375410, L_0000012c903764c8, L_0000012c90375480, C4<>;
L_0000012c903bf6b0 .cmp/eq 6, L_0000012c903744b0, L_0000012c903765a0;
L_0000012c903bfc50 .cmp/eq 6, L_0000012c903744b0, L_0000012c903765e8;
L_0000012c903bf750 .cmp/eq 6, L_0000012c903744b0, L_0000012c90376630;
L_0000012c903bdf90 .concat [ 16 16 0 0], L_0000012c903bec10, L_0000012c90376678;
L_0000012c903bf890 .part L_0000012c903bec10, 15, 1;
LS_0000012c903be5d0_0_0 .concat [ 1 1 1 1], L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890;
LS_0000012c903be5d0_0_4 .concat [ 1 1 1 1], L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890;
LS_0000012c903be5d0_0_8 .concat [ 1 1 1 1], L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890;
LS_0000012c903be5d0_0_12 .concat [ 1 1 1 1], L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890, L_0000012c903bf890;
L_0000012c903be5d0 .concat [ 4 4 4 4], LS_0000012c903be5d0_0_0, LS_0000012c903be5d0_0_4, LS_0000012c903be5d0_0_8, LS_0000012c903be5d0_0_12;
L_0000012c903bf930 .concat [ 16 16 0 0], L_0000012c903bec10, L_0000012c903be5d0;
L_0000012c903bf9d0 .functor MUXZ 32, L_0000012c903bf930, L_0000012c903bdf90, L_0000012c90375d40, C4<>;
L_0000012c903be210 .concat [ 6 26 0 0], L_0000012c903744b0, L_0000012c903766c0;
L_0000012c903be030 .cmp/eq 32, L_0000012c903be210, L_0000012c90376708;
L_0000012c903be170 .cmp/eq 6, L_0000012c903bfd90, L_0000012c90376750;
L_0000012c903d5960 .cmp/eq 6, L_0000012c903bfd90, L_0000012c90376798;
L_0000012c903d3fc0 .cmp/eq 6, L_0000012c903744b0, L_0000012c903767e0;
L_0000012c903d5a00 .functor MUXZ 32, L_0000012c903bf9d0, L_0000012c90376828, L_0000012c903d3fc0, C4<>;
L_0000012c903d55a0 .functor MUXZ 32, L_0000012c903d5a00, L_0000012c903bf7f0, L_0000012c903759c0, C4<>;
L_0000012c903d4ce0 .concat [ 6 26 0 0], L_0000012c903744b0, L_0000012c90376870;
L_0000012c903d5b40 .cmp/eq 32, L_0000012c903d4ce0, L_0000012c903768b8;
L_0000012c903d4740 .cmp/eq 6, L_0000012c903bfd90, L_0000012c90376900;
L_0000012c903d47e0 .cmp/eq 6, L_0000012c903bfd90, L_0000012c90376948;
L_0000012c903d4ba0 .cmp/eq 6, L_0000012c903744b0, L_0000012c90376990;
L_0000012c903d5640 .functor MUXZ 32, L_0000012c90375870, v0000012c902a6990_0, L_0000012c903d4ba0, C4<>;
L_0000012c903d4d80 .functor MUXZ 32, L_0000012c903d5640, L_0000012c90375720, L_0000012c90375aa0, C4<>;
S_0000012c90215ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012c90266ee0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000012c90375950 .functor NOT 1, v0000012c902792b0_0, C4<0>, C4<0>, C4<0>;
v0000012c90279490_0 .net *"_ivl_0", 0 0, L_0000012c90375950;  1 drivers
v0000012c90279cb0_0 .net "in1", 31 0, L_0000012c90375720;  alias, 1 drivers
v0000012c9027a430_0 .net "in2", 31 0, L_0000012c903d55a0;  alias, 1 drivers
v0000012c90279d50_0 .net "out", 31 0, L_0000012c903d46a0;  alias, 1 drivers
v0000012c90279710_0 .net "s", 0 0, v0000012c902792b0_0;  alias, 1 drivers
L_0000012c903d46a0 .functor MUXZ 32, L_0000012c903d55a0, L_0000012c90375720, L_0000012c90375950, C4<>;
S_0000012c903369c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000012c902a52d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000012c902a5308 .param/l "add" 0 4 5, C4<100000>;
P_0000012c902a5340 .param/l "addi" 0 4 8, C4<001000>;
P_0000012c902a5378 .param/l "addu" 0 4 5, C4<100001>;
P_0000012c902a53b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000012c902a53e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000012c902a5420 .param/l "beq" 0 4 10, C4<000100>;
P_0000012c902a5458 .param/l "bne" 0 4 10, C4<000101>;
P_0000012c902a5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012c902a54c8 .param/l "j" 0 4 12, C4<000010>;
P_0000012c902a5500 .param/l "jal" 0 4 12, C4<000011>;
P_0000012c902a5538 .param/l "jr" 0 4 6, C4<001000>;
P_0000012c902a5570 .param/l "lw" 0 4 8, C4<100011>;
P_0000012c902a55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012c902a55e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000012c902a5618 .param/l "ori" 0 4 8, C4<001101>;
P_0000012c902a5650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012c902a5688 .param/l "sll" 0 4 6, C4<000000>;
P_0000012c902a56c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000012c902a56f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000012c902a5730 .param/l "srl" 0 4 6, C4<000010>;
P_0000012c902a5768 .param/l "sub" 0 4 5, C4<100010>;
P_0000012c902a57a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000012c902a57d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000012c902a5810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012c902a5848 .param/l "xori" 0 4 8, C4<001110>;
v0000012c9027ad90_0 .var "ALUOp", 3 0;
v0000012c902792b0_0 .var "ALUSrc", 0 0;
v0000012c902795d0_0 .var "MemReadEn", 0 0;
v0000012c90279e90_0 .var "MemWriteEn", 0 0;
v0000012c9027aed0_0 .var "MemtoReg", 0 0;
v0000012c90279df0_0 .var "RegDst", 0 0;
v0000012c9027a6b0_0 .var "RegWriteEn", 0 0;
v0000012c902797b0_0 .net "funct", 5 0, L_0000012c903bfd90;  alias, 1 drivers
v0000012c9027a7f0_0 .var "hlt", 0 0;
v0000012c9027a070_0 .net "opcode", 5 0, L_0000012c903744b0;  alias, 1 drivers
v0000012c9027a1b0_0 .net "rst", 0 0, v0000012c903733d0_0;  alias, 1 drivers
E_0000012c902665a0 .event anyedge, v0000012c9027a1b0_0, v0000012c9027a070_0, v0000012c902797b0_0;
S_0000012c90336b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000012c902665e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000012c90375410 .functor BUFZ 32, L_0000012c903be490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012c9027a4d0_0 .net "Data_Out", 31 0, L_0000012c90375410;  alias, 1 drivers
v0000012c9027a610 .array "InstMem", 0 1023, 31 0;
v0000012c9027aa70_0 .net *"_ivl_0", 31 0, L_0000012c903be490;  1 drivers
v0000012c9027a750_0 .net *"_ivl_3", 9 0, L_0000012c903be7b0;  1 drivers
v0000012c90279030_0 .net *"_ivl_4", 11 0, L_0000012c903be670;  1 drivers
L_0000012c90376480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c9027a890_0 .net *"_ivl_7", 1 0, L_0000012c90376480;  1 drivers
v0000012c9027a930_0 .net "addr", 31 0, v0000012c902a6990_0;  alias, 1 drivers
v0000012c9027ab10_0 .var/i "i", 31 0;
L_0000012c903be490 .array/port v0000012c9027a610, L_0000012c903be670;
L_0000012c903be7b0 .part v0000012c902a6990_0, 0, 10;
L_0000012c903be670 .concat [ 10 2 0 0], L_0000012c903be7b0, L_0000012c90376480;
S_0000012c90215400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000012c90375870 .functor BUFZ 32, L_0000012c903be350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012c90375720 .functor BUFZ 32, L_0000012c903be0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012c90279170_0 .net *"_ivl_0", 31 0, L_0000012c903be350;  1 drivers
v0000012c90279350_0 .net *"_ivl_10", 6 0, L_0000012c903bfbb0;  1 drivers
L_0000012c90376558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c90255340_0 .net *"_ivl_13", 1 0, L_0000012c90376558;  1 drivers
v0000012c90256ba0_0 .net *"_ivl_2", 6 0, L_0000012c903bf610;  1 drivers
L_0000012c90376510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c902a6fd0_0 .net *"_ivl_5", 1 0, L_0000012c90376510;  1 drivers
v0000012c902a79d0_0 .net *"_ivl_8", 31 0, L_0000012c903be0d0;  1 drivers
v0000012c902a7110_0 .net "clk", 0 0, L_0000012c90375cd0;  alias, 1 drivers
v0000012c902a8510_0 .var/i "i", 31 0;
v0000012c902a85b0_0 .net "readData1", 31 0, L_0000012c90375870;  alias, 1 drivers
v0000012c902a6c10_0 .net "readData2", 31 0, L_0000012c90375720;  alias, 1 drivers
v0000012c902a6e90_0 .net "readRegister1", 4 0, L_0000012c90372d90;  alias, 1 drivers
v0000012c902a7070_0 .net "readRegister2", 4 0, L_0000012c903be850;  alias, 1 drivers
v0000012c902a83d0 .array "registers", 31 0, 31 0;
v0000012c902a8470_0 .net "rst", 0 0, v0000012c903733d0_0;  alias, 1 drivers
v0000012c902a76b0_0 .net "we", 0 0, v0000012c9027a6b0_0;  alias, 1 drivers
v0000012c902a8150_0 .net "writeData", 31 0, L_0000012c903d42e0;  alias, 1 drivers
v0000012c902a7bb0_0 .net "writeRegister", 4 0, L_0000012c903be530;  alias, 1 drivers
E_0000012c902664e0/0 .event negedge, v0000012c9027a1b0_0;
E_0000012c902664e0/1 .event posedge, v0000012c902a7110_0;
E_0000012c902664e0 .event/or E_0000012c902664e0/0, E_0000012c902664e0/1;
L_0000012c903be350 .array/port v0000012c902a83d0, L_0000012c903bf610;
L_0000012c903bf610 .concat [ 5 2 0 0], L_0000012c90372d90, L_0000012c90376510;
L_0000012c903be0d0 .array/port v0000012c902a83d0, L_0000012c903bfbb0;
L_0000012c903bfbb0 .concat [ 5 2 0 0], L_0000012c903be850, L_0000012c90376558;
S_0000012c90215590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000012c90215400;
 .timescale 0 0;
v0000012c902790d0_0 .var/i "i", 31 0;
S_0000012c901ff7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000012c90266120 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000012c903754f0 .functor NOT 1, v0000012c90279df0_0, C4<0>, C4<0>, C4<0>;
v0000012c902a6df0_0 .net *"_ivl_0", 0 0, L_0000012c903754f0;  1 drivers
v0000012c902a8650_0 .net "in1", 4 0, L_0000012c903be850;  alias, 1 drivers
v0000012c902a7f70_0 .net "in2", 4 0, L_0000012c90372a70;  alias, 1 drivers
v0000012c902a71b0_0 .net "out", 4 0, L_0000012c903be530;  alias, 1 drivers
v0000012c902a7390_0 .net "s", 0 0, v0000012c90279df0_0;  alias, 1 drivers
L_0000012c903be530 .functor MUXZ 5, L_0000012c90372a70, L_0000012c903be850, L_0000012c903754f0, C4<>;
S_0000012c901ff930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012c90266c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000012c90375db0 .functor NOT 1, v0000012c9027aed0_0, C4<0>, C4<0>, C4<0>;
v0000012c902a6cb0_0 .net *"_ivl_0", 0 0, L_0000012c90375db0;  1 drivers
v0000012c902a7a70_0 .net "in1", 31 0, v0000012c902a68f0_0;  alias, 1 drivers
v0000012c902a7250_0 .net "in2", 31 0, v0000012c902a7cf0_0;  alias, 1 drivers
v0000012c902a8330_0 .net "out", 31 0, L_0000012c903d42e0;  alias, 1 drivers
v0000012c902a6b70_0 .net "s", 0 0, v0000012c9027aed0_0;  alias, 1 drivers
L_0000012c903d42e0 .functor MUXZ 32, v0000012c902a7cf0_0, v0000012c902a68f0_0, L_0000012c90375db0, C4<>;
S_0000012c90246240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000012c902463d0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000012c90246408 .param/l "AND" 0 9 12, C4<0010>;
P_0000012c90246440 .param/l "NOR" 0 9 12, C4<0101>;
P_0000012c90246478 .param/l "OR" 0 9 12, C4<0011>;
P_0000012c902464b0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000012c902464e8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000012c90246520 .param/l "SLT" 0 9 12, C4<0110>;
P_0000012c90246558 .param/l "SRL" 0 9 12, C4<1001>;
P_0000012c90246590 .param/l "SUB" 0 9 12, C4<0001>;
P_0000012c902465c8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000012c90246600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000012c90246638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000012c903769d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c902a7750_0 .net/2u *"_ivl_0", 31 0, L_0000012c903769d8;  1 drivers
v0000012c902a77f0_0 .net "opSel", 3 0, v0000012c9027ad90_0;  alias, 1 drivers
v0000012c902a7d90_0 .net "operand1", 31 0, L_0000012c903d4d80;  alias, 1 drivers
v0000012c902a7b10_0 .net "operand2", 31 0, L_0000012c903d46a0;  alias, 1 drivers
v0000012c902a68f0_0 .var "result", 31 0;
v0000012c902a7430_0 .net "zero", 0 0, L_0000012c903d56e0;  alias, 1 drivers
E_0000012c90266820 .event anyedge, v0000012c9027ad90_0, v0000012c902a7d90_0, v0000012c90279d50_0;
L_0000012c903d56e0 .cmp/eq 32, v0000012c902a68f0_0, L_0000012c903769d8;
S_0000012c9022d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000012c90370090 .param/l "RType" 0 4 2, C4<000000>;
P_0000012c903700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000012c90370100 .param/l "addi" 0 4 8, C4<001000>;
P_0000012c90370138 .param/l "addu" 0 4 5, C4<100001>;
P_0000012c90370170 .param/l "and_" 0 4 5, C4<100100>;
P_0000012c903701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000012c903701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012c90370218 .param/l "bne" 0 4 10, C4<000101>;
P_0000012c90370250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012c90370288 .param/l "j" 0 4 12, C4<000010>;
P_0000012c903702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000012c903702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000012c90370330 .param/l "lw" 0 4 8, C4<100011>;
P_0000012c90370368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012c903703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000012c903703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012c90370410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012c90370448 .param/l "sll" 0 4 6, C4<000000>;
P_0000012c90370480 .param/l "slt" 0 4 5, C4<101010>;
P_0000012c903704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000012c903704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000012c90370528 .param/l "sub" 0 4 5, C4<100010>;
P_0000012c90370560 .param/l "subu" 0 4 5, C4<100011>;
P_0000012c90370598 .param/l "sw" 0 4 8, C4<101011>;
P_0000012c903705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012c90370608 .param/l "xori" 0 4 8, C4<001110>;
v0000012c902a6ad0_0 .var "PCsrc", 0 0;
v0000012c902a81f0_0 .net "funct", 5 0, L_0000012c903bfd90;  alias, 1 drivers
v0000012c902a6d50_0 .net "opcode", 5 0, L_0000012c903744b0;  alias, 1 drivers
v0000012c902a6f30_0 .net "operand1", 31 0, L_0000012c90375870;  alias, 1 drivers
v0000012c902a72f0_0 .net "operand2", 31 0, L_0000012c903d46a0;  alias, 1 drivers
v0000012c902a86f0_0 .net "rst", 0 0, v0000012c903733d0_0;  alias, 1 drivers
E_0000012c902660e0/0 .event anyedge, v0000012c9027a1b0_0, v0000012c9027a070_0, v0000012c902a85b0_0, v0000012c90279d50_0;
E_0000012c902660e0/1 .event anyedge, v0000012c902797b0_0;
E_0000012c902660e0 .event/or E_0000012c902660e0/0, E_0000012c902660e0/1;
S_0000012c9022da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000012c902a74d0 .array "DataMem", 0 1023, 31 0;
v0000012c902a7930_0 .net "address", 31 0, v0000012c902a68f0_0;  alias, 1 drivers
v0000012c902a7570_0 .net "clock", 0 0, L_0000012c90375b10;  1 drivers
v0000012c902a7e30_0 .net "data", 31 0, L_0000012c90375720;  alias, 1 drivers
v0000012c902a7610_0 .var/i "i", 31 0;
v0000012c902a7cf0_0 .var "q", 31 0;
v0000012c902a8010_0 .net "rden", 0 0, v0000012c902795d0_0;  alias, 1 drivers
v0000012c902a8290_0 .net "wren", 0 0, v0000012c90279e90_0;  alias, 1 drivers
E_0000012c902668a0 .event posedge, v0000012c902a7570_0;
S_0000012c901f6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000012c90215d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000012c90266460 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000012c902a7ed0_0 .net "PCin", 31 0, L_0000012c903bedf0;  alias, 1 drivers
v0000012c902a6990_0 .var "PCout", 31 0;
v0000012c902a8790_0 .net "clk", 0 0, L_0000012c90375cd0;  alias, 1 drivers
v0000012c902a6a30_0 .net "rst", 0 0, v0000012c903733d0_0;  alias, 1 drivers
    .scope S_0000012c9022d8d0;
T_0 ;
    %wait E_0000012c902660e0;
    %load/vec4 v0000012c902a86f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012c902a6ad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012c902a6d50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000012c902a6f30_0;
    %load/vec4 v0000012c902a72f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000012c902a6d50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000012c902a6f30_0;
    %load/vec4 v0000012c902a72f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000012c902a6d50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000012c902a6d50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000012c902a6d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000012c902a81f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000012c902a6ad0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000012c901f6a50;
T_1 ;
    %wait E_0000012c902664e0;
    %load/vec4 v0000012c902a6a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000012c902a6990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012c902a7ed0_0;
    %assign/vec4 v0000012c902a6990_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012c90336b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c9027ab10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000012c9027ab10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012c9027ab10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %load/vec4 v0000012c9027ab10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c9027ab10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c9027a610, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000012c903369c0;
T_3 ;
    %wait E_0000012c902665a0;
    %load/vec4 v0000012c9027a1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000012c9027a7f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c90279e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c9027aed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c902795d0_0, 0;
    %assign/vec4 v0000012c90279df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000012c9027a7f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000012c9027ad90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000012c902792b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c9027a6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c90279e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c9027aed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c902795d0_0, 0, 1;
    %store/vec4 v0000012c90279df0_0, 0, 1;
    %load/vec4 v0000012c9027a070_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a7f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c90279df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %load/vec4 v0000012c902797b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c90279df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012c90279df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c9027aed0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c90279e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c902792b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c9027ad90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000012c90215400;
T_4 ;
    %wait E_0000012c902664e0;
    %fork t_1, S_0000012c90215590;
    %jmp t_0;
    .scope S_0000012c90215590;
t_1 ;
    %load/vec4 v0000012c902a8470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c902790d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000012c902790d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012c902790d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c902a83d0, 0, 4;
    %load/vec4 v0000012c902790d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c902790d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000012c902a76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000012c902a8150_0;
    %load/vec4 v0000012c902a7bb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c902a83d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c902a83d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000012c90215400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012c90215400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c902a8510_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000012c902a8510_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000012c902a8510_0;
    %ix/getv/s 4, v0000012c902a8510_0;
    %load/vec4a v0000012c902a83d0, 4;
    %ix/getv/s 4, v0000012c902a8510_0;
    %load/vec4a v0000012c902a83d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000012c902a8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c902a8510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000012c90246240;
T_6 ;
    %wait E_0000012c90266820;
    %load/vec4 v0000012c902a77f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %add;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %sub;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %and;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %or;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %xor;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %or;
    %inv;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000012c902a7d90_0;
    %load/vec4 v0000012c902a7b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000012c902a7b10_0;
    %load/vec4 v0000012c902a7d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000012c902a7d90_0;
    %ix/getv 4, v0000012c902a7b10_0;
    %shiftl 4;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000012c902a7d90_0;
    %ix/getv 4, v0000012c902a7b10_0;
    %shiftr 4;
    %assign/vec4 v0000012c902a68f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012c9022da60;
T_7 ;
    %wait E_0000012c902668a0;
    %load/vec4 v0000012c902a8010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000012c902a7930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000012c902a74d0, 4;
    %assign/vec4 v0000012c902a7cf0_0, 0;
T_7.0 ;
    %load/vec4 v0000012c902a8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000012c902a7e30_0;
    %ix/getv 3, v0000012c902a7930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c902a74d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012c9022da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c902a7610_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000012c902a7610_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012c902a7610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c902a74d0, 0, 4;
    %load/vec4 v0000012c902a7610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c902a7610_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000012c9022da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c902a7610_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000012c902a7610_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000012c902a7610_0;
    %load/vec4a v0000012c902a74d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000012c902a7610_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000012c902a7610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c902a7610_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000012c90215d40;
T_10 ;
    %wait E_0000012c902664e0;
    %load/vec4 v0000012c903735b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012c903738d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000012c903738d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000012c903738d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012c9026f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c90372750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c903733d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000012c9026f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000012c90372750_0;
    %inv;
    %assign/vec4 v0000012c90372750_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012c9026f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c903733d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c903733d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000012c903742d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
