// Seed: 1765146707
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_2 = id_3;
  assign id_2 = 1;
  string id_4;
  wire   id_5;
  id_6 :
  assert property (@(posedge 1'd0) 1)
  else;
  wire id_7;
  assign id_4 = "";
endmodule
module module_1 (
    input wand id_0
);
  uwire id_2 = 1'b0;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    input wire id_0
);
  assign id_2 = id_2;
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_2
  );
endmodule
