Quartus Prime Archive log --	D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/lab3ParPortAndTimers_tmp_archive.qarlog

Archive:	D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/lab3ParPortAndTimers_tmp_archive.qar
Date:		Wed Oct 11 15:08:59 2017
Quartus Prime		17.0.2 Build 602 07/19/2017 SJ Lite Edition

	=========== Files Selected: ===========
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/assignment_defaults.qdf
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/lab1GetStarted.qsf
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/lab3ParPortAndTimers.qpf
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/lab3ParPortAndTimers.qsf
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/myPIO_hw.tcl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/parPort.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/pins_all.tcl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/reader.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile.qsys
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile.sopcinfo
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_avalon_sc_fifo.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_avalon_st_clock_crosser.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_default_burst_converter.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_incr_burst_converter.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_address_alignment.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_arbitrator.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_burst_adapter.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_burst_adapter_new.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_master_agent.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_master_translator.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_reorder_memory.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_slave_agent.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_slave_translator.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_traffic_limiter.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_merlin_width_adapter.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_reset_controller.sdc
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_reset_controller.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_reset_synchronizer.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_std_synchronizer_nocut.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/altera_wrap_burst_converter.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/dFlipFlop.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/parPort.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/reader.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu.ocp
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu.sdc
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_bht_ram.mif
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_dc_tag_ram.mif
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_debug_slave_sysclk.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_debug_slave_tck.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_debug_slave_wrapper.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_ic_tag_ram.mif
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_mult_cell.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_ociram_default_contents.mif
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_rf_ram_a.mif
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_rf_ram_b.mif
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_CPU_cpu_test_bench.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_LEDs.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_SDRAM_ctrl.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_TCDM.hex
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_TCDM.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_TCIM.hex
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_TCIM.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_altpll_0.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_irq_mapper.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_jtag_uart.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_001.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_004.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_005.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_006.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_demux.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_demux_001.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_mux.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_mux_001.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_001.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_002.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_003.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_004.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_006.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_007.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_008.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_009.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_010.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_demux.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_demux_001.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_mux.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_mux_001.sv
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_1.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_mm_interconnect_2.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_onchip_data_memory.hex
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_onchip_data_memory.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_onchip_instruction_memory.hex
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_onchip_instruction_memory.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_onchip_memory2_0.hex
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_onchip_memory2_0.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_performance_counter_0.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_sysid.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/systemFile_timer_0.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/submodules/writer.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemFile.debuginfo
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemFile.qip
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemFile.regmap
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemFile.vhd
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemfile_rst_controller.vhd
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemfile_rst_controller_001.vhd
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/synthesis/systemfile_rst_controller_002.vhd
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile.bsf
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile.cmp
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile.html
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile.xml
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile_bb.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile_generation.rpt
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile_generation_previous.rpt
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile_inst.v
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/systemFile/systemFile_inst.vhd
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/testbench.vhdl
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/topLevelEntity.bdf
D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/writer.vhdl
	======= Total: 124 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Wed Oct 11 15:09:08 2017
Source archive file:	D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/lab3ParPortAndTimers_tmp_archive.qar
Archive was extracted into	D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/
		 - successfully.
