Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Sep 18 12:49:12 2022
| Host         : thule running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file hack_control_sets_placed.rpt
| Design       : hack
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |             350 |          184 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------+------------------+------------------+----------------+
|                  Clock Signal                 |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------+------------------+------------------+----------------+
| ~PS2Clk_IBUF_BUFG                             |                                              |                  |                1 |              1 |
|  mem/screen/nolabel_line36/pixel_reg_reg[0]_0 |                                              | btnC_IBUF        |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr_0[7]                  |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr_0[6]                  |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr[4]_i_1_n_0            |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr[3]_i_1_n_0            |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr[1]_i_1_n_0            |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr[0]_i_1_n_0            |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr[2]_i_1_n_0            |                  |                1 |              1 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/data_curr[5]_i_1_n_0            |                  |                1 |              1 |
|  clk_IBUF_BUFG                                |                                              |                  |                1 |              2 |
|  clk_IBUF_BUFG                                |                                              | btnC_IBUF        |                3 |              4 |
| ~PS2Clk_IBUF_BUFG                             | mem/keyboard/b                               |                  |                1 |              4 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[2]_rep__10_0[0]                    |                  |                2 |              8 |
|  CLK_25MHz_BUFG                               | cpu/E[0]                                     |                  |                4 |              8 |
|  mem/keyboard/flag                            | mem/keyboard/buffer[7]_i_1_n_0               |                  |                2 |              8 |
|  mem/keyboard/flag                            | mem/keyboard/data_pre_1                      |                  |                1 |              8 |
|  clk_IBUF_BUFG                                | mem/screen/nolabel_line36/v_count_reg0       | btnC_IBUF        |                2 |             10 |
|  clk_IBUF_BUFG                                | mem/screen/nolabel_line36/pixel_reg_reg[0]_0 | btnC_IBUF        |                5 |             10 |
|  mem/screen/nolabel_line36/pixel_reg_reg[0]_0 | mem/screen/nolabel_line36/E[0]               |                  |                4 |             13 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[2]_rep__11_0[0]                    |                  |               14 |             16 |
|  CLK_25MHz_BUFG                               | cpu/D_0                                      |                  |                9 |             16 |
|  CLK_25MHz_BUFG                               |                                              | btnC_IBUF        |                5 |             20 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_4                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_2                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_1                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_8                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_7                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_6                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_5                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_0                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_3                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_2                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_8                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_2                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_1                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_7                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_11                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_5                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_4                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_8                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_9                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_5                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_7                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_6                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_7                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_6                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_8                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_9                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_0                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_11                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_10                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_1                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_4                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_3                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_0                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_4                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[13]_0                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_7                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_9                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_2                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_3                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_5                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_2                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_10                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_13                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_11                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_1                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[8]_12                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_10                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_7                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_3                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[9]_6                               |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_15                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_14                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_13                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_12                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_6                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_5                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_4                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_0                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_9                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_1                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[11]_10                             |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[10]_3                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_6                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A_reg[12]_8                              |                  |               16 |             64 |
|  CLK_25MHz_BUFG                               | cpu/A[15]_i_1_n_0                            |                  |              139 |            261 |
+-----------------------------------------------+----------------------------------------------+------------------+------------------+----------------+


