

================================================================
== Vivado HLS Report for 'pool_1D54'
================================================================
* Date:           Fri Jan 14 01:37:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  443|  443|  443|  443|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  436|  436|        38|          1|          1|   400|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    957|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|    5007|   3732|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        0|      -|    1684|    512|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|    6691|   5404|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       6|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |pool_mul_64ns_32nbkb_U1  |pool_mul_64ns_32nbkb  |        0|      3|   441|   256|    0|
    |pool_srem_32ns_32cud_U2  |pool_srem_32ns_32cud  |        0|      0|  2283|  1738|    0|
    |pool_srem_32ns_32cud_U3  |pool_srem_32ns_32cud  |        0|      0|  2283|  1738|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        0|      3|  5007|  3732|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_312_p2                     |     *    |      3|  0|   20|          32|          32|
    |add_ln75_fu_349_p2                  |     +    |      0|  0|  103|          96|           1|
    |add_ln78_fu_479_p2                  |     +    |      0|  0|   71|          64|           1|
    |add_ln98_fu_457_p2                  |     +    |      0|  0|   38|           1|          31|
    |ap_block_state44_pp0_stage0_iter37  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state7_pp0_stage0_iter0    |    and   |      0|  0|    2|           1|           1|
    |in_V_V_0_load_A                     |    and   |      0|  0|    2|           1|           1|
    |in_V_V_0_load_B                     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln75_fu_344_p2                 |   icmp   |      0|  0|   50|          96|          96|
    |icmp_ln78_fu_355_p2                 |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln81_1_fu_330_p2               |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln81_fu_339_p2                 |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln895_10_fu_609_p2             |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_11_fu_638_p2             |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_12_fu_667_p2             |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_13_fu_696_p2             |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_14_fu_725_p2             |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_8_fu_551_p2              |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_9_fu_580_p2              |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln895_fu_522_p2                |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln92_fu_512_p2                 |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln98_fu_764_p2                 |   icmp   |      0|  0|   18|          32|           1|
    |in_V_V_0_state_cmp_full             |   icmp   |      0|  0|    8|           2|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |j_fu_471_p3                         |  select  |      0|  0|   31|           1|          31|
    |select_ln647_fu_375_p3              |  select  |      0|  0|   31|           1|          31|
    |select_ln78_1_fu_368_p3             |  select  |      0|  0|    2|           1|           1|
    |select_ln78_2_fu_485_p3             |  select  |      0|  0|   64|           1|           1|
    |select_ln78_fu_360_p3               |  select  |      0|  0|   31|           1|           1|
    |select_ln92_1_fu_563_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_2_fu_592_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_3_fu_621_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_4_fu_650_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_5_fu_679_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_6_fu_708_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_7_fu_737_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln92_fu_534_p3               |  select  |      0|  0|   16|           1|          16|
    |select_ln95_1_fu_556_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_2_fu_585_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_3_fu_614_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_4_fu_643_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_5_fu_672_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_6_fu_701_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_7_fu_730_p3             |  select  |      0|  0|   16|           1|          16|
    |select_ln95_fu_527_p3               |  select  |      0|  0|   16|           1|          16|
    |select_ln98_fu_463_p3               |  select  |      0|  0|   31|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      3|  0|  957|         642|         720|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Ky_out_blk_n                        |   9|          2|    1|          2|
    |ap_NS_fsm                           |  44|          9|    1|          9|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter37            |   9|          2|    1|          2|
    |ap_phi_mux_j_0_i_i_i_phi_fu_297_p4  |   9|          2|   31|         62|
    |ch_div_K_out_blk_n                  |   9|          2|    1|          2|
    |height_in_out_blk_n                 |   9|          2|    1|          2|
    |height_out_out_blk_n                |   9|          2|    1|          2|
    |in_V_V_0_data_out                   |   9|          2|  128|        256|
    |in_V_V_0_state                      |  15|          3|    2|          6|
    |in_V_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten17_reg_271            |   9|          2|   96|        192|
    |indvar_flatten_reg_282              |   9|          2|   64|        128|
    |j_0_i_i_i_reg_293                   |   9|          2|   31|         62|
    |real_start                          |   9|          2|    1|          2|
    |stream_tp_V_V_blk_n                 |   9|          2|    1|          2|
    |width_out_out_blk_n                 |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 203|         44|  364|        737|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    8|   0|    8|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |    1|   0|    1|          0|
    |bound4_reg_814             |   96|   0|   96|          0|
    |bound_reg_792              |   64|   0|   64|          0|
    |icmp_ln75_reg_824          |    1|   0|    1|          0|
    |icmp_ln81_1_reg_819        |    1|   0|    1|          0|
    |icmp_ln98_reg_920          |    1|   0|    1|          0|
    |in_V_V_0_payload_A         |  128|   0|  128|          0|
    |in_V_V_0_payload_B         |  128|   0|  128|          0|
    |in_V_V_0_sel_rd            |    1|   0|    1|          0|
    |in_V_V_0_sel_wr            |    1|   0|    1|          0|
    |in_V_V_0_state             |    2|   0|    2|          0|
    |indvar_flatten17_reg_271   |   96|   0|   96|          0|
    |indvar_flatten_reg_282     |   64|   0|   64|          0|
    |j_0_i_i_i_reg_293          |   31|   0|   31|          0|
    |j_reg_894                  |   31|   0|   31|          0|
    |p_Result_10_i_i_i_reg_873  |   16|   0|   16|          0|
    |p_Result_11_i_i_i_reg_880  |   16|   0|   16|          0|
    |p_Result_1_i_i_i_reg_845   |   16|   0|   16|          0|
    |p_Result_2_i_i_i_reg_852   |   16|   0|   16|          0|
    |p_Result_3_i_i_i_reg_859   |   16|   0|   16|          0|
    |p_Result_7_i_i_i_reg_887   |   16|   0|   16|          0|
    |p_Result_i_i_i_reg_866     |   16|   0|   16|          0|
    |p_Val2_s_fu_172            |  128|   0|  128|          0|
    |select_ln647_reg_833       |   31|   0|   31|          0|
    |start_once_reg             |    1|   0|    1|          0|
    |tmp_V_reg_915              |  128|   0|  128|          0|
    |trunc_ln647_reg_838        |   16|   0|   16|          0|
    |icmp_ln75_reg_824          |   64|  64|    1|          0|
    |p_Result_10_i_i_i_reg_873  |   64|  56|   16|          0|
    |p_Result_11_i_i_i_reg_880  |   64|  56|   16|          0|
    |p_Result_1_i_i_i_reg_845   |   64|  56|   16|          0|
    |p_Result_2_i_i_i_reg_852   |   64|  56|   16|          0|
    |p_Result_3_i_i_i_reg_859   |   64|  56|   16|          0|
    |p_Result_7_i_i_i_reg_887   |   64|  56|   16|          0|
    |p_Result_i_i_i_reg_866     |   64|  56|   16|          0|
    |trunc_ln647_reg_838        |   64|  56|   16|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1684| 512| 1237|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    pool_1D54   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    pool_1D54   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    pool_1D54   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    pool_1D54   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    pool_1D54   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    pool_1D54   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    pool_1D54   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    pool_1D54   | return value |
|start_out              | out |    1| ap_ctrl_hs |    pool_1D54   | return value |
|start_write            | out |    1| ap_ctrl_hs |    pool_1D54   | return value |
|in_V_V_TDATA           |  in |  128|    axis    |     in_V_V     |    pointer   |
|in_V_V_TVALID          |  in |    1|    axis    |     in_V_V     |    pointer   |
|in_V_V_TREADY          | out |    1|    axis    |     in_V_V     |    pointer   |
|ch_div_K               |  in |   32|   ap_none  |    ch_div_K    |    scalar    |
|height_in              |  in |   32|   ap_none  |    height_in   |    scalar    |
|width_in               |  in |   32|   ap_none  |    width_in    |    scalar    |
|Kx                     |  in |   32|   ap_none  |       Kx       |    scalar    |
|height_out             |  in |   32|   ap_none  |   height_out   |    scalar    |
|width_out              |  in |   32|   ap_none  |    width_out   |    scalar    |
|Ky                     |  in |   32|   ap_none  |       Ky       |    scalar    |
|ch_div_K_out_din       | out |   32|   ap_fifo  |  ch_div_K_out  |    pointer   |
|ch_div_K_out_full_n    |  in |    1|   ap_fifo  |  ch_div_K_out  |    pointer   |
|ch_div_K_out_write     | out |    1|   ap_fifo  |  ch_div_K_out  |    pointer   |
|height_in_out_din      | out |   32|   ap_fifo  |  height_in_out |    pointer   |
|height_in_out_full_n   |  in |    1|   ap_fifo  |  height_in_out |    pointer   |
|height_in_out_write    | out |    1|   ap_fifo  |  height_in_out |    pointer   |
|height_out_out_din     | out |   32|   ap_fifo  | height_out_out |    pointer   |
|height_out_out_full_n  |  in |    1|   ap_fifo  | height_out_out |    pointer   |
|height_out_out_write   | out |    1|   ap_fifo  | height_out_out |    pointer   |
|width_out_out_din      | out |   32|   ap_fifo  |  width_out_out |    pointer   |
|width_out_out_full_n   |  in |    1|   ap_fifo  |  width_out_out |    pointer   |
|width_out_out_write    | out |    1|   ap_fifo  |  width_out_out |    pointer   |
|Ky_out_din             | out |   32|   ap_fifo  |     Ky_out     |    pointer   |
|Ky_out_full_n          |  in |    1|   ap_fifo  |     Ky_out     |    pointer   |
|Ky_out_write           | out |    1|   ap_fifo  |     Ky_out     |    pointer   |
|stream_tp_V_V_din      | out |  128|   ap_fifo  |  stream_tp_V_V |    pointer   |
|stream_tp_V_V_full_n   |  in |    1|   ap_fifo  |  stream_tp_V_V |    pointer   |
|stream_tp_V_V_write    | out |    1|   ap_fifo  |  stream_tp_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

