INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-76] Bus port 'data1_V' has a depth of '40'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-76] Bus port 'data_out_V' has a depth of '40'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myFuncAccel4.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling myIP.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

Seed 0
Size 10
Dimension 4
Threshold 100.000000

Software execution time: 0.000003
Hardware execution time: 0.002847

no errors

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myFuncAccel4_top glbl -prj myFuncAccel4.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myFuncAccel4 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mul_mul_17ns_17ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mul_mul_17ns_17ns_34_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mul_mul_17ns_17ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/AESL_autobus_data_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_data_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myFuncAccel4_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/AESL_autobus_data1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_data1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myFuncAccel4_mul_mul_17ns_17ns_3...
Compiling module xil_defaultlib.myFuncAccel4_mul_mul_17ns_17ns_3...
Compiling module xil_defaultlib.myFuncAccel4_mac_muladd_17ns_17n...
Compiling module xil_defaultlib.myFuncAccel4_mac_muladd_17ns_17n...
Compiling module xil_defaultlib.myFuncAccel4_mac_muladd_17ns_17n...
Compiling module xil_defaultlib.myFuncAccel4_mac_muladd_17ns_17n...
Compiling module xil_defaultlib.myFuncAccel4_mac_muladd_17ns_17n...
Compiling module xil_defaultlib.myFuncAccel4_mac_muladd_17ns_17n...
Compiling module xil_defaultlib.myFuncAccel4
Compiling module xil_defaultlib.fifo(DEPTH=32'b0100000,WIDTH=32'...
Compiling module xil_defaultlib.fifo(DEPTH=32'b0101000,WIDTH=32'...
Compiling module xil_defaultlib.AESL_autobus_data1_V
Compiling module xil_defaultlib.fifo(DEPTH=32'b0100000,WIDTH=32'...
Compiling module xil_defaultlib.fifo(DEPTH=32'b0101000,WIDTH=32'...
Compiling module xil_defaultlib.AESL_autobus_data_out_V
Compiling module xil_defaultlib.apatb_myFuncAccel4_top
Compiling module work.glbl
Built simulation snapshot myFuncAccel4

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/xsim.dir/myFuncAccel4/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 15:18:19 2019...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myFuncAccel4/xsim_script.tcl
# xsim {myFuncAccel4} -autoloadwcfg -tclbatch {myFuncAccel4.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source myFuncAccel4.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set data_out_group [add_wave_group data_out(bus) -into $coutputgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_size -into $data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_dataout -into $data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_datain -into $data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_address -into $data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_rsp_read -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_rsp_empty_n -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_req_write -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_req_full_n -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data_out_V_req_din -into $data_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set data1_group [add_wave_group data1(bus) -into $cinputgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_size -into $data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_dataout -into $data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_datain -into $data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_address -into $data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_rsp_read -into $data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_rsp_empty_n -into $data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_req_write -into $data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_req_full_n -into $data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data1_V_req_din -into $data1_group -radix hex
## set data0_group [add_wave_group data0(wire) -into $cinputgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_15_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_14_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_13_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_12_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_11_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_10_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_9_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_8_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_7_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_6_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_5_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_4_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_3_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_2_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_1_V -into $data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_0_V -into $data0_group -radix hex
## set threshold_group [add_wave_group threshold(wire) -into $cinputgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/threshold_V -into $threshold_group -radix hex
## set dim_group [add_wave_group dim(wire) -into $cinputgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/dim -into $dim_group -radix hex
## set size_group [add_wave_group size(wire) -into $cinputgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/size -into $size_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_start -into $blocksiggroup
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_done -into $blocksiggroup
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_idle -into $blocksiggroup
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myFuncAccel4_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myFuncAccel4_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myFuncAccel4_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_threshold_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_10_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_11_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_12_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_13_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_14_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_15_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myFuncAccel4_top/LENGTH_data_out_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_data_out_group [add_wave_group data_out(bus) -into $tbcoutputgroup]
## add_wave /apatb_myFuncAccel4_top/data_out_V_size -into $tb_data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_dataout -into $tb_data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_datain -into $tb_data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_address -into $tb_data_out_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_rsp_read -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_rsp_empty_n -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_req_write -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_req_full_n -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data_out_V_req_din -into $tb_data_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_data1_group [add_wave_group data1(bus) -into $tbcinputgroup]
## add_wave /apatb_myFuncAccel4_top/data1_V_size -into $tb_data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_dataout -into $tb_data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_datain -into $tb_data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_address -into $tb_data1_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_rsp_read -into $tb_data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_rsp_empty_n -into $tb_data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_req_write -into $tb_data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_req_full_n -into $tb_data1_group -color #ffff00 -radix hex
## add_wave /apatb_myFuncAccel4_top/data1_V_req_din -into $tb_data1_group -radix hex
## set tb_data0_group [add_wave_group data0(wire) -into $tbcinputgroup]
## add_wave /apatb_myFuncAccel4_top/data0_15_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_14_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_13_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_12_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_11_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_10_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_9_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_8_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_7_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_6_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_5_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_4_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_3_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_2_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_1_V -into $tb_data0_group -radix hex
## add_wave /apatb_myFuncAccel4_top/data0_0_V -into $tb_data0_group -radix hex
## set tb_threshold_group [add_wave_group threshold(wire) -into $tbcinputgroup]
## add_wave /apatb_myFuncAccel4_top/threshold_V -into $tb_threshold_group -radix hex
## set tb_dim_group [add_wave_group dim(wire) -into $tbcinputgroup]
## add_wave /apatb_myFuncAccel4_top/dim -into $tb_dim_group -radix hex
## set tb_size_group [add_wave_group size(wire) -into $tbcinputgroup]
## add_wave /apatb_myFuncAccel4_top/size -into $tb_size_group -radix hex
## save_wave_config myFuncAccel4.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "635000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 675 ns : File "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4.autotb.v" Line 1435
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 20 15:18:36 2019...

Seed 0
Size 10
Dimension 4
Threshold 100.000000

Software execution time: 0.000002
Hardware execution time: 0.000762

no errors

INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
