

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:03:53 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Fillter_pipeline+nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.132|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  334673|  334673|  334673|  334673|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  334672|  334672|     12872|          -|          -|    26|    no    |
        | + Col_Loop        |   12870|   12870|       495|          -|          -|    26|    no    |
        |  ++ Filter1_Loop  |     492|     492|        59|         14|          1|    32|    yes   |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    832|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    553|    -|
|Register         |        0|      -|    2734|    384|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     10|    3410|   3418|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      4|       3|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_kbM_U1  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fadd_32ns_kbM_U2  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_mb6_U5  |conv_1_fcmp_32ns_mb6  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_lbW_U3  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    |conv_1_fmul_32ns_lbW_U4  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_10_fu_860_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_12_fu_893_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_13_fu_925_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_14_fu_936_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_15_fu_947_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_16_fu_979_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_17_fu_990_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_18_fu_1001_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln26_19_fu_1033_p2  |     +    |      0|  0|  17|           1|          13|
    |add_ln26_1_fu_1055_p2   |     +    |      0|  0|  15|           2|           5|
    |add_ln26_20_fu_1044_p2  |     +    |      0|  0|  17|           2|          13|
    |add_ln26_21_fu_1065_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln26_22_fu_1097_p2  |     +    |      0|  0|  17|           1|          13|
    |add_ln26_23_fu_1108_p2  |     +    |      0|  0|  17|           2|          13|
    |add_ln26_24_fu_1119_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln26_25_fu_1151_p2  |     +    |      0|  0|  17|           1|          13|
    |add_ln26_26_fu_1162_p2  |     +    |      0|  0|  17|           2|          13|
    |add_ln26_27_fu_1173_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln26_28_fu_1205_p2  |     +    |      0|  0|  17|           1|          13|
    |add_ln26_29_fu_1216_p2  |     +    |      0|  0|  17|           2|          13|
    |add_ln26_2_fu_649_p2    |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_741_p2    |     +    |      0|  0|  17|           1|          13|
    |add_ln26_4_fu_752_p2    |     +    |      0|  0|  17|           2|          13|
    |add_ln26_5_fu_763_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln26_6_fu_795_p2    |     +    |      0|  0|  17|           1|          13|
    |add_ln26_7_fu_806_p2    |     +    |      0|  0|  17|           2|          13|
    |add_ln26_8_fu_817_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln26_9_fu_849_p2    |     +    |      0|  0|  17|           1|          13|
    |add_ln26_fu_709_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln35_1_fu_1256_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_871_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_563_p2       |     +    |      0|  0|  14|          10|           5|
    |c_fu_695_p2             |     +    |      0|  0|  15|           5|           1|
    |f_fu_1233_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_575_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_10_fu_1140_p2  |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_11_fu_1194_p2  |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_1_fu_639_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_679_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_3_fu_730_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_784_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_5_fu_838_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_6_fu_914_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_7_fu_968_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_8_fu_1022_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_9_fu_1086_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_605_p2      |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_1301_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_689_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_1227_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_1289_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_1283_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_569_p2      |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_1295_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 832|         395|         587|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_483_p4  |   9|          2|    6|         12|
    |c_0_reg_468                   |   9|          2|    5|         10|
    |conv_input_address0           |  62|         15|   12|        180|
    |conv_input_address1           |  59|         14|   12|        168|
    |f_0_reg_479                   |   9|          2|    6|         12|
    |grp_fu_490_p0                 |  27|          5|   32|        160|
    |grp_fu_490_p1                 |  62|         15|   32|        480|
    |grp_fu_495_p0                 |  33|          6|   32|        192|
    |grp_fu_495_p1                 |  62|         15|   32|        480|
    |grp_fu_500_p0                 |  38|          7|   32|        224|
    |grp_fu_500_p1                 |  15|          3|   32|         96|
    |grp_fu_507_p0                 |  33|          6|   32|        192|
    |grp_fu_507_p1                 |  15|          3|   32|         96|
    |phi_mul_reg_456               |   9|          2|   10|         20|
    |r_0_reg_445                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 553|        120|  314|       2353|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln35_1_reg_1513                 |  16|   0|   16|          0|
    |add_ln8_reg_1316                    |  10|   0|   10|          0|
    |ap_CS_fsm                           |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |c_0_reg_468                         |   5|   0|    5|          0|
    |c_reg_1354                          |   5|   0|    5|          0|
    |conv_1_weights_0_1_0_2_reg_1568     |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_1573     |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_1578     |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_1583     |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_1588     |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_1593     |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_1598     |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_1603     |  32|   0|   32|          0|
    |conv_input_addr_10_reg_1379         |  12|   0|   12|          0|
    |conv_input_addr_11_reg_1384         |  12|   0|   12|          0|
    |conv_input_addr_12_reg_1424         |  12|   0|   12|          0|
    |conv_input_addr_13_reg_1429         |  12|   0|   12|          0|
    |conv_input_addr_14_reg_1434         |  12|   0|   12|          0|
    |conv_input_addr_15_reg_1469         |  12|   0|   12|          0|
    |conv_input_addr_16_reg_1474         |  12|   0|   12|          0|
    |conv_input_addr_17_reg_1479         |  12|   0|   12|          0|
    |conv_input_addr_18_reg_1389         |  12|   0|   12|          0|
    |conv_input_addr_19_reg_1394         |  12|   0|   12|          0|
    |conv_input_addr_1_reg_1364          |  12|   0|   12|          0|
    |conv_input_addr_20_reg_1399         |  12|   0|   12|          0|
    |conv_input_addr_21_reg_1439         |  12|   0|   12|          0|
    |conv_input_addr_22_reg_1444         |  12|   0|   12|          0|
    |conv_input_addr_23_reg_1449         |  12|   0|   12|          0|
    |conv_input_addr_24_reg_1484         |  12|   0|   12|          0|
    |conv_input_addr_25_reg_1489         |  12|   0|   12|          0|
    |conv_input_addr_26_reg_1494         |  12|   0|   12|          0|
    |conv_input_addr_2_reg_1369          |  12|   0|   12|          0|
    |conv_input_addr_3_reg_1409          |  12|   0|   12|          0|
    |conv_input_addr_4_reg_1414          |  12|   0|   12|          0|
    |conv_input_addr_5_reg_1419          |  12|   0|   12|          0|
    |conv_input_addr_6_reg_1454          |  12|   0|   12|          0|
    |conv_input_addr_7_reg_1459          |  12|   0|   12|          0|
    |conv_input_addr_8_reg_1464          |  12|   0|   12|          0|
    |conv_input_addr_9_reg_1374          |  12|   0|   12|          0|
    |conv_input_addr_reg_1359            |  12|   0|   12|          0|
    |f_0_reg_479                         |   6|   0|    6|          0|
    |f_reg_1503                          |   6|   0|    6|          0|
    |icmp_ln14_reg_1499                  |   1|   0|    1|          0|
    |phi_mul_reg_456                     |  10|   0|   10|          0|
    |r_0_reg_445                         |   5|   0|    5|          0|
    |r_reg_1324                          |   5|   0|    5|          0|
    |reg_534                             |  32|   0|   32|          0|
    |reg_540                             |  32|   0|   32|          0|
    |reg_546                             |  32|   0|   32|          0|
    |reg_551                             |  32|   0|   32|          0|
    |reg_557                             |  32|   0|   32|          0|
    |sext_ln26_1_reg_1336                |  10|   0|   12|          2|
    |sext_ln26_2_reg_1343                |  10|   0|   12|          2|
    |sext_ln26_reg_1329                  |  10|   0|   12|          2|
    |tmp_1_0_0_1_reg_1608                |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_1618                |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_1623                |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1613                  |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1633                |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_1638                |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1628                  |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_1648                |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_1648_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1653                |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1653_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1663                |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1663_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1668                |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1668_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1658                  |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1658_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1678                |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1678_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1683                |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1683_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1673                  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1673_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_1_reg_1643                    |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_1693                |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_1698                |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1708                |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_1713                |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1703                  |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1723                |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_1728                |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1718                  |  32|   0|   32|          0|
    |tmp_1_2_reg_1688                    |  32|   0|   32|          0|
    |w_sum_3_2_2_2_reg_1733              |  32|   0|   32|          0|
    |zext_ln26_18_reg_1404               |  10|   0|   16|          6|
    |zext_ln26_reg_1508                  |   6|   0|   64|         58|
    |add_ln35_1_reg_1513                 |  64|  32|   16|          0|
    |icmp_ln14_reg_1499                  |  64|  32|    1|          0|
    |tmp_1_2_0_1_reg_1693                |  64|  32|   32|          0|
    |tmp_1_2_0_2_reg_1698                |  64|  32|   32|          0|
    |tmp_1_2_1_1_reg_1708                |  64|  32|   32|          0|
    |tmp_1_2_1_2_reg_1713                |  64|  32|   32|          0|
    |tmp_1_2_1_reg_1703                  |  64|  32|   32|          0|
    |tmp_1_2_2_1_reg_1723                |  64|  32|   32|          0|
    |tmp_1_2_2_2_reg_1728                |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1718                  |  64|  32|   32|          0|
    |tmp_1_2_reg_1688                    |  64|  32|   32|          0|
    |zext_ln26_reg_1508                  |  64|  32|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |2734| 384| 2405|        128|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

