# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do VGAController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:27 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv 
# -- Compiling module vsync_generator
# 
# Top level modules:
# 	vsync_generator
# End time: 00:34:28 on Sep 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:28 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 00:34:28 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vdisplayareaverificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vdisplayareaverificator.sv 
# -- Compiling module vdisplayareaverificator
# 
# Top level modules:
# 	vdisplayareaverificator
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Restador.sv 
# -- Compiling module Restador
# 
# Top level modules:
# 	Restador
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/nBitCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/nBitCounter.sv 
# -- Compiling module nBitCounter
# 
# Top level modules:
# 	nBitCounter
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv 
# -- Compiling module hsync_generator
# 
# Top level modules:
# 	hsync_generator
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hdisplayareaverificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hdisplayareaverificator.sv 
# -- Compiling module hdisplayareaverificator
# 
# Top level modules:
# 	hdisplayareaverificator
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv 
# -- Compiling module displayAreaVerificator
# 
# Top level modules:
# 	displayAreaVerificator
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Comparador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Comparador.sv 
# -- Compiling module Comparador
# 
# Top level modules:
# 	Comparador
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/clockDivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/clockDivider.sv 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_ControllerTB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:29 on Sep 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_ControllerTB.sv 
# -- Compiling module VGA_ControllerTB
# 
# Top level modules:
# 	VGA_ControllerTB
# End time: 00:34:29 on Sep 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.VGA_ControllerTB
# vsim work.VGA_ControllerTB 
# Start time: 00:34:55 on Sep 01,2019
# Loading sv_std.std
# Loading work.VGA_ControllerTB
# Loading work.VGA_Controller
# Loading work.clockDivider
# Loading work.hsync_generator
# Loading work.nBitCounter
# Loading work.Comparador
# Loading work.vsync_generator
# Loading work.displayAreaVerificator
# Loading work.hdisplayareaverificator
# Loading work.vdisplayareaverificator
# Loading work.Restador
# ** Warning: (vsim-3839) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv(4): Variable '/VGA_ControllerTB/uut/hsg/reset', driven via a port connection, is multiply driven. See C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /VGA_ControllerTB/uut/hsg File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv
# ** Warning: (vsim-3839) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv(5): Variable '/VGA_ControllerTB/uut/vsg/reset', driven via a port connection, is multiply driven. See C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /VGA_ControllerTB/uut/vsg File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv
add wave -position end sim:/VGA_ControllerTB/uut/*
run
run
run
run
run
run
run
# End time: 00:36:47 on Sep 01,2019, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
