

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Tue Jan  7 16:09:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        pi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.518 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5038|     5038|  50.380 us|  50.380 us|  5038|  5038|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |     5036|     5036|        42|          5|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     176|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    3|     446|     792|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     160|    -|
|Register         |        -|    -|     427|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    3|     873|    1192|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  446|  792|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U2   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |sitodp_64ns_64_5_no_dsp_1_U3       |sitodp_64ns_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   3|  446|  792|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |n_2_fu_105_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln22_fu_80_p2  |      icmp|   0|  0|  17|          10|           6|
    |or_ln23_fu_94_p2    |        or|   0|  0|  11|          11|           1|
    |z_1_fu_132_p3       |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_122_p2  |       xor|   0|  0|  65|          64|          65|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 176|          97|         139|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1              |   9|          2|   10|         20|
    |ap_sig_allocacmp_x_load           |   9|          2|   64|        128|
    |n_fu_40                           |   9|          2|   10|         20|
    |x_fu_44                           |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 160|         36|  160|        324|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv_reg_182                      |  64|   0|   64|          0|
    |icmp_ln22_reg_173                 |   1|   0|    1|          0|
    |n_1_reg_167                       |  10|   0|   10|          0|
    |n_fu_40                           |  10|   0|   10|          0|
    |x_1_reg_197                       |  64|   0|   64|          0|
    |x_fu_44                           |  64|   0|   64|          0|
    |z_1_reg_187                       |  64|   0|   64|          0|
    |icmp_ln22_reg_173                 |  64|  32|    1|          0|
    |n_1_reg_167                       |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 427|  64|  310|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|x_out         |  out|   64|      ap_vld|                            x_out|       pointer|
|x_out_ap_vld  |  out|    1|      ap_vld|                            x_out|       pointer|
+--------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 5, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.51>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [pi/pi.cpp:22]   --->   Operation 45 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [pi/pi.cpp:20]   --->   Operation 46 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.17ns)   --->   "%store_ln20 = store i64 0, i64 %x" [pi/pi.cpp:20]   --->   Operation 47 'store' 'store_ln20' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 48 [1/1] (1.17ns)   --->   "%store_ln22 = store i10 0, i10 %n" [pi/pi.cpp:22]   --->   Operation 48 'store' 'store_ln22' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%n_1 = load i10 %n" [pi/pi.cpp:22]   --->   Operation 50 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "%icmp_ln22 = icmp_eq  i10 %n_1, i10 1000" [pi/pi.cpp:22]   --->   Operation 51 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body.split, void %for.end.exitStub" [pi/pi.cpp:22]   --->   Operation 52 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %n_1, i1 0" [pi/pi.cpp:23]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln23 = or i11 %shl_ln, i11 1" [pi/pi.cpp:23]   --->   Operation 54 'or' 'or_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i11 %or_ln23" [pi/pi.cpp:23]   --->   Operation 55 'zext' 'zext_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 56 [5/5] (6.34ns)   --->   "%conv = sitodp i64 %zext_ln23" [pi/pi.cpp:23]   --->   Operation 56 'sitodp' 'conv' <Predicate = (!icmp_ln22)> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 57 [4/5] (6.34ns)   --->   "%conv = sitodp i64 %zext_ln23" [pi/pi.cpp:23]   --->   Operation 57 'sitodp' 'conv' <Predicate = (!icmp_ln22)> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.34>
ST_3 : Operation 58 [3/5] (6.34ns)   --->   "%conv = sitodp i64 %zext_ln23" [pi/pi.cpp:23]   --->   Operation 58 'sitodp' 'conv' <Predicate = (!icmp_ln22)> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.34>
ST_4 : Operation 59 [2/5] (6.34ns)   --->   "%conv = sitodp i64 %zext_ln23" [pi/pi.cpp:23]   --->   Operation 59 'sitodp' 'conv' <Predicate = (!icmp_ln22)> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.34>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "%n_2 = add i10 %n_1, i10 1" [pi/pi.cpp:22]   --->   Operation 60 'add' 'n_2' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/5] (6.34ns)   --->   "%conv = sitodp i64 %zext_ln23" [pi/pi.cpp:23]   --->   Operation 61 'sitodp' 'conv' <Predicate = (!icmp_ln22)> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.17ns)   --->   "%store_ln22 = store i10 %n_2, i10 %n" [pi/pi.cpp:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.17>

State 6 <SV = 5> <Delay = 5.93>
ST_6 : Operation 63 [31/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 63 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.93>
ST_7 : Operation 64 [30/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 64 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.93>
ST_8 : Operation 65 [29/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 65 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.93>
ST_9 : Operation 66 [28/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 66 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.93>
ST_10 : Operation 67 [27/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 67 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.93>
ST_11 : Operation 68 [26/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 68 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.93>
ST_12 : Operation 69 [25/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 69 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.93>
ST_13 : Operation 70 [24/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 70 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.93>
ST_14 : Operation 71 [23/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 71 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.93>
ST_15 : Operation 72 [22/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 72 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.93>
ST_16 : Operation 73 [21/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 73 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.93>
ST_17 : Operation 74 [20/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 74 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.93>
ST_18 : Operation 75 [19/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 75 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.93>
ST_19 : Operation 76 [18/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 76 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.93>
ST_20 : Operation 77 [17/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 77 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.93>
ST_21 : Operation 78 [16/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 78 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.93>
ST_22 : Operation 79 [15/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 79 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.93>
ST_23 : Operation 80 [14/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 80 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.93>
ST_24 : Operation 81 [13/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 81 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.93>
ST_25 : Operation 82 [12/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 82 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.93>
ST_26 : Operation 83 [11/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 83 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.93>
ST_27 : Operation 84 [10/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 84 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.93>
ST_28 : Operation 85 [9/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 85 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.93>
ST_29 : Operation 86 [8/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 86 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.93>
ST_30 : Operation 87 [7/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 87 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.93>
ST_31 : Operation 88 [6/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 88 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.93>
ST_32 : Operation 89 [5/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 89 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.93>
ST_33 : Operation 90 [4/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 90 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.93>
ST_34 : Operation 91 [3/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 91 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.93>
ST_35 : Operation 92 [2/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 92 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.77>
ST_36 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node z_1)   --->   "%trunc_ln22 = trunc i10 %n_1" [pi/pi.cpp:22]   --->   Operation 93 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 94 [1/31] (5.93ns)   --->   "%z = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 94 'ddiv' 'z' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node z_1)   --->   "%bitcast_ln25 = bitcast i64 %z" [pi/pi.cpp:25]   --->   Operation 95 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node z_1)   --->   "%xor_ln25 = xor i64 %bitcast_ln25, i64 9223372036854775808" [pi/pi.cpp:25]   --->   Operation 96 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node z_1)   --->   "%bitcast_ln25_1 = bitcast i64 %xor_ln25" [pi/pi.cpp:25]   --->   Operation 97 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 98 [1/1] (0.84ns) (out node of the LUT)   --->   "%z_1 = select i1 %trunc_ln22, i64 %bitcast_ln25_1, i64 %z" [pi/pi.cpp:24]   --->   Operation 98 'select' 'z_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.28>
ST_37 : Operation 99 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [pi/pi.cpp:27]   --->   Operation 99 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 100 [5/5] (6.28ns)   --->   "%x_1 = dadd i64 %x_load, i64 %z_1" [pi/pi.cpp:27]   --->   Operation 100 'dadd' 'x_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 110 [1/1] (0.00ns)   --->   "%x_load_1 = load i64 %x"   --->   Operation 110 'load' 'x_load_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %x_out, i64 %x_load_1"   --->   Operation 111 'write' 'write_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.28>
ST_38 : Operation 101 [4/5] (6.28ns)   --->   "%x_1 = dadd i64 %x_load, i64 %z_1" [pi/pi.cpp:27]   --->   Operation 101 'dadd' 'x_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.28>
ST_39 : Operation 102 [3/5] (6.28ns)   --->   "%x_1 = dadd i64 %x_load, i64 %z_1" [pi/pi.cpp:27]   --->   Operation 102 'dadd' 'x_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.28>
ST_40 : Operation 103 [2/5] (6.28ns)   --->   "%x_1 = dadd i64 %x_load, i64 %z_1" [pi/pi.cpp:27]   --->   Operation 103 'dadd' 'x_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.28>
ST_41 : Operation 104 [1/5] (6.28ns)   --->   "%x_1 = dadd i64 %x_load, i64 %z_1" [pi/pi.cpp:27]   --->   Operation 104 'dadd' 'x_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.17>
ST_42 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [pi/pi.cpp:22]   --->   Operation 105 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [pi/pi.cpp:22]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [pi/pi.cpp:22]   --->   Operation 107 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 108 [1/1] (1.17ns)   --->   "%store_ln20 = store i64 %x_1, i64 %x" [pi/pi.cpp:20]   --->   Operation 108 'store' 'store_ln20' <Predicate = true> <Delay = 1.17>
ST_42 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body" [pi/pi.cpp:22]   --->   Operation 109 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                      (alloca           ) [ 0111110000000000000000000000000000000000000]
x                      (alloca           ) [ 0111111111111111111111111111111111111111111]
store_ln20             (store            ) [ 0000000000000000000000000000000000000000000]
store_ln22             (store            ) [ 0000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000]
n_1                    (load             ) [ 0111111111111111111111111111111111111000000]
icmp_ln22              (icmp             ) [ 0111111111111111111111111111111111111100000]
br_ln22                (br               ) [ 0000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
or_ln23                (or               ) [ 0000000000000000000000000000000000000000000]
zext_ln23              (zext             ) [ 0011110000000000000000000000000000000000000]
n_2                    (add              ) [ 0000000000000000000000000000000000000000000]
conv                   (sitodp           ) [ 0111111111111111111111111111111111111000000]
store_ln22             (store            ) [ 0000000000000000000000000000000000000000000]
trunc_ln22             (trunc            ) [ 0000000000000000000000000000000000000000000]
z                      (ddiv             ) [ 0000000000000000000000000000000000000000000]
bitcast_ln25           (bitcast          ) [ 0000000000000000000000000000000000000000000]
xor_ln25               (xor              ) [ 0000000000000000000000000000000000000000000]
bitcast_ln25_1         (bitcast          ) [ 0000000000000000000000000000000000000000000]
z_1                    (select           ) [ 0111110000000000000000000000000000000111110]
x_load                 (load             ) [ 0101110000000000000000000000000000000011110]
x_1                    (dadd             ) [ 0010000000000000000000000000000000000000001]
specpipeline_ln22      (specpipeline     ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln22 (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln22      (specloopname     ) [ 0000000000000000000000000000000000000000000]
store_ln20             (store            ) [ 0000000000000000000000000000000000000000000]
br_ln22                (br               ) [ 0000000000000000000000000000000000000000000]
x_load_1               (load             ) [ 0000000000000000000000000000000000000000000]
write_ln0              (write            ) [ 0000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="n_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="0" index="2" bw="64" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/37 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="64" slack="1"/>
<pin id="58" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_1/37 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="64" slack="1"/>
<pin id="62" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="z/6 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln20_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln22_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="n_1_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln22_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shl_ln_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="or_ln23_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln23_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="n_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="4"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln22_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="4"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln22_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="35"/>
<pin id="117" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/36 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bitcast_ln25_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/36 "/>
</bind>
</comp>

<comp id="122" class="1004" name="xor_ln25_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/36 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitcast_ln25_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/36 "/>
</bind>
</comp>

<comp id="132" class="1004" name="z_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_1/36 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="36"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/37 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln20_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="0" index="1" bw="64" slack="41"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/42 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_load_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="36"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/37 "/>
</bind>
</comp>

<comp id="152" class="1005" name="n_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="159" class="1005" name="x_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="167" class="1005" name="n_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="4"/>
<pin id="169" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="icmp_ln22_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="177" class="1005" name="zext_ln23_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="182" class="1005" name="conv_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="187" class="1005" name="z_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="x_load_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="197" class="1005" name="x_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="77" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="59" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="115" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="59" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="155"><net_src comp="40" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="162"><net_src comp="44" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="170"><net_src comp="77" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="176"><net_src comp="80" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="100" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="185"><net_src comp="64" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="190"><net_src comp="132" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="195"><net_src comp="140" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="200"><net_src comp="55" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_out | {37 }
 - Input state : 
  - Chain level:
	State 1
		store_ln20 : 1
		store_ln22 : 1
		n_1 : 1
		icmp_ln22 : 2
		br_ln22 : 3
		shl_ln : 2
		or_ln23 : 3
		zext_ln23 : 3
		conv : 4
	State 2
	State 3
	State 4
	State 5
		store_ln22 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		bitcast_ln25 : 1
		xor_ln25 : 2
		bitcast_ln25_1 : 2
		z_1 : 3
	State 37
		x_1 : 1
		write_ln0 : 1
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_55       |    3    |   446   |   792   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln25_fu_122    |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|  select  |       z_1_fu_132      |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln22_fu_80    |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|    add   |       n_2_fu_105      |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_48 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   ddiv   |       grp_fu_59       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  sitodp  |       grp_fu_64       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_86     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln23_fu_94     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln23_fu_100   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln22_fu_115   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   446   |   954   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   conv_reg_182  |   64   |
|icmp_ln22_reg_173|    1   |
|   n_1_reg_167   |   10   |
|    n_reg_152    |   10   |
|   x_1_reg_197   |   64   |
|  x_load_reg_192 |   64   |
|    x_reg_159    |   64   |
|   z_1_reg_187   |   64   |
|zext_ln23_reg_177|   64   |
+-----------------+--------+
|      Total      |   405  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_55 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_64 |  p0  |   2  |  11  |   22   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   150  ||  2.346  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   446  |   954  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   405  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   851  |   972  |
+-----------+--------+--------+--------+--------+
