<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>systemc-clang: parselib.transforms.verilog_tranlation.VerilogTranslationPass Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">systemc-clang<span id="projectnumber">&#160;2.0.0</span>
   </div>
   <div id="projectbrief">Parsing SystemC constructs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceparselib.html">parselib</a></li><li class="navelem"><a class="el" href="namespaceparselib_1_1transforms.html">transforms</a></li><li class="navelem"><a class="el" href="namespaceparselib_1_1transforms_1_1verilog__tranlation.html">verilog_tranlation</a></li><li class="navelem"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html">VerilogTranslationPass</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">parselib.transforms.verilog_tranlation.VerilogTranslationPass Class Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for parselib.transforms.verilog_tranlation.VerilogTranslationPass:</div>
<div class="dyncontent">
<div class="center"><img src="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass__inherit__graph.png" border="0" usemap="#aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_inherit__map" alt="Inheritance graph"/></div>
<map name="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_inherit__map" id="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_inherit__map">
<area shape="rect" title=" " alt="" coords="5,168,224,208"/>
<area shape="rect" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html" title=" " alt="" coords="38,79,191,120"/>
<area shape="poly" title=" " alt="" coords="117,134,117,167,112,167,112,134"/>
<area shape="rect" title=" " alt="" coords="74,5,155,31"/>
<area shape="poly" title=" " alt="" coords="117,46,117,79,112,79,112,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for parselib.transforms.verilog_tranlation.VerilogTranslationPass:</div>
<div class="dyncontent">
<div class="center"><img src="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass__coll__graph.png" border="0" usemap="#aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_coll__map" alt="Collaboration graph"/></div>
<map name="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_coll__map" id="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_coll__map">
<area shape="rect" title=" " alt="" coords="5,168,224,208"/>
<area shape="rect" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html" title=" " alt="" coords="38,79,191,120"/>
<area shape="poly" title=" " alt="" coords="117,134,117,167,112,167,112,134"/>
<area shape="rect" title=" " alt="" coords="74,5,155,31"/>
<area shape="poly" title=" " alt="" coords="117,46,117,79,112,79,112,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a889636db6d486806bc9906d66af8a5d7" id="r_a889636db6d486806bc9906d66af8a5d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a889636db6d486806bc9906d66af8a5d7">__init__</a> (self)</td></tr>
<tr class="separator:a889636db6d486806bc9906d66af8a5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19bf0bb6d8683863c69323a18e9a07b6" id="r_a19bf0bb6d8683863c69323a18e9a07b6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a19bf0bb6d8683863c69323a18e9a07b6">get_current_scope_type</a> (self)</td></tr>
<tr class="separator:a19bf0bb6d8683863c69323a18e9a07b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7e9c6b0f27af52e84c767769ac76f2" id="r_adf7e9c6b0f27af52e84c767769ac76f2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#adf7e9c6b0f27af52e84c767769ac76f2">push_current_scope_type</a> (self, scope)</td></tr>
<tr class="separator:adf7e9c6b0f27af52e84c767769ac76f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60f537d210f354cb51fecb67a7c69ee" id="r_ad60f537d210f354cb51fecb67a7c69ee"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ad60f537d210f354cb51fecb67a7c69ee">pop_current_scope_type</a> (self)</td></tr>
<tr class="separator:ad60f537d210f354cb51fecb67a7c69ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac090241019b2378352fd7ad6c3a9ac" id="r_aaac090241019b2378352fd7ad6c3a9ac"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aaac090241019b2378352fd7ad6c3a9ac">start</a> (self, tree)</td></tr>
<tr class="separator:aaac090241019b2378352fd7ad6c3a9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca5d474d2800746df0b448a530ff4c7" id="r_adca5d474d2800746df0b448a530ff4c7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#adca5d474d2800746df0b448a530ff4c7">modulelist</a> (self, tree)</td></tr>
<tr class="separator:adca5d474d2800746df0b448a530ff4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748a7b34b828db147f2ee6f71f4c2f12" id="r_a748a7b34b828db147f2ee6f71f4c2f12"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a748a7b34b828db147f2ee6f71f4c2f12">nonrefexp</a> (self, tree)</td></tr>
<tr class="separator:a748a7b34b828db147f2ee6f71f4c2f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b94abfeffdd25a1246f9face93784c4" id="r_a6b94abfeffdd25a1246f9face93784c4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a6b94abfeffdd25a1246f9face93784c4">hmethodcall</a> (self, tree)</td></tr>
<tr class="separator:a6b94abfeffdd25a1246f9face93784c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f04f7970b9d0997723806aaa77b5f8c" id="r_a6f04f7970b9d0997723806aaa77b5f8c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a6f04f7970b9d0997723806aaa77b5f8c">hwait</a> (self, tree)</td></tr>
<tr class="separator:a6f04f7970b9d0997723806aaa77b5f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945707207f38ce0f3a8dcbf6bc433b62" id="r_a945707207f38ce0f3a8dcbf6bc433b62"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a945707207f38ce0f3a8dcbf6bc433b62">hvarinitlist</a> (self, tree)</td></tr>
<tr class="separator:a945707207f38ce0f3a8dcbf6bc433b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d968e1ac92edd5d27696c47f2f1431d" id="r_a3d968e1ac92edd5d27696c47f2f1431d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3d968e1ac92edd5d27696c47f2f1431d">blkassign</a> (self, tree)</td></tr>
<tr class="separator:a3d968e1ac92edd5d27696c47f2f1431d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47e4d58cee4414d95fbca7aa106c676" id="r_ab47e4d58cee4414d95fbca7aa106c676"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab47e4d58cee4414d95fbca7aa106c676">syscwrite</a> (self, tree)</td></tr>
<tr class="separator:ab47e4d58cee4414d95fbca7aa106c676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e45defe52c8d328d2267a68d9a4dfa" id="r_a65e45defe52c8d328d2267a68d9a4dfa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a65e45defe52c8d328d2267a68d9a4dfa">numlitwidth</a> (self, tree)</td></tr>
<tr class="separator:a65e45defe52c8d328d2267a68d9a4dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a305feae4972915c4929d5bda63911659" id="r_a305feae4972915c4929d5bda63911659"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a305feae4972915c4929d5bda63911659">hcondop</a> (self, tree)</td></tr>
<tr class="separator:a305feae4972915c4929d5bda63911659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b673973a69eccbf27b1ce0960ecee5c" id="r_a8b673973a69eccbf27b1ce0960ecee5c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8b673973a69eccbf27b1ce0960ecee5c">hliteral</a> (self, tree)</td></tr>
<tr class="separator:a8b673973a69eccbf27b1ce0960ecee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7b8a0c1705a25950f89ce84c9ad991" id="r_a8c7b8a0c1705a25950f89ce84c9ad991"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8c7b8a0c1705a25950f89ce84c9ad991">hvarref</a> (self, tree)</td></tr>
<tr class="separator:a8c7b8a0c1705a25950f89ce84c9ad991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94583965f34d70d8c9c4fcfd0f9d1c94" id="r_a94583965f34d70d8c9c4fcfd0f9d1c94"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a94583965f34d70d8c9c4fcfd0f9d1c94">syscread</a> (self, tree)</td></tr>
<tr class="separator:a94583965f34d70d8c9c4fcfd0f9d1c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4cc16462f30106e1183d186d66e1df" id="r_a0f4cc16462f30106e1183d186d66e1df"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a0f4cc16462f30106e1183d186d66e1df">harrayref</a> (self, tree)</td></tr>
<tr class="separator:a0f4cc16462f30106e1183d186d66e1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a0416664b533a8209861cc616c8131" id="r_aa1a0416664b533a8209861cc616c8131"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aa1a0416664b533a8209861cc616c8131">hsigassignl</a> (self, tree)</td></tr>
<tr class="separator:aa1a0416664b533a8209861cc616c8131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775df6fe970bf46ca40d69c16ab19df2" id="r_a775df6fe970bf46ca40d69c16ab19df2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a775df6fe970bf46ca40d69c16ab19df2">hbinop</a> (self, tree)</td></tr>
<tr class="separator:a775df6fe970bf46ca40d69c16ab19df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad090e1b690c5be6e16e51a19cd5c90" id="r_adad090e1b690c5be6e16e51a19cd5c90"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#adad090e1b690c5be6e16e51a19cd5c90">hpostfix</a> (self, tree)</td></tr>
<tr class="separator:adad090e1b690c5be6e16e51a19cd5c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a64ffd7a138df7f927f1a17e20d443" id="r_a24a64ffd7a138df7f927f1a17e20d443"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a24a64ffd7a138df7f927f1a17e20d443">hprefix</a> (self, tree)</td></tr>
<tr class="separator:a24a64ffd7a138df7f927f1a17e20d443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed949cd7808e3f90b315f21749bd4e91" id="r_aed949cd7808e3f90b315f21749bd4e91"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aed949cd7808e3f90b315f21749bd4e91">hunop</a> (self, tree)</td></tr>
<tr class="separator:aed949cd7808e3f90b315f21749bd4e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6251928b4d73abebbbf33b25b0a984e2" id="r_a6251928b4d73abebbbf33b25b0a984e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a6251928b4d73abebbbf33b25b0a984e2">hcstmt</a> (self, tree)</td></tr>
<tr class="separator:a6251928b4d73abebbbf33b25b0a984e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d429446ed2bec1bda9e6f8637ecc13" id="r_ae4d429446ed2bec1bda9e6f8637ecc13"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae4d429446ed2bec1bda9e6f8637ecc13">continuestmt</a> (self, tree)</td></tr>
<tr class="separator:ae4d429446ed2bec1bda9e6f8637ecc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe4beb8486ea509c03fe845ac71cff0" id="r_aafe4beb8486ea509c03fe845ac71cff0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aafe4beb8486ea509c03fe845ac71cff0">get_current_ind_prefix</a> (self)</td></tr>
<tr class="separator:aafe4beb8486ea509c03fe845ac71cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae441db5c645f2c948902325fad1251" id="r_a3ae441db5c645f2c948902325fad1251"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3ae441db5c645f2c948902325fad1251">casevalue</a> (self, tree)</td></tr>
<tr class="separator:a3ae441db5c645f2c948902325fad1251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0535be066d9e5a5a8c4f710425a4b25" id="r_ab0535be066d9e5a5a8c4f710425a4b25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab0535be066d9e5a5a8c4f710425a4b25">switchbody</a> (self, tree)</td></tr>
<tr class="separator:ab0535be066d9e5a5a8c4f710425a4b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b239a4b9648bf86825fd2071f2ec83b" id="r_a3b239a4b9648bf86825fd2071f2ec83b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3b239a4b9648bf86825fd2071f2ec83b">casestmt</a> (self, tree)</td></tr>
<tr class="separator:a3b239a4b9648bf86825fd2071f2ec83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3359e6ee33e89bd2b08711d80332a68c" id="r_a3359e6ee33e89bd2b08711d80332a68c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3359e6ee33e89bd2b08711d80332a68c">switchcond</a> (self, tree)</td></tr>
<tr class="separator:a3359e6ee33e89bd2b08711d80332a68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0642ed56e47ed219f77dfd41d922f3" id="r_aca0642ed56e47ed219f77dfd41d922f3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aca0642ed56e47ed219f77dfd41d922f3">switchstmt</a> (self, tree)</td></tr>
<tr class="separator:aca0642ed56e47ed219f77dfd41d922f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc69f8b1cee016c3215ab099bbfda41" id="r_abdc69f8b1cee016c3215ab099bbfda41"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abdc69f8b1cee016c3215ab099bbfda41">breakstmt</a> (self, tree)</td></tr>
<tr class="separator:abdc69f8b1cee016c3215ab099bbfda41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fc714f48e5f2c01ec7f79cc7ef1a7d" id="r_af0fc714f48e5f2c01ec7f79cc7ef1a7d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#af0fc714f48e5f2c01ec7f79cc7ef1a7d">stmt</a> (self, tree)</td></tr>
<tr class="separator:af0fc714f48e5f2c01ec7f79cc7ef1a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb931cefc32b39aa693561f0ee06adc1" id="r_abb931cefc32b39aa693561f0ee06adc1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abb931cefc32b39aa693561f0ee06adc1">hnoop</a> (self, tree)</td></tr>
<tr class="separator:abb931cefc32b39aa693561f0ee06adc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8b2b8c5d9e99ea1ccc7cb7e5bd8511" id="r_aac8b2b8c5d9e99ea1ccc7cb7e5bd8511"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aac8b2b8c5d9e99ea1ccc7cb7e5bd8511">whilestmt</a> (self, tree)</td></tr>
<tr class="separator:aac8b2b8c5d9e99ea1ccc7cb7e5bd8511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb0c5ef161fb075d7f0328481feb36c" id="r_abeb0c5ef161fb075d7f0328481feb36c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abeb0c5ef161fb075d7f0328481feb36c">dostmt</a> (self, tree)</td></tr>
<tr class="separator:abeb0c5ef161fb075d7f0328481feb36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e66d8a4f094af49d41958b99991758" id="r_ae2e66d8a4f094af49d41958b99991758"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae2e66d8a4f094af49d41958b99991758">stmts</a> (self, tree)</td></tr>
<tr class="separator:ae2e66d8a4f094af49d41958b99991758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac127d9eb80498293c8a133c2132f09f9" id="r_ac127d9eb80498293c8a133c2132f09f9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac127d9eb80498293c8a133c2132f09f9">inc_indent</a> (self)</td></tr>
<tr class="separator:ac127d9eb80498293c8a133c2132f09f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc1bf7a891bbd0c453f3483acc8fd20" id="r_a5bc1bf7a891bbd0c453f3483acc8fd20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5bc1bf7a891bbd0c453f3483acc8fd20">dec_indent</a> (self)</td></tr>
<tr class="separator:a5bc1bf7a891bbd0c453f3483acc8fd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e34e398e448c92ec1616cbdcbfff3c" id="r_a67e34e398e448c92ec1616cbdcbfff3c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a67e34e398e448c92ec1616cbdcbfff3c">push_indent</a> (self)</td></tr>
<tr class="separator:a67e34e398e448c92ec1616cbdcbfff3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a9476d5ad94010f1b3d2f038455925" id="r_a37a9476d5ad94010f1b3d2f038455925"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a37a9476d5ad94010f1b3d2f038455925">pop_indent</a> (self)</td></tr>
<tr class="separator:a37a9476d5ad94010f1b3d2f038455925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5b5fd119c9fe7e0f8d1a4a985eac93" id="r_aed5b5fd119c9fe7e0f8d1a4a985eac93"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aed5b5fd119c9fe7e0f8d1a4a985eac93">ifstmt</a> (self, tree)</td></tr>
<tr class="separator:aed5b5fd119c9fe7e0f8d1a4a985eac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7be65b2fb81cbee71655766d0ea2d" id="r_a8ad7be65b2fb81cbee71655766d0ea2d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8ad7be65b2fb81cbee71655766d0ea2d">forinit</a> (self, tree)</td></tr>
<tr class="separator:a8ad7be65b2fb81cbee71655766d0ea2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e21f4de05fc20aa078fa66140cfb5d" id="r_a62e21f4de05fc20aa078fa66140cfb5d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a62e21f4de05fc20aa078fa66140cfb5d">forcond</a> (self, tree)</td></tr>
<tr class="separator:a62e21f4de05fc20aa078fa66140cfb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3837bf1f085c1164a8f10314bb68df3f" id="r_a3837bf1f085c1164a8f10314bb68df3f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3837bf1f085c1164a8f10314bb68df3f">forpostcond</a> (self, tree)</td></tr>
<tr class="separator:a3837bf1f085c1164a8f10314bb68df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75dad3cad177202d2e02ae08819c4de0" id="r_a75dad3cad177202d2e02ae08819c4de0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a75dad3cad177202d2e02ae08819c4de0">forbody</a> (self, tree)</td></tr>
<tr class="separator:a75dad3cad177202d2e02ae08819c4de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e54e9c42138055d39157ad85482e54a" id="r_a1e54e9c42138055d39157ad85482e54a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a1e54e9c42138055d39157ad85482e54a">forstmt</a> (self, tree)</td></tr>
<tr class="separator:a1e54e9c42138055d39157ad85482e54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de7cc9aa6ecc9327aa1ebf96ba1f476" id="r_a3de7cc9aa6ecc9327aa1ebf96ba1f476"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3de7cc9aa6ecc9327aa1ebf96ba1f476">hsensvars</a> (self, tree)</td></tr>
<tr class="separator:a3de7cc9aa6ecc9327aa1ebf96ba1f476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abdb23b5ea83e1d9e96786dad577a5" id="r_ac8abdb23b5ea83e1d9e96786dad577a5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac8abdb23b5ea83e1d9e96786dad577a5">npa</a> (self, tree)</td></tr>
<tr class="separator:ac8abdb23b5ea83e1d9e96786dad577a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfd3610d499c8261a70ff3890e94ea9" id="r_aebfd3610d499c8261a70ff3890e94ea9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aebfd3610d499c8261a70ff3890e94ea9">hsensedge</a> (self, tree)</td></tr>
<tr class="separator:aebfd3610d499c8261a70ff3890e94ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b21cdb65f4e11ee97259c236f6ab72" id="r_ab2b21cdb65f4e11ee97259c236f6ab72"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab2b21cdb65f4e11ee97259c236f6ab72">get_sense_list</a> (self)</td></tr>
<tr class="separator:ab2b21cdb65f4e11ee97259c236f6ab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c65df59acc46315226cad6c46c1ef80" id="r_a9c65df59acc46315226cad6c46c1ef80"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a9c65df59acc46315226cad6c46c1ef80">hsenslist</a> (self, tree)</td></tr>
<tr class="separator:a9c65df59acc46315226cad6c46c1ef80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9203636287f950b0d33565441432e92" id="r_aa9203636287f950b0d33565441432e92"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aa9203636287f950b0d33565441432e92">hvalchange</a> (self, tree)</td></tr>
<tr class="separator:aa9203636287f950b0d33565441432e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b0a54e2d4f04ddb92982dc5b0676ed" id="r_ab8b0a54e2d4f04ddb92982dc5b0676ed"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab8b0a54e2d4f04ddb92982dc5b0676ed">set_current_proc_name</a> (self, name)</td></tr>
<tr class="separator:ab8b0a54e2d4f04ddb92982dc5b0676ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5679c7bdb7c5903f4f079965a9131a" id="r_a5f5679c7bdb7c5903f4f079965a9131a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5f5679c7bdb7c5903f4f079965a9131a">reset_current_proc_name</a> (self)</td></tr>
<tr class="separator:a5f5679c7bdb7c5903f4f079965a9131a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b3121225df74a97d4e0fa0a21d975d" id="r_a07b3121225df74a97d4e0fa0a21d975d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a07b3121225df74a97d4e0fa0a21d975d">get_current_proc_name</a> (self)</td></tr>
<tr class="separator:a07b3121225df74a97d4e0fa0a21d975d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25ffa4fa2dc061667d8505740ba9214" id="r_ac25ffa4fa2dc061667d8505740ba9214"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac25ffa4fa2dc061667d8505740ba9214">hprocess</a> (self, tree)</td></tr>
<tr class="separator:ac25ffa4fa2dc061667d8505740ba9214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14195f5c6f050c0471274d5648b67e2" id="r_ae14195f5c6f050c0471274d5648b67e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae14195f5c6f050c0471274d5648b67e2">htype</a> (self, tree)</td></tr>
<tr class="separator:ae14195f5c6f050c0471274d5648b67e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb98c9929d0759fbdc09ea3900673e5" id="r_aacb98c9929d0759fbdc09ea3900673e5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aacb98c9929d0759fbdc09ea3900673e5">hreturnstmt</a> (self, tree)</td></tr>
<tr class="separator:aacb98c9929d0759fbdc09ea3900673e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecfacd4840312a3d6250e646839683e" id="r_a5ecfacd4840312a3d6250e646839683e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5ecfacd4840312a3d6250e646839683e">funcparami</a> (self, tree)</td></tr>
<tr class="separator:a5ecfacd4840312a3d6250e646839683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea699e678547831acfa1ccc085abde2" id="r_a9ea699e678547831acfa1ccc085abde2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a9ea699e678547831acfa1ccc085abde2">funcparamio</a> (self, tree)</td></tr>
<tr class="separator:a9ea699e678547831acfa1ccc085abde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037c8c2e006b84a38513e34a113862af" id="r_a037c8c2e006b84a38513e34a113862af"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a037c8c2e006b84a38513e34a113862af">vardeclinit</a> (self, tree)</td></tr>
<tr class="separator:a037c8c2e006b84a38513e34a113862af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ccfd5c4758079465b15742996a8ccd" id="r_a72ccfd5c4758079465b15742996a8ccd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a72ccfd5c4758079465b15742996a8ccd">hbindingarrayref</a> (self, tree)</td></tr>
<tr class="separator:a72ccfd5c4758079465b15742996a8ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c8fd2d7cb791d50ee44c834ae0a568" id="r_a31c8fd2d7cb791d50ee44c834ae0a568"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a31c8fd2d7cb791d50ee44c834ae0a568">expand_binding_ref</a> (self, tree)</td></tr>
<tr class="separator:a31c8fd2d7cb791d50ee44c834ae0a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e400f255443a0f03b30431d115e3679" id="r_a4e400f255443a0f03b30431d115e3679"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a4e400f255443a0f03b30431d115e3679">moduleinst</a> (self, tree)</td></tr>
<tr class="separator:a4e400f255443a0f03b30431d115e3679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae396164763249931fd4cff6b65cb27e1" id="r_ae396164763249931fd4cff6b65cb27e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae396164763249931fd4cff6b65cb27e1">hlrotate</a> (self, tree)</td></tr>
<tr class="separator:ae396164763249931fd4cff6b65cb27e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bd82cba02bcaba64a7a8b645243b7b" id="r_ad1bd82cba02bcaba64a7a8b645243b7b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ad1bd82cba02bcaba64a7a8b645243b7b">horreduce</a> (self, tree)</td></tr>
<tr class="separator:ad1bd82cba02bcaba64a7a8b645243b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca843d09b28e0ae6073512647679e15d" id="r_aca843d09b28e0ae6073512647679e15d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aca843d09b28e0ae6073512647679e15d">hconcat</a> (self, tree)</td></tr>
<tr class="separator:aca843d09b28e0ae6073512647679e15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1e717615a9a49cdd50a548ec223ee8" id="r_a2b1e717615a9a49cdd50a548ec223ee8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2b1e717615a9a49cdd50a548ec223ee8">vardecl</a> (self, tree)</td></tr>
<tr class="separator:a2b1e717615a9a49cdd50a548ec223ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa768a5b100c6fb9ed672154863e368a0" id="r_aa768a5b100c6fb9ed672154863e368a0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aa768a5b100c6fb9ed672154863e368a0">prevardecl</a> (self, tree)</td></tr>
<tr class="separator:aa768a5b100c6fb9ed672154863e368a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57335e1c9a7e60968c2519af2224aa99" id="r_a57335e1c9a7e60968c2519af2224aa99"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a57335e1c9a7e60968c2519af2224aa99">htypeinfo</a> (self, tree)</td></tr>
<tr class="separator:a57335e1c9a7e60968c2519af2224aa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e955e71f58773e621b294c618a1322" id="r_ae7e955e71f58773e621b294c618a1322"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae7e955e71f58773e621b294c618a1322">func_param_name_stub</a> (self, tree)</td></tr>
<tr class="separator:ae7e955e71f58773e621b294c618a1322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1837e51f7961c2fd982571cffa576220" id="r_a1837e51f7961c2fd982571cffa576220"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a1837e51f7961c2fd982571cffa576220">hfunctionparams</a> (self, tree)</td></tr>
<tr class="separator:a1837e51f7961c2fd982571cffa576220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa4397f350946a0af4be47f63ff01f4" id="r_aefa4397f350946a0af4be47f63ff01f4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aefa4397f350946a0af4be47f63ff01f4">hfunctionrettype</a> (self, tree)</td></tr>
<tr class="separator:aefa4397f350946a0af4be47f63ff01f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9484512864190461090af1781c8f9901" id="r_a9484512864190461090af1781c8f9901"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a9484512864190461090af1781c8f9901">htouint</a> (self, tree)</td></tr>
<tr class="separator:a9484512864190461090af1781c8f9901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b0f9982fd638e79b76b93dd729c60e" id="r_a86b0f9982fd638e79b76b93dd729c60e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a86b0f9982fd638e79b76b93dd729c60e">htoint</a> (self, tree)</td></tr>
<tr class="separator:a86b0f9982fd638e79b76b93dd729c60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fdc30a8a769726e3f35359d585adca" id="r_ac4fdc30a8a769726e3f35359d585adca"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac4fdc30a8a769726e3f35359d585adca">htoulong</a> (self, tree)</td></tr>
<tr class="separator:ac4fdc30a8a769726e3f35359d585adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8c3ad5128c58e144128b5fe0ffedfd" id="r_a5a8c3ad5128c58e144128b5fe0ffedfd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5a8c3ad5128c58e144128b5fe0ffedfd">htolong</a> (self, tree)</td></tr>
<tr class="separator:a5a8c3ad5128c58e144128b5fe0ffedfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e42150198b2bb22fe905c0efb5fcdc" id="r_a77e42150198b2bb22fe905c0efb5fcdc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a77e42150198b2bb22fe905c0efb5fcdc">hfunctionlocalvars</a> (self, tree)</td></tr>
<tr class="separator:a77e42150198b2bb22fe905c0efb5fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc6d1933a68ca9f781f1f1b3992159c" id="r_a2dc6d1933a68ca9f781f1f1b3992159c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2dc6d1933a68ca9f781f1f1b3992159c">hfunction</a> (self, tree)</td></tr>
<tr class="separator:a2dc6d1933a68ca9f781f1f1b3992159c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4892c11552acb18150865be5c84bf3" id="r_aec4892c11552acb18150865be5c84bf3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aec4892c11552acb18150865be5c84bf3">collect_type</a> (self, port_or_sig)</td></tr>
<tr class="separator:aec4892c11552acb18150865be5c84bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b5087d4ec961d8146d2363abc4f2fd" id="r_a48b5087d4ec961d8146d2363abc4f2fd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a48b5087d4ec961d8146d2363abc4f2fd">sigdecltype</a> (self, tree)</td></tr>
<tr class="separator:a48b5087d4ec961d8146d2363abc4f2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3153dc11c1c6dabe273524ba1ee9211c" id="r_a3153dc11c1c6dabe273524ba1ee9211c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3153dc11c1c6dabe273524ba1ee9211c">portdecltype</a> (self, tree)</td></tr>
<tr class="separator:a3153dc11c1c6dabe273524ba1ee9211c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1a32ee87a5be214fd8a6d9df03b156" id="r_abc1a32ee87a5be214fd8a6d9df03b156"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abc1a32ee87a5be214fd8a6d9df03b156">modportsiglist</a> (self, tree)</td></tr>
<tr class="separator:abc1a32ee87a5be214fd8a6d9df03b156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7641731b52026f82eb5f96abe5979bfe" id="r_a7641731b52026f82eb5f96abe5979bfe"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a7641731b52026f82eb5f96abe5979bfe">get_current_module_var_type</a> (self, id)</td></tr>
<tr class="separator:a7641731b52026f82eb5f96abe5979bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b2828c1e6acb73c44a5bb8f33ec93e" id="r_a41b2828c1e6acb73c44a5bb8f33ec93e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a41b2828c1e6acb73c44a5bb8f33ec93e">get_current_module_var_type_or_default</a> (self, id, default=None)</td></tr>
<tr class="separator:a41b2828c1e6acb73c44a5bb8f33ec93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c686a29f001d4a19803fe7bb7ae1964" id="r_a2c686a29f001d4a19803fe7bb7ae1964"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2c686a29f001d4a19803fe7bb7ae1964">reset_current_module_var_type</a> (self)</td></tr>
<tr class="separator:a2c686a29f001d4a19803fe7bb7ae1964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3479282fd489f2a1c4a441b3376d94b0" id="r_a3479282fd489f2a1c4a441b3376d94b0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3479282fd489f2a1c4a441b3376d94b0">insert_current_module_var_type</a> (self, id, tpe)</td></tr>
<tr class="separator:a3479282fd489f2a1c4a441b3376d94b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedabd5c66b0a225e3d51298de9f8be8a" id="r_aedabd5c66b0a225e3d51298de9f8be8a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aedabd5c66b0a225e3d51298de9f8be8a">hthread</a> (self, tree)</td></tr>
<tr class="separator:aedabd5c66b0a225e3d51298de9f8be8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9919e0460d78474f3fa1d98760f3a5" id="r_a2e9919e0460d78474f3fa1d98760f3a5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2e9919e0460d78474f3fa1d98760f3a5">hthreadsync</a> (self, tree)</td></tr>
<tr class="separator:a2e9919e0460d78474f3fa1d98760f3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51a050660f427f82a87f1de207c37f1" id="r_ab51a050660f427f82a87f1de207c37f1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab51a050660f427f82a87f1de207c37f1">hthreadswitch</a> (self, tree)</td></tr>
<tr class="separator:ab51a050660f427f82a87f1de207c37f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5203b9cfd0fee95a795d45eceee7db" id="r_a2a5203b9cfd0fee95a795d45eceee7db"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2a5203b9cfd0fee95a795d45eceee7db">hmodule</a> (self, tree)</td></tr>
<tr class="separator:a2a5203b9cfd0fee95a795d45eceee7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156223e08cf0b9502c3291c149d58408" id="r_a156223e08cf0b9502c3291c149d58408"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a156223e08cf0b9502c3291c149d58408">hbuiltin</a> (self, tree)</td></tr>
<tr class="separator:a156223e08cf0b9502c3291c149d58408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008e2b129046cebd70447a0de32665d4" id="r_a008e2b129046cebd70447a0de32665d4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a008e2b129046cebd70447a0de32665d4">hscmax</a> (self, tree)</td></tr>
<tr class="separator:a008e2b129046cebd70447a0de32665d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49eeebc0eee0b6bfa0809639ec612c7" id="r_ac49eeebc0eee0b6bfa0809639ec612c7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac49eeebc0eee0b6bfa0809639ec612c7">hscmin</a> (self, tree)</td></tr>
<tr class="separator:ac49eeebc0eee0b6bfa0809639ec612c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html">parselib.transforms.top_down.TopDown</a></td></tr>
<tr class="memitem:ac155340dcce91eddfd309b01e9829fb9 inherit pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown" id="r_ac155340dcce91eddfd309b01e9829fb9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html#ac155340dcce91eddfd309b01e9829fb9">__default__</a> (self, t)</td></tr>
<tr class="separator:ac155340dcce91eddfd309b01e9829fb9 inherit pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a062b064734e7160348d624fb02fe2f3a" id="r_a062b064734e7160348d624fb02fe2f3a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a062b064734e7160348d624fb02fe2f3a">indent_character</a></td></tr>
<tr class="separator:a062b064734e7160348d624fb02fe2f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfe5e638145d76f2991f6cdbe339345" id="r_aadfe5e638145d76f2991f6cdbe339345"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aadfe5e638145d76f2991f6cdbe339345">current_indent</a></td></tr>
<tr class="separator:aadfe5e638145d76f2991f6cdbe339345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2d58e737f8f426ee57243d54d742f3" id="r_aaf2d58e737f8f426ee57243d54d742f3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aaf2d58e737f8f426ee57243d54d742f3">indent_inc</a></td></tr>
<tr class="separator:aaf2d58e737f8f426ee57243d54d742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8036224acb17dc18b74915df4a349747" id="r_a8036224acb17dc18b74915df4a349747"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8036224acb17dc18b74915df4a349747">indent_stack</a></td></tr>
<tr class="separator:a8036224acb17dc18b74915df4a349747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade420ad95186a35a6598f76b2f55022c" id="r_ade420ad95186a35a6598f76b2f55022c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ade420ad95186a35a6598f76b2f55022c">bindings</a></td></tr>
<tr class="separator:ade420ad95186a35a6598f76b2f55022c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6c5ded3d6e57ee4c52fb73608a2531" id="r_a0e6c5ded3d6e57ee4c52fb73608a2531"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a0e6c5ded3d6e57ee4c52fb73608a2531">local_variables</a></td></tr>
<tr class="separator:a0e6c5ded3d6e57ee4c52fb73608a2531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa0839f1911a8aebd8d3d9a664ed8a8" id="r_a1aa0839f1911a8aebd8d3d9a664ed8a8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a1aa0839f1911a8aebd8d3d9a664ed8a8">in_for_init</a></td></tr>
<tr class="separator:a1aa0839f1911a8aebd8d3d9a664ed8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850cf1bffa018941c8fb933d5442ffbf" id="r_a850cf1bffa018941c8fb933d5442ffbf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a850cf1bffa018941c8fb933d5442ffbf">module_var_type</a></td></tr>
<tr class="separator:a850cf1bffa018941c8fb933d5442ffbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8660b3ec8a7fc8bc1e3fd63ef81578" id="r_a7e8660b3ec8a7fc8bc1e3fd63ef81578"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a7e8660b3ec8a7fc8bc1e3fd63ef81578">current_proc_name</a></td></tr>
<tr class="separator:a7e8660b3ec8a7fc8bc1e3fd63ef81578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57a5d04355981229f109ace935acf8c" id="r_ab57a5d04355981229f109ace935acf8c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab57a5d04355981229f109ace935acf8c">is_in_thread</a></td></tr>
<tr class="separator:ab57a5d04355981229f109ace935acf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7421797fb55ee27d0641c26da9e2a5c" id="r_ae7421797fb55ee27d0641c26da9e2a5c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae7421797fb55ee27d0641c26da9e2a5c">thread_comb</a></td></tr>
<tr class="separator:ae7421797fb55ee27d0641c26da9e2a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631a23fbc6998274af5f3ab977a1ff05" id="r_a631a23fbc6998274af5f3ab977a1ff05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a631a23fbc6998274af5f3ab977a1ff05">senselist</a></td></tr>
<tr class="separator:a631a23fbc6998274af5f3ab977a1ff05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354d2a73b686cb8939e2c6109214c187" id="r_a354d2a73b686cb8939e2c6109214c187"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a354d2a73b686cb8939e2c6109214c187">current_module</a></td></tr>
<tr class="separator:a354d2a73b686cb8939e2c6109214c187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5046e370fe49bdfaefdef8c0d7ad2af5" id="r_a5046e370fe49bdfaefdef8c0d7ad2af5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5046e370fe49bdfaefdef8c0d7ad2af5">thread_name</a></td></tr>
<tr class="separator:a5046e370fe49bdfaefdef8c0d7ad2af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a374067386d0bcc4398df59601f89e510" id="r_a374067386d0bcc4398df59601f89e510"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a374067386d0bcc4398df59601f89e510">_clean_harrayref</a> (self, harrayref_node)</td></tr>
<tr class="separator:a374067386d0bcc4398df59601f89e510"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-methods" name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:ab9aa2b4359145541d539d4249cfe4654" id="r_ab9aa2b4359145541d539d4249cfe4654"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab9aa2b4359145541d539d4249cfe4654">__get_var_name</a> (self, tree)</td></tr>
<tr class="separator:ab9aa2b4359145541d539d4249cfe4654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8831314a94db86ff3abc2f32ae54f0b3" id="r_a8831314a94db86ff3abc2f32ae54f0b3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8831314a94db86ff3abc2f32ae54f0b3">__get_var_names</a> (self, tree)</td></tr>
<tr class="separator:a8831314a94db86ff3abc2f32ae54f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda060b73123f5c44c736fb81a2a40d9" id="r_aeda060b73123f5c44c736fb81a2a40d9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aeda060b73123f5c44c736fb81a2a40d9">__check_const</a> (self, tree)</td></tr>
<tr class="separator:aeda060b73123f5c44c736fb81a2a40d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ee13dd138927f6bb4db4ef0b89de13" id="r_ae8ee13dd138927f6bb4db4ef0b89de13"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae8ee13dd138927f6bb4db4ef0b89de13">__is_local_variable</a> (self, var_name)</td></tr>
<tr class="separator:ae8ee13dd138927f6bb4db4ef0b89de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78ca31f3e619471f1fc651cc892f9fa" id="r_ab78ca31f3e619471f1fc651cc892f9fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab78ca31f3e619471f1fc651cc892f9fa">__all_local_variables</a> (self, var_names)</td></tr>
<tr class="separator:ab78ca31f3e619471f1fc651cc892f9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd7b5a49796f761610660c9a2ce8fc8" id="r_adbd7b5a49796f761610660c9a2ce8fc8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#adbd7b5a49796f761610660c9a2ce8fc8">__is_synchronous_sensitivity_list</a> (self, sense_list)</td></tr>
<tr class="separator:adbd7b5a49796f761610660c9a2ce8fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7058ba8b0131842bce17e1a6aefd4c2" id="r_af7058ba8b0131842bce17e1a6aefd4c2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#af7058ba8b0131842bce17e1a6aefd4c2">__reset_local_variables</a> (self)</td></tr>
<tr class="separator:af7058ba8b0131842bce17e1a6aefd4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59932719320639efcb80ba04741303c6" id="r_a59932719320639efcb80ba04741303c6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a59932719320639efcb80ba04741303c6">__add_local_variables</a> (self, var_name)</td></tr>
<tr class="separator:a59932719320639efcb80ba04741303c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f8a146e5fa27815e98d7adfb23f0b2" id="r_ae8f8a146e5fa27815e98d7adfb23f0b2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae8f8a146e5fa27815e98d7adfb23f0b2">__gen_funcparam</a> (self, tree)</td></tr>
<tr class="separator:ae8f8a146e5fa27815e98d7adfb23f0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326cb1a975a542145b87fc4507a47347" id="r_a326cb1a975a542145b87fc4507a47347"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a326cb1a975a542145b87fc4507a47347">__generate_hthread_block</a> (self, tree, is_sync)</td></tr>
<tr class="separator:a326cb1a975a542145b87fc4507a47347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe279de8ab93aa02269616a511cd081" id="r_abbe279de8ab93aa02269616a511cd081"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abbe279de8ab93aa02269616a511cd081">__is_generated_signal</a> (self, name)</td></tr>
<tr class="separator:abbe279de8ab93aa02269616a511cd081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d6c20b440eedab233f2c861bf41930" id="r_a47d6c20b440eedab233f2c861bf41930"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a47d6c20b440eedab233f2c861bf41930">__generate_vars_decl</a> (self, ind, res, vars)</td></tr>
<tr class="separator:a47d6c20b440eedab233f2c861bf41930"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-attribs" name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a8eb98bc068e1e69145d94590342ed82d" id="r_a8eb98bc068e1e69145d94590342ed82d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8eb98bc068e1e69145d94590342ed82d">__current_scope_type</a></td></tr>
<tr class="separator:a8eb98bc068e1e69145d94590342ed82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">Translate low-level format of the _hdl.txt into Verilog
Note that type defs are already expanded at this point, so all htypeinfo/htype should only include primitive types
This pass does not perform any tree transformation that alters the semantics, but **only** generates Verilog
</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00011">11</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a889636db6d486806bc9906d66af8a5d7" name="a889636db6d486806bc9906d66af8a5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889636db6d486806bc9906d66af8a5d7">&#9670;&#160;</a></span>__init__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__init__ </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html#af731a3cd4b79dc63ff11f48bc13a4916">parselib.transforms.top_down.TopDown</a>.</p>

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00016">16</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a59932719320639efcb80ba04741303c6" name="a59932719320639efcb80ba04741303c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59932719320639efcb80ba04741303c6">&#9670;&#160;</a></span>__add_local_variables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__add_local_variables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>var_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00620">620</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab78ca31f3e619471f1fc651cc892f9fa" name="ab78ca31f3e619471f1fc651cc892f9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78ca31f3e619471f1fc651cc892f9fa">&#9670;&#160;</a></span>__all_local_variables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__all_local_variables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>var_names</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00265">265</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aeda060b73123f5c44c736fb81a2a40d9" name="aeda060b73123f5c44c736fb81a2a40d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda060b73123f5c44c736fb81a2a40d9">&#9670;&#160;</a></span>__check_const()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__check_const </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<pre class="fragment">check whether the tree valuates to constant</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00205">205</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae8f8a146e5fa27815e98d7adfb23f0b2" name="ae8f8a146e5fa27815e98d7adfb23f0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f8a146e5fa27815e98d7adfb23f0b2">&#9670;&#160;</a></span>__gen_funcparam()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__gen_funcparam </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00646">646</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a326cb1a975a542145b87fc4507a47347" name="a326cb1a975a542145b87fc4507a47347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326cb1a975a542145b87fc4507a47347">&#9670;&#160;</a></span>__generate_hthread_block()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__generate_hthread_block </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>is_sync</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00934">934</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a47d6c20b440eedab233f2c861bf41930" name="a47d6c20b440eedab233f2c861bf41930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d6c20b440eedab233f2c861bf41930">&#9670;&#160;</a></span>__generate_vars_decl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__generate_vars_decl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l01143">1143</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab9aa2b4359145541d539d4249cfe4654" name="ab9aa2b4359145541d539d4249cfe4654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9aa2b4359145541d539d4249cfe4654">&#9670;&#160;</a></span>__get_var_name()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__get_var_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00059">59</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a8831314a94db86ff3abc2f32ae54f0b3" name="a8831314a94db86ff3abc2f32ae54f0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8831314a94db86ff3abc2f32ae54f0b3">&#9670;&#160;</a></span>__get_var_names()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__get_var_names </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<pre class="fragment">return a list of variable names</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00069">69</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="abbe279de8ab93aa02269616a511cd081" name="abbe279de8ab93aa02269616a511cd081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe279de8ab93aa02269616a511cd081">&#9670;&#160;</a></span>__is_generated_signal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__is_generated_signal </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l01140">1140</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae8ee13dd138927f6bb4db4ef0b89de13" name="ae8ee13dd138927f6bb4db4ef0b89de13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ee13dd138927f6bb4db4ef0b89de13">&#9670;&#160;</a></span>__is_local_variable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__is_local_variable </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>var_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00262">262</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="adbd7b5a49796f761610660c9a2ce8fc8" name="adbd7b5a49796f761610660c9a2ce8fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd7b5a49796f761610660c9a2ce8fc8">&#9670;&#160;</a></span>__is_synchronous_sensitivity_list()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__is_synchronous_sensitivity_list </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>sense_list</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00577">577</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="af7058ba8b0131842bce17e1a6aefd4c2" name="af7058ba8b0131842bce17e1a6aefd4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7058ba8b0131842bce17e1a6aefd4c2">&#9670;&#160;</a></span>__reset_local_variables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__reset_local_variables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00617">617</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a374067386d0bcc4398df59601f89e510" name="a374067386d0bcc4398df59601f89e510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374067386d0bcc4398df59601f89e510">&#9670;&#160;</a></span>_clean_harrayref()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass._clean_harrayref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>harrayref_node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00215">215</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3d968e1ac92edd5d27696c47f2f1431d" name="a3d968e1ac92edd5d27696c47f2f1431d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d968e1ac92edd5d27696c47f2f1431d">&#9670;&#160;</a></span>blkassign()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.blkassign </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00089">89</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="abdc69f8b1cee016c3215ab099bbfda41" name="abdc69f8b1cee016c3215ab099bbfda41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc69f8b1cee016c3215ab099bbfda41">&#9670;&#160;</a></span>breakstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.breakstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00362">362</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3b239a4b9648bf86825fd2071f2ec83b" name="a3b239a4b9648bf86825fd2071f2ec83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b239a4b9648bf86825fd2071f2ec83b">&#9670;&#160;</a></span>casestmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.casestmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00342">342</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3ae441db5c645f2c948902325fad1251" name="a3ae441db5c645f2c948902325fad1251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae441db5c645f2c948902325fad1251">&#9670;&#160;</a></span>casevalue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.casevalue </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00332">332</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aec4892c11552acb18150865be5c84bf3" name="aec4892c11552acb18150865be5c84bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4892c11552acb18150865be5c84bf3">&#9670;&#160;</a></span>collect_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.collect_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>port_or_sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00882">882</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae4d429446ed2bec1bda9e6f8637ecc13" name="ae4d429446ed2bec1bda9e6f8637ecc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d429446ed2bec1bda9e6f8637ecc13">&#9670;&#160;</a></span>continuestmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.continuestmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00325">325</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a5bc1bf7a891bbd0c453f3483acc8fd20" name="a5bc1bf7a891bbd0c453f3483acc8fd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc1bf7a891bbd0c453f3483acc8fd20">&#9670;&#160;</a></span>dec_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.dec_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00444">444</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="abeb0c5ef161fb075d7f0328481feb36c" name="abeb0c5ef161fb075d7f0328481feb36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb0c5ef161fb075d7f0328481feb36c">&#9670;&#160;</a></span>dostmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.dostmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00422">422</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a31c8fd2d7cb791d50ee44c834ae0a568" name="a31c8fd2d7cb791d50ee44c834ae0a568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c8fd2d7cb791d50ee44c834ae0a568">&#9670;&#160;</a></span>expand_binding_ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.expand_binding_ref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00689">689</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a75dad3cad177202d2e02ae08819c4de0" name="a75dad3cad177202d2e02ae08819c4de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75dad3cad177202d2e02ae08819c4de0">&#9670;&#160;</a></span>forbody()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.forbody </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00492">492</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a62e21f4de05fc20aa078fa66140cfb5d" name="a62e21f4de05fc20aa078fa66140cfb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e21f4de05fc20aa078fa66140cfb5d">&#9670;&#160;</a></span>forcond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.forcond </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00484">484</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a8ad7be65b2fb81cbee71655766d0ea2d" name="a8ad7be65b2fb81cbee71655766d0ea2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad7be65b2fb81cbee71655766d0ea2d">&#9670;&#160;</a></span>forinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.forinit </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00473">473</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3837bf1f085c1164a8f10314bb68df3f" name="a3837bf1f085c1164a8f10314bb68df3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3837bf1f085c1164a8f10314bb68df3f">&#9670;&#160;</a></span>forpostcond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.forpostcond </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00488">488</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a1e54e9c42138055d39157ad85482e54a" name="a1e54e9c42138055d39157ad85482e54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e54e9c42138055d39157ad85482e54a">&#9670;&#160;</a></span>forstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.forstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00496">496</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae7e955e71f58773e621b294c618a1322" name="ae7e955e71f58773e621b294c618a1322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e955e71f58773e621b294c618a1322">&#9670;&#160;</a></span>func_param_name_stub()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.func_param_name_stub </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00809">809</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a5ecfacd4840312a3d6250e646839683e" name="a5ecfacd4840312a3d6250e646839683e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecfacd4840312a3d6250e646839683e">&#9670;&#160;</a></span>funcparami()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.funcparami </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00657">657</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a9ea699e678547831acfa1ccc085abde2" name="a9ea699e678547831acfa1ccc085abde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea699e678547831acfa1ccc085abde2">&#9670;&#160;</a></span>funcparamio()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.funcparamio </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00660">660</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aafe4beb8486ea509c03fe845ac71cff0" name="aafe4beb8486ea509c03fe845ac71cff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe4beb8486ea509c03fe845ac71cff0">&#9670;&#160;</a></span>get_current_ind_prefix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_ind_prefix </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00328">328</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a7641731b52026f82eb5f96abe5979bfe" name="a7641731b52026f82eb5f96abe5979bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7641731b52026f82eb5f96abe5979bfe">&#9670;&#160;</a></span>get_current_module_var_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_module_var_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00904">904</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a41b2828c1e6acb73c44a5bb8f33ec93e" name="a41b2828c1e6acb73c44a5bb8f33ec93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b2828c1e6acb73c44a5bb8f33ec93e">&#9670;&#160;</a></span>get_current_module_var_type_or_default()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_module_var_type_or_default </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>default</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00907">907</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a07b3121225df74a97d4e0fa0a21d975d" name="a07b3121225df74a97d4e0fa0a21d975d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b3121225df74a97d4e0fa0a21d975d">&#9670;&#160;</a></span>get_current_proc_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_proc_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00574">574</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a19bf0bb6d8683863c69323a18e9a07b6" name="a19bf0bb6d8683863c69323a18e9a07b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19bf0bb6d8683863c69323a18e9a07b6">&#9670;&#160;</a></span>get_current_scope_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_scope_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">denotes one of four types of scope: loop, switch, branch, None
currently, this is only useful for determine the handling of breaks
</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00031">31</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab2b21cdb65f4e11ee97259c236f6ab72" name="ab2b21cdb65f4e11ee97259c236f6ab72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b21cdb65f4e11ee97259c236f6ab72">&#9670;&#160;</a></span>get_sense_list()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_sense_list </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00528">528</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a0f4cc16462f30106e1183d186d66e1df" name="a0f4cc16462f30106e1183d186d66e1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4cc16462f30106e1183d186d66e1df">&#9670;&#160;</a></span>harrayref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.harrayref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00222">222</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a72ccfd5c4758079465b15742996a8ccd" name="a72ccfd5c4758079465b15742996a8ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ccfd5c4758079465b15742996a8ccd">&#9670;&#160;</a></span>hbindingarrayref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hbindingarrayref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">this expansion should only be invoked by expanding_binding_ref and should not be invoked elsewhere
the reason is that we need to collect binding information per arry-like port
</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00681">681</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a775df6fe970bf46ca40d69c16ab19df2" name="a775df6fe970bf46ca40d69c16ab19df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775df6fe970bf46ca40d69c16ab19df2">&#9670;&#160;</a></span>hbinop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hbinop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00268">268</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a156223e08cf0b9502c3291c149d58408" name="a156223e08cf0b9502c3291c149d58408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156223e08cf0b9502c3291c149d58408">&#9670;&#160;</a></span>hbuiltin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hbuiltin </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l01122">1122</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aca843d09b28e0ae6073512647679e15d" name="aca843d09b28e0ae6073512647679e15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca843d09b28e0ae6073512647679e15d">&#9670;&#160;</a></span>hconcat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hconcat </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00786">786</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a305feae4972915c4929d5bda63911659" name="a305feae4972915c4929d5bda63911659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305feae4972915c4929d5bda63911659">&#9670;&#160;</a></span>hcondop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hcondop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00183">183</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a6251928b4d73abebbbf33b25b0a984e2" name="a6251928b4d73abebbbf33b25b0a984e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6251928b4d73abebbbf33b25b0a984e2">&#9670;&#160;</a></span>hcstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hcstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00317">317</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a2dc6d1933a68ca9f781f1f1b3992159c" name="a2dc6d1933a68ca9f781f1f1b3992159c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc6d1933a68ca9f781f1f1b3992159c">&#9670;&#160;</a></span>hfunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunction </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00850">850</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a77e42150198b2bb22fe905c0efb5fcdc" name="a77e42150198b2bb22fe905c0efb5fcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e42150198b2bb22fe905c0efb5fcdc">&#9670;&#160;</a></span>hfunctionlocalvars()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunctionlocalvars </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00846">846</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a1837e51f7961c2fd982571cffa576220" name="a1837e51f7961c2fd982571cffa576220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1837e51f7961c2fd982571cffa576220">&#9670;&#160;</a></span>hfunctionparams()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunctionparams </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00817">817</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aefa4397f350946a0af4be47f63ff01f4" name="aefa4397f350946a0af4be47f63ff01f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa4397f350946a0af4be47f63ff01f4">&#9670;&#160;</a></span>hfunctionrettype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunctionrettype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00821">821</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a8b673973a69eccbf27b1ce0960ecee5c" name="a8b673973a69eccbf27b1ce0960ecee5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b673973a69eccbf27b1ce0960ecee5c">&#9670;&#160;</a></span>hliteral()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hliteral </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">stops at literal, it is some kinds of terminal</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00187">187</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae396164763249931fd4cff6b65cb27e1" name="ae396164763249931fd4cff6b65cb27e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae396164763249931fd4cff6b65cb27e1">&#9670;&#160;</a></span>hlrotate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hlrotate </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00777">777</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a6b94abfeffdd25a1246f9face93784c4" name="a6b94abfeffdd25a1246f9face93784c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b94abfeffdd25a1246f9face93784c4">&#9670;&#160;</a></span>hmethodcall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hmethodcall </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00077">77</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a2a5203b9cfd0fee95a795d45eceee7db" name="a2a5203b9cfd0fee95a795d45eceee7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5203b9cfd0fee95a795d45eceee7db">&#9670;&#160;</a></span>hmodule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hmodule </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00974">974</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="abb931cefc32b39aa693561f0ee06adc1" name="abb931cefc32b39aa693561f0ee06adc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb931cefc32b39aa693561f0ee06adc1">&#9670;&#160;</a></span>hnoop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hnoop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00406">406</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ad1bd82cba02bcaba64a7a8b645243b7b" name="ad1bd82cba02bcaba64a7a8b645243b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1bd82cba02bcaba64a7a8b645243b7b">&#9670;&#160;</a></span>horreduce()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.horreduce </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00781">781</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="adad090e1b690c5be6e16e51a19cd5c90" name="adad090e1b690c5be6e16e51a19cd5c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad090e1b690c5be6e16e51a19cd5c90">&#9670;&#160;</a></span>hpostfix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hpostfix </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00289">289</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a24a64ffd7a138df7f927f1a17e20d443" name="a24a64ffd7a138df7f927f1a17e20d443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a64ffd7a138df7f927f1a17e20d443">&#9670;&#160;</a></span>hprefix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hprefix </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00293">293</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ac25ffa4fa2dc061667d8505740ba9214" name="ac25ffa4fa2dc061667d8505740ba9214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25ffa4fa2dc061667d8505740ba9214">&#9670;&#160;</a></span>hprocess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hprocess </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00580">580</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aacb98c9929d0759fbdc09ea3900673e5" name="aacb98c9929d0759fbdc09ea3900673e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb98c9929d0759fbdc09ea3900673e5">&#9670;&#160;</a></span>hreturnstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hreturnstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00631">631</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a008e2b129046cebd70447a0de32665d4" name="a008e2b129046cebd70447a0de32665d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a008e2b129046cebd70447a0de32665d4">&#9670;&#160;</a></span>hscmax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hscmax </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l01126">1126</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ac49eeebc0eee0b6bfa0809639ec612c7" name="ac49eeebc0eee0b6bfa0809639ec612c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49eeebc0eee0b6bfa0809639ec612c7">&#9670;&#160;</a></span>hscmin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hscmin </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l01133">1133</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aebfd3610d499c8261a70ff3890e94ea9" name="aebfd3610d499c8261a70ff3890e94ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfd3610d499c8261a70ff3890e94ea9">&#9670;&#160;</a></span>hsensedge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsensedge </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00524">524</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a9c65df59acc46315226cad6c46c1ef80" name="a9c65df59acc46315226cad6c46c1ef80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c65df59acc46315226cad6c46c1ef80">&#9670;&#160;</a></span>hsenslist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsenslist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00531">531</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3de7cc9aa6ecc9327aa1ebf96ba1f476" name="a3de7cc9aa6ecc9327aa1ebf96ba1f476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de7cc9aa6ecc9327aa1ebf96ba1f476">&#9670;&#160;</a></span>hsensvars()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsensvars </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00517">517</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aa1a0416664b533a8209861cc616c8131" name="aa1a0416664b533a8209861cc616c8131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a0416664b533a8209861cc616c8131">&#9670;&#160;</a></span>hsigassignl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsigassignl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00258">258</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aedabd5c66b0a225e3d51298de9f8be8a" name="aedabd5c66b0a225e3d51298de9f8be8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedabd5c66b0a225e3d51298de9f8be8a">&#9670;&#160;</a></span>hthread()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hthread </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00920">920</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab51a050660f427f82a87f1de207c37f1" name="ab51a050660f427f82a87f1de207c37f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51a050660f427f82a87f1de207c37f1">&#9670;&#160;</a></span>hthreadswitch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hthreadswitch </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00968">968</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a2e9919e0460d78474f3fa1d98760f3a5" name="a2e9919e0460d78474f3fa1d98760f3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9919e0460d78474f3fa1d98760f3a5">&#9670;&#160;</a></span>hthreadsync()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hthreadsync </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00964">964</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a86b0f9982fd638e79b76b93dd729c60e" name="a86b0f9982fd638e79b76b93dd729c60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b0f9982fd638e79b76b93dd729c60e">&#9670;&#160;</a></span>htoint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.htoint </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00834">834</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a5a8c3ad5128c58e144128b5fe0ffedfd" name="a5a8c3ad5128c58e144128b5fe0ffedfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a8c3ad5128c58e144128b5fe0ffedfd">&#9670;&#160;</a></span>htolong()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.htolong </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00842">842</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a9484512864190461090af1781c8f9901" name="a9484512864190461090af1781c8f9901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9484512864190461090af1781c8f9901">&#9670;&#160;</a></span>htouint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.htouint </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00830">830</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ac4fdc30a8a769726e3f35359d585adca" name="ac4fdc30a8a769726e3f35359d585adca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fdc30a8a769726e3f35359d585adca">&#9670;&#160;</a></span>htoulong()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.htoulong </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00838">838</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae14195f5c6f050c0471274d5648b67e2" name="ae14195f5c6f050c0471274d5648b67e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14195f5c6f050c0471274d5648b67e2">&#9670;&#160;</a></span>htype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.htype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00624">624</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a57335e1c9a7e60968c2519af2224aa99" name="a57335e1c9a7e60968c2519af2224aa99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57335e1c9a7e60968c2519af2224aa99">&#9670;&#160;</a></span>htypeinfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.htypeinfo </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00804">804</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aed949cd7808e3f90b315f21749bd4e91" name="aed949cd7808e3f90b315f21749bd4e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed949cd7808e3f90b315f21749bd4e91">&#9670;&#160;</a></span>hunop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hunop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00297">297</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aa9203636287f950b0d33565441432e92" name="aa9203636287f950b0d33565441432e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9203636287f950b0d33565441432e92">&#9670;&#160;</a></span>hvalchange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hvalchange </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00563">563</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a945707207f38ce0f3a8dcbf6bc433b62" name="a945707207f38ce0f3a8dcbf6bc433b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945707207f38ce0f3a8dcbf6bc433b62">&#9670;&#160;</a></span>hvarinitlist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hvarinitlist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00085">85</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a8c7b8a0c1705a25950f89ce84c9ad991" name="a8c7b8a0c1705a25950f89ce84c9ad991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7b8a0c1705a25950f89ce84c9ad991">&#9670;&#160;</a></span>hvarref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hvarref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00193">193</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a6f04f7970b9d0997723806aaa77b5f8c" name="a6f04f7970b9d0997723806aaa77b5f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f04f7970b9d0997723806aaa77b5f8c">&#9670;&#160;</a></span>hwait()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.hwait </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00081">81</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aed5b5fd119c9fe7e0f8d1a4a985eac93" name="aed5b5fd119c9fe7e0f8d1a4a985eac93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5b5fd119c9fe7e0f8d1a4a985eac93">&#9670;&#160;</a></span>ifstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.ifstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00454">454</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ac127d9eb80498293c8a133c2132f09f9" name="ac127d9eb80498293c8a133c2132f09f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac127d9eb80498293c8a133c2132f09f9">&#9670;&#160;</a></span>inc_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.inc_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00441">441</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3479282fd489f2a1c4a441b3376d94b0" name="a3479282fd489f2a1c4a441b3376d94b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3479282fd489f2a1c4a441b3376d94b0">&#9670;&#160;</a></span>insert_current_module_var_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.insert_current_module_var_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tpe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00915">915</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="abc1a32ee87a5be214fd8a6d9df03b156" name="abc1a32ee87a5be214fd8a6d9df03b156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1a32ee87a5be214fd8a6d9df03b156">&#9670;&#160;</a></span>modportsiglist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.modportsiglist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00900">900</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a4e400f255443a0f03b30431d115e3679" name="a4e400f255443a0f03b30431d115e3679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e400f255443a0f03b30431d115e3679">&#9670;&#160;</a></span>moduleinst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.moduleinst </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00695">695</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="adca5d474d2800746df0b448a530ff4c7" name="adca5d474d2800746df0b448a530ff4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca5d474d2800746df0b448a530ff4c7">&#9670;&#160;</a></span>modulelist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.modulelist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00049">49</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a748a7b34b828db147f2ee6f71f4c2f12" name="a748a7b34b828db147f2ee6f71f4c2f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748a7b34b828db147f2ee6f71f4c2f12">&#9670;&#160;</a></span>nonrefexp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.nonrefexp </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00054">54</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ac8abdb23b5ea83e1d9e96786dad577a5" name="ac8abdb23b5ea83e1d9e96786dad577a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8abdb23b5ea83e1d9e96786dad577a5">&#9670;&#160;</a></span>npa()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.npa </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00521">521</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a65e45defe52c8d328d2267a68d9a4dfa" name="a65e45defe52c8d328d2267a68d9a4dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e45defe52c8d328d2267a68d9a4dfa">&#9670;&#160;</a></span>numlitwidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.numlitwidth </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00176">176</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ad60f537d210f354cb51fecb67a7c69ee" name="ad60f537d210f354cb51fecb67a7c69ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60f537d210f354cb51fecb67a7c69ee">&#9670;&#160;</a></span>pop_current_scope_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.pop_current_scope_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00041">41</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a37a9476d5ad94010f1b3d2f038455925" name="a37a9476d5ad94010f1b3d2f038455925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a9476d5ad94010f1b3d2f038455925">&#9670;&#160;</a></span>pop_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.pop_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00451">451</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3153dc11c1c6dabe273524ba1ee9211c" name="a3153dc11c1c6dabe273524ba1ee9211c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3153dc11c1c6dabe273524ba1ee9211c">&#9670;&#160;</a></span>portdecltype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.portdecltype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00895">895</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aa768a5b100c6fb9ed672154863e368a0" name="aa768a5b100c6fb9ed672154863e368a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa768a5b100c6fb9ed672154863e368a0">&#9670;&#160;</a></span>prevardecl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.prevardecl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00796">796</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="adf7e9c6b0f27af52e84c767769ac76f2" name="adf7e9c6b0f27af52e84c767769ac76f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf7e9c6b0f27af52e84c767769ac76f2">&#9670;&#160;</a></span>push_current_scope_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.push_current_scope_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>scope</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00037">37</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a67e34e398e448c92ec1616cbdcbfff3c" name="a67e34e398e448c92ec1616cbdcbfff3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e34e398e448c92ec1616cbdcbfff3c">&#9670;&#160;</a></span>push_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.push_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">used to service temporary indent removal, such as that in for condition</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00447">447</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a2c686a29f001d4a19803fe7bb7ae1964" name="a2c686a29f001d4a19803fe7bb7ae1964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c686a29f001d4a19803fe7bb7ae1964">&#9670;&#160;</a></span>reset_current_module_var_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.reset_current_module_var_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00912">912</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a5f5679c7bdb7c5903f4f079965a9131a" name="a5f5679c7bdb7c5903f4f079965a9131a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5679c7bdb7c5903f4f079965a9131a">&#9670;&#160;</a></span>reset_current_proc_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.reset_current_proc_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00571">571</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab8b0a54e2d4f04ddb92982dc5b0676ed" name="ab8b0a54e2d4f04ddb92982dc5b0676ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b0a54e2d4f04ddb92982dc5b0676ed">&#9670;&#160;</a></span>set_current_proc_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.set_current_proc_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00568">568</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a48b5087d4ec961d8146d2363abc4f2fd" name="a48b5087d4ec961d8146d2363abc4f2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b5087d4ec961d8146d2363abc4f2fd">&#9670;&#160;</a></span>sigdecltype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.sigdecltype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00890">890</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aaac090241019b2378352fd7ad6c3a9ac" name="aaac090241019b2378352fd7ad6c3a9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac090241019b2378352fd7ad6c3a9ac">&#9670;&#160;</a></span>start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.start </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00045">45</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="af0fc714f48e5f2c01ec7f79cc7ef1a7d" name="af0fc714f48e5f2c01ec7f79cc7ef1a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fc714f48e5f2c01ec7f79cc7ef1a7d">&#9670;&#160;</a></span>stmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.stmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00370">370</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae2e66d8a4f094af49d41958b99991758" name="ae2e66d8a4f094af49d41958b99991758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e66d8a4f094af49d41958b99991758">&#9670;&#160;</a></span>stmts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.stmts </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00436">436</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab0535be066d9e5a5a8c4f710425a4b25" name="ab0535be066d9e5a5a8c4f710425a4b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0535be066d9e5a5a8c4f710425a4b25">&#9670;&#160;</a></span>switchbody()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.switchbody </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00336">336</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a3359e6ee33e89bd2b08711d80332a68c" name="a3359e6ee33e89bd2b08711d80332a68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3359e6ee33e89bd2b08711d80332a68c">&#9670;&#160;</a></span>switchcond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.switchcond </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00350">350</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aca0642ed56e47ed219f77dfd41d922f3" name="aca0642ed56e47ed219f77dfd41d922f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0642ed56e47ed219f77dfd41d922f3">&#9670;&#160;</a></span>switchstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.switchstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00354">354</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a94583965f34d70d8c9c4fcfd0f9d1c94" name="a94583965f34d70d8c9c4fcfd0f9d1c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94583965f34d70d8c9c4fcfd0f9d1c94">&#9670;&#160;</a></span>syscread()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.syscread </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">syscread: hsigassignr, token</pre> 
<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00200">200</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab47e4d58cee4414d95fbca7aa106c676" name="ab47e4d58cee4414d95fbca7aa106c676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47e4d58cee4414d95fbca7aa106c676">&#9670;&#160;</a></span>syscwrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.syscwrite </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00169">169</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a2b1e717615a9a49cdd50a548ec223ee8" name="a2b1e717615a9a49cdd50a548ec223ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1e717615a9a49cdd50a548ec223ee8">&#9670;&#160;</a></span>vardecl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.vardecl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00792">792</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a037c8c2e006b84a38513e34a113862af" name="a037c8c2e006b84a38513e34a113862af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a037c8c2e006b84a38513e34a113862af">&#9670;&#160;</a></span>vardeclinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.vardeclinit </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00663">663</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aac8b2b8c5d9e99ea1ccc7cb7e5bd8511" name="aac8b2b8c5d9e99ea1ccc7cb7e5bd8511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8b2b8c5d9e99ea1ccc7cb7e5bd8511">&#9670;&#160;</a></span>whilestmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.whilestmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00410">410</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a8eb98bc068e1e69145d94590342ed82d" name="a8eb98bc068e1e69145d94590342ed82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb98bc068e1e69145d94590342ed82d">&#9670;&#160;</a></span>__current_scope_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.__current_scope_type</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00027">27</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ade420ad95186a35a6598f76b2f55022c" name="ade420ad95186a35a6598f76b2f55022c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade420ad95186a35a6598f76b2f55022c">&#9670;&#160;</a></span>bindings</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.bindings</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00022">22</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aadfe5e638145d76f2991f6cdbe339345" name="aadfe5e638145d76f2991f6cdbe339345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfe5e638145d76f2991f6cdbe339345">&#9670;&#160;</a></span>current_indent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.current_indent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00019">19</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a354d2a73b686cb8939e2c6109214c187" name="a354d2a73b686cb8939e2c6109214c187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354d2a73b686cb8939e2c6109214c187">&#9670;&#160;</a></span>current_module</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.current_module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00598">598</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a7e8660b3ec8a7fc8bc1e3fd63ef81578" name="a7e8660b3ec8a7fc8bc1e3fd63ef81578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8660b3ec8a7fc8bc1e3fd63ef81578">&#9670;&#160;</a></span>current_proc_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.current_proc_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00026">26</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a1aa0839f1911a8aebd8d3d9a664ed8a8" name="a1aa0839f1911a8aebd8d3d9a664ed8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa0839f1911a8aebd8d3d9a664ed8a8">&#9670;&#160;</a></span>in_for_init</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.in_for_init</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00024">24</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a062b064734e7160348d624fb02fe2f3a" name="a062b064734e7160348d624fb02fe2f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062b064734e7160348d624fb02fe2f3a">&#9670;&#160;</a></span>indent_character</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.indent_character</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00018">18</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="aaf2d58e737f8f426ee57243d54d742f3" name="aaf2d58e737f8f426ee57243d54d742f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2d58e737f8f426ee57243d54d742f3">&#9670;&#160;</a></span>indent_inc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.indent_inc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00020">20</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a8036224acb17dc18b74915df4a349747" name="a8036224acb17dc18b74915df4a349747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8036224acb17dc18b74915df4a349747">&#9670;&#160;</a></span>indent_stack</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.indent_stack</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00021">21</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ab57a5d04355981229f109ace935acf8c" name="ab57a5d04355981229f109ace935acf8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57a5d04355981229f109ace935acf8c">&#9670;&#160;</a></span>is_in_thread</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.is_in_thread</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00028">28</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a0e6c5ded3d6e57ee4c52fb73608a2531" name="a0e6c5ded3d6e57ee4c52fb73608a2531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6c5ded3d6e57ee4c52fb73608a2531">&#9670;&#160;</a></span>local_variables</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.local_variables</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00023">23</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a850cf1bffa018941c8fb933d5442ffbf" name="a850cf1bffa018941c8fb933d5442ffbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850cf1bffa018941c8fb933d5442ffbf">&#9670;&#160;</a></span>module_var_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.module_var_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00025">25</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a631a23fbc6998274af5f3ab977a1ff05" name="a631a23fbc6998274af5f3ab977a1ff05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631a23fbc6998274af5f3ab977a1ff05">&#9670;&#160;</a></span>senselist</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.senselist</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00534">534</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="ae7421797fb55ee27d0641c26da9e2a5c" name="ae7421797fb55ee27d0641c26da9e2a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7421797fb55ee27d0641c26da9e2a5c">&#9670;&#160;</a></span>thread_comb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.thread_comb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00029">29</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<a id="a5046e370fe49bdfaefdef8c0d7ad2af5" name="a5046e370fe49bdfaefdef8c0d7ad2af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5046e370fe49bdfaefdef8c0d7ad2af5">&#9670;&#160;</a></span>thread_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.thread_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__tranlation_8py_source.html#l00928">928</a> of file <a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>plugins/hdl/parselib/transforms/<a class="el" href="verilog__tranlation_8py_source.html">verilog_tranlation.py</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
