Magic 271485
Revision Verdi_S-2021.09-SP2-9

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 1183 488 143 65

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home2/s1_student3/project1/2024fa_cpu_design/week08_midterm/02.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 5125.400766 5356.963266
cursor 490.000000
marker 0.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 37
; marker line index
markerPos 53

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "G1"
activeDirFile "" "/home2/s1_student3/project1/2024fa_cpu_design/week08_midterm/02.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"
addSignal -h 15 -UNSIGNED -BIN /cpu_tb/CPU/icpu/Instr[31:0]
addSignal -h 15 -holdScope PC[31:0]
addSignal -h 15 -holdScope clk
addSignal -h 15 -holdScope n_rst
addSignal -h 15 -holdScope ALUControl[4:0]
addSignal -h 15 -holdScope ALUResult[31:0]
addSignal -h 15 -holdScope ALUSrcA[1:0]
addSignal -h 15 -holdScope ALUSrcB
addSignal -h 15 -holdScope Branch
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -holdScope C
addSignal -h 15 -holdScope ImmSrc[2:0]
addSignal -h 15 -holdScope MemWrite
addSignal -h 15 -holdScope N
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 -holdScope ReadData[31:0]
addSignal -h 15 -holdScope RegWrite
addSignal -h 15 -holdScope ResultSrc[1:0]
addSignal -h 15 -holdScope V
addSignal -h 15 -holdScope WriteData[31:0]
addSignal -h 15 -holdScope Z
addSignal -h 15 -UNSIGNED -BIN /cpu_tb/CPU/icpu/u_controller/ALUControl[4:0]
addSignal -h 15 -UNSIGNED -BIN -holdScope ALUSrcA[1:0]
addSignal -h 15 -holdScope ALUSrcB
addSignal -h 15 -UNSIGNED -BIN -holdScope ALUop[1:0]
addSignal -h 15 -holdScope Branch
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -UNSIGNED -BIN -holdScope ImmSrc[2:0]
addSignal -h 15 -holdScope Jump
addSignal -h 15 -holdScope MemWrite
addSignal -h 15 -UNSIGNED -BIN -holdScope PCSrc[1:0]
addSignal -h 15 -holdScope RegWrite
addSignal -h 15 -UNSIGNED -BIN -holdScope ResultSrc[1:0]
addSignal -h 15 -UNSIGNED -BIN -holdScope funct3[2:0]
addSignal -h 15 -holdScope funct7
addSignal -h 15 -UNSIGNED -BIN -holdScope opcode[6:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2[1:0]
addSignal -h 15 -holdScope BE_RD[31:0]
addSignal -h 15 -holdScope BE_WD[31:0]
addSignal -h 15 -holdScope RD[31:0]
addSignal -h 15 -holdScope WD[31:0]
addSignal -h 15 -holdScope funct3[2:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/ALUResult[31:0]
addSignal -h 15 /cpu_tb/CPU/imem/d1[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/WriteData[31:0]
addSignal -h 15 -holdScope ReadData[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/rf/ra1[4:0]
addSignal -h 15 -holdScope ra2[4:0]
addSignal -h 15 -holdScope rd1[31:0]
addSignal -h 15 -holdScope rd2[31:0]
addSignal -h 15 -UNSIGNED -BIN /cpu_tb/CPU/icpu/Instr[31:0]
addSignal -h 15 /cpu_tb/CPU/imem/wbe1[3:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/Result[31:0]
addGroup "G2"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home2/s1_student3/project1/2024fa_cpu_design/week08_midterm/02.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/i_datapath"
"/cpu_tb/CPU/icpu/i_datapath/rf"
"/cpu_tb/CPU/icpu/i_datapath/u_ALU"
"/cpu_tb/CPU/icpu/i_datapath/u_be"
"/cpu_tb/CPU/icpu/u_controller"
"/cpu_tb/CPU/icpu/u_controller/adec"
"/cpu_tb/CPU/imem"

SCOPE_LIST_BEGIN
"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/imem"
"/cpu_tb/CPU/icpu/u_branch"
"/cpu_tb/CPU/icpu/i_datapath"
"/cpu_tb/CPU/icpu/u_controller"
"/cpu_tb/CPU/icpu/u_controller/adec"
"/cpu_tb/CPU/icpu/u_controller/mdec"
"/cpu_tb/CPU/icpu/i_datapath/u_be"
"/cpu_tb/CPU/icpu/i_datapath/rf"
"/cpu_tb/CPU/icpu/i_datapath/u_ALU"
"/cpu_tb/CPU/icpu/i_datapath/u_Extend"
"/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
"/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4"
"/cpu_tb/CPU/icpu/i_datapath/rf/Unnamed_$reg_file_async_v_16"
"/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


