{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418359718701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSDProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DSDProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418359718748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418359718873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418359718873 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll clock1 " "Compensate clock of PLL \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1418359719061 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 918 3 0 } } { "" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 531 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418359719076 ""}  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1418359719076 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/altera/14.0/DSDProject/db/pll1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418359719076 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/altera/14.0/DSDProject/db/pll1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1418359719076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418359720201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418359720217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418359720436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418359720436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4278 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418359720451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4280 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418359720451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4282 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418359720451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4284 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418359720451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4286 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418359720451 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418359720451 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418359720451 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418359720483 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1418359723358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSDProject.sdc " "Synopsys Design Constraints File file not found: 'DSDProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418359723373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418359723373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418359723389 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DEAUDIO\|dd2\|WideOr10~2  from: dataa  to: combout " "Cell: DEAUDIO\|dd2\|WideOr10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418359723404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DEAUDIO\|dd2\|WideOr10~7  from: datab  to: combout " "Cell: DEAUDIO\|dd2\|WideOr10~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418359723404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DEAUDIO\|dd2\|WideOr17~0  from: datac  to: combout " "Cell: DEAUDIO\|dd2\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418359723404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DEAUDIO\|dd2\|WideOr6~2  from: dataa  to: combout " "Cell: DEAUDIO\|dd2\|WideOr6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418359723404 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1418359723404 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1418359723420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1418359723420 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418359723420 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723608 ""}  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4265 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723608 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/altera/14.0/DSDProject/db/pll1_altpll.v" 78 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_IR:IR0|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723608 ""}  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 62 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 2829 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "i2c_av_config.v" "" { Text "C:/altera/14.0/DSDProject/i2c_av_config.v" 19 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 3275 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723608 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418359723608 ""}  } { { "i2c_av_config.v" "" { Text "C:/altera/14.0/DSDProject/i2c_av_config.v" 19 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 613 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|LRCK_1X  " "Automatically promoted node DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Destination node AUD_DACLRCK~output" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4035 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK~output " "Destination node AUD_ADCLRCK~output" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4033 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|LRCK_1X~0 " "Destination node DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|LRCK_1X~0" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 82 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 3283 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 82 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 408 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:DEAUDIO\|VGA_CLKo\[18\]  " "Automatically promoted node DE2_115_Synthesizer:DEAUDIO\|VGA_CLKo\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[1\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[1\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 449 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[2\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[2\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 448 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[3\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[3\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 447 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[4\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[4\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 446 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[5\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[5\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 445 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[6\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[6\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[7\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[7\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[8\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[8\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[9\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[9\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[10\] " "Destination node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[10\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 77 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|VGA_CLKo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 644 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|WideNor0~9  " "Automatically promoted node DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|WideNor0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 63 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 3363 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|oAUD_BCK  " "Automatically promoted node DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Destination node AUD_BCLK~output" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 4034 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|oAUD_BCK~0 " "Destination node DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|oAUD_BCK~0" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 4 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 3419 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418359723623 ""}  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 4 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418359723623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418359724904 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418359724904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418359724904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418359724904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418359724920 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418359724920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418359724920 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418359724920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418359726139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1418359726154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418359726154 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK~output " "PLL \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "vga_audio_pll.v" "" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 67 0 0 } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 12 0 0 } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 5 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1418359726358 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418359726420 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1418359726436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418359741030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418359743248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418359743389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418359758655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418359758655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418359760014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 11 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418359770873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418359770873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418359789420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418359789436 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418359789436 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.56 " "Total time spent on timing analysis during the Fitter is 3.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418359789545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418359789764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418359791201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418359791326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418359792686 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418359794014 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 125 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418359794936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 126 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418359794936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/DSDProject/" { { 0 { 0 ""} 0 127 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418359794936 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1418359794936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.0/DSDProject/output_files/DSDProject.fit.smsg " "Generated suppressed messages file C:/altera/14.0/DSDProject/output_files/DSDProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418359795326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418359796717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 20:49:56 2014 " "Processing ended: Thu Dec 11 20:49:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418359796717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418359796717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418359796717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418359796717 ""}
