// Seed: 3535394333
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply1 id_12,
    input wand id_13,
    output wire id_14,
    input wand id_15
);
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output logic id_5,
    input  uwire id_6,
    output tri   id_7
);
  tri id_9 = id_3;
  assign id_5 = 1 == (id_4);
  always begin
    if (1'd0)
      if (1'b0) id_5 = 1;
      else if (id_0) id_5 <= id_4 != id_4;
      else $display(id_4, 1'b0);
  end
  module_0(
      id_3, id_1, id_4, id_9, id_3, id_3, id_7, id_6, id_3, id_2, id_9, id_0, id_0, id_6, id_1, id_0
  );
endmodule
