// Seed: 3917904395
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri id_8
    , id_18,
    input supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    output wor id_12,
    output wire id_13,
    input wand id_14,
    output tri0 id_15,
    input tri1 id_16
);
  wire id_19;
  final $clog2(98);
  ;
  assign id_3 = 1'b0;
  wire id_20;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1
    , id_6,
    output tri id_2,
    input wor id_3,
    input supply1 id_4
);
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_4,
      id_2,
      id_3,
      id_3,
      id_4,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0
  );
endmodule
