# PARAMETERIZED-ASYNC-FIFO
A fully parameterized Asynchronous FIFO with a corresponding testbench, written in Verilog.
