<stg><name>C_drain_IO_L3_out_serialize</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %C_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_V_offset)

]]></Node>
<StgValue><ssdm name="C_V_offset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4  %C_V_offset1_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %C_V_offset_read, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="C_V_offset1_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %C_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="26">
<![CDATA[
entry:5  %zext_ln1159 = zext i26 %C_V_offset1_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln1159"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:6  %C_V_addr = getelementptr i512* %C_V, i64 %zext_ln1159

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:9  %C_V_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %C_V_addr, i32 256)

]]></Node>
<StgValue><ssdm name="C_V_addr_i_wr_req"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:10  br label %0

]]></Node>
<StgValue><ssdm name="br_ln1164"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i9 [ 0, %entry ], [ %i_V, %hls_label_29 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln1164 = icmp eq i9 %t_V, -256

]]></Node>
<StgValue><ssdm name="icmp_ln1164"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_V = add i9 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1164, label %.exit, label %hls_label_29

]]></Node>
<StgValue><ssdm name="br_ln1164"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_29:2  %tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_29:3  %tmp_V_2 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_29:4  %tmp_V_3 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_29:5  %tmp_V_4 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_29:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_29:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1165"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128">
<![CDATA[
hls_label_29:6  %p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128(i128 %tmp_V_4, i128 %tmp_V_3, i128 %tmp_V_2, i128 %tmp_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
hls_label_29:7  call void @_ssdm_op_Write.m_axi.i512P(i512* %C_V_addr, i512 %p_Result_s, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln1175"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_29:8  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
hls_label_29:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln1164"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
.exit:0  %C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)

]]></Node>
<StgValue><ssdm name="C_V_addr_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
.exit:0  %C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)

]]></Node>
<StgValue><ssdm name="C_V_addr_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="42" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
.exit:0  %C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)

]]></Node>
<StgValue><ssdm name="C_V_addr_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="43" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
.exit:0  %C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)

]]></Node>
<StgValue><ssdm name="C_V_addr_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="44" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
.exit:0  %C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)

]]></Node>
<StgValue><ssdm name="C_V_addr_i_wr_resp"/></StgValue>
</operation>

<operation id="45" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
.exit:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
