hmLoadTopic({
hmKeywords:"Constructor pattern,CPUStateIPRInterface,CPUStateIPRInterface CTOR,CPUStateIPRInterface per-CPU instantiation,CPUStateIPRInterface SPAMShardManager pointer,CPUStateIPRInterface SPAMShardManager reference,DefaultInvalidationStrategy,DTBManagerType,InvalidationPolicy,ITBManagerType,Manager pattern,MyDTBTraits,MyITBTraits,SPAMShardManager,SPAMShardManager best practice,SPAMShardManager code sample,SPAMShardManager configuration,SPAMShardManager constructor,SPAMShardManager constructor injection,SPAMShardManager CPUStateIPRInterface,SPAMShardManager CTOR,SPAMShardManager dependent class,SPAMShardManager direct pass,SPAMShardManager DTB,SPAMShardManager dynamic allocation,SPAMShardManager example,SPAMShardManager fast lookup,SPAMShardManager idiom,SPAMShardManager index,SPAMShardManager initialization,SPAMShardManager instantiation,SPAMShardManager interface,SPAMShardManager invalidation policy,SPAMShardManager ITB,SPAMShardManager lifetime,SPAMShardManager manager vector,SPAMShardManager member variable,SPAMShardManager per-CPU,SPAMShardManager per-system,SPAMShardManager pointer passing,SPAMShardManager reference,SPAMShardManager reference passing,SPAMShardManager retrieval,SPAMShardManager shared_ptr,SPAMShardManager SMP support,SPAMShardManager storage,SPAMShardManager system-level storage,SPAMShardManager template alias,SPAMShardManager template parameters,SPAMShardManager TLB manager,SPAMShardManager traits,SPAMShardManager traits specialization,SPAMShardManager type alias,SPAMShardManager unique_ptr,SPAMShardManager usage,SPAMShardManager victim policy,SPAMShardManager wiring,SRRIPPolicy,TLB interface wiring,TLB manager instantiation,TLB manager pattern,Traits template,Traits type alias,Traits-based manager,VictimPolicy",
hmTitle:"Trait - CTOR Usage Examples",
hmDescription:"Passing SPAMShardManager With Traits to Dependent Class Constructors",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Trait - CTOR Usage Examples<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Passing SPAMShardManager With Traits to Dependent Class Constructors<\/p>\n\r<p class=\"p_Normal\">====================================================================<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Overview<\/span><\/h3>\n\r<p class=\"p_Normal\">--------<\/p>\n\r<p class=\"p_Normal\">The `SPAMShardManager` template is parameterized on a traits type (such as `PTETraits&lt;CPUFamily::EV6, 44U&gt;` for ITB, or `Ev6_DtbPteTraits&lt;CPUFamily::EV6, 44U&gt;` for DTB) and a set of configuration parameters (ways, ASN, buckets, etc.).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">To use in a class such as `CPUStateIPRInterface`, you typically:<\/p>\n\r<p class=\"p_Normal\">1. Define concrete type aliases for each TLB (ITB, DTB).<\/p>\n\r<p class=\"p_Normal\">2. Construct the `SPAMShardManager` instances.<\/p>\n\r<p class=\"p_Normal\">3. Pass them by reference (or pointer) to your dependent class\'s constructor.<\/p>\n\r<p class=\"p_Normal\">4. Store as reference (or pointer\/reference) members for use.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Step 1: Define Concrete Type Aliases for Each SPAMShardManager<\/strong><\/p>\n\r<p class=\"p_Normal\">--------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">Example for an EV6 system (see alpha_pte_traits_ev6_itb.h, alpha_pte_traits_ev6_dtb.h):<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;44-bit&nbsp;VA,&nbsp;EV6,&nbsp;4-way&nbsp;associative,&nbsp;256&nbsp;ASN,&nbsp;1024&nbsp;buckets,&nbsp;sharded&nbsp;by&nbsp;size<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyITBTraits&nbsp;=&nbsp;PTETraits&lt;CPUFamily::EV6,&nbsp;44U&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyDTBTraits&nbsp;=&nbsp;Ev6_DtbPteTraits&lt;CPUFamily::EV6,&nbsp;44U&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;unsigned&nbsp;AssocWays&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;4;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;unsigned&nbsp;MaxASN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;256;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;unsigned&nbsp;BucketCount&nbsp;&nbsp;=&nbsp;1024;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;bool&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ShardBySize&nbsp;&nbsp;=&nbsp;true;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;Victim\/invalidation&nbsp;policies&nbsp;(optional:&nbsp;SRRIPPolicy,&nbsp;DefaultInvalidationStrategy)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyITBVictimPolicy&nbsp;=&nbsp;SRRIPPolicy&lt;typename&nbsp;SPAMBucket&lt;MyITBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry,&nbsp;AssocWays&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyDTBVictimPolicy&nbsp;=&nbsp;SRRIPPolicy&lt;typename&nbsp;SPAMBucket&lt;MyDTBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry,&nbsp;AssocWays&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyITBInvalidation&nbsp;=&nbsp;DefaultInvalidationStrategy&lt;typename&nbsp;SPAMBucket&lt;MyITBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyDTBInvalidation&nbsp;=&nbsp;DefaultInvalidationStrategy&lt;typename&nbsp;SPAMBucket&lt;MyDTBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;ITBManagerType&nbsp;=&nbsp;SPAMShardManager&lt;MyITBTraits,&nbsp;AssocWays,&nbsp;MaxASN,&nbsp;BucketCount,&nbsp;ShardBySize,&nbsp;MyITBVictimPolicy,&nbsp;MyITBInvalidation&gt;;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;DTBManagerType&nbsp;=&nbsp;SPAMShardManager&lt;MyDTBTraits,&nbsp;AssocWays,&nbsp;MaxASN,&nbsp;BucketCount,&nbsp;ShardBySize,&nbsp;MyDTBVictimPolicy,&nbsp;MyDTBInvalidation&gt;;<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Step 2: Instantiate Managers in the System\/SoC\/CPU Setup Code<\/strong><\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;int&nbsp;cpuCount&nbsp;=&nbsp;4;&nbsp;&nbsp;\/\/&nbsp;Number&nbsp;of&nbsp;CPUs\/cores&nbsp;you&nbsp;want&nbsp;to&nbsp;support<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;ITBManagerType&nbsp;myItbManager(cpuCount);<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;DTBManagerType&nbsp;myDtbManager(cpuCount);<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Step 3: Pass Managers by Reference to Dependent Class Constructors<\/strong><\/p>\n\r<p class=\"p_Normal\">-----------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Suppose your interface class is templated as follows:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;<span class=\"f_CodeExample\">template&lt;typename&nbsp;ITBShardManagerType,&nbsp;typename&nbsp;DTBShardManagerType&gt;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;class&nbsp;CPUStateIPRInterface&nbsp;{<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;public:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CPUStateIPRInterface(ITBShardManagerType&amp;&nbsp;itbMgr,&nbsp;DTBShardManagerType&amp;&nbsp;dtbMgr)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;m_itbManager(itbMgr),&nbsp;m_dtbManager(dtbMgr)&nbsp;{&nbsp;}<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;...<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;};<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Now instantiate and wire up:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;In&nbsp;your&nbsp;main&nbsp;or&nbsp;system&nbsp;init:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;CPUStateIPRInterface&lt;ITBManagerType,&nbsp;DTBManagerType&gt;&nbsp;cpuIPR(myItbManager,&nbsp;myDtbManager);<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Step 4: Store and Use in Your Class<\/strong><\/p>\n\r<p class=\"p_Normal\">-----------------------------------<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;class&nbsp;CPUStateIPRInterface&lt;ITBManagerType,&nbsp;DTBManagerType&gt;&nbsp;{<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;private:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ITBManagerType&amp;&nbsp;m_itbManager;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DTBManagerType&amp;&nbsp;m_dtbManager;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;...<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;public:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\/\/&nbsp;Access&nbsp;or&nbsp;call:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void&nbsp;exampleInsert(quint64&nbsp;va,&nbsp;quint8&nbsp;asn,&nbsp;const&nbsp;AlphaPTE&amp;&nbsp;pte,&nbsp;bool&nbsp;global)&nbsp;{<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;m_dtbManager.tlbInsert(0,&nbsp;Realm::D,&nbsp;0,&nbsp;va,&nbsp;asn,&nbsp;global,&nbsp;pte);<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;};<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Best Practice: System-Oriented Construction<\/span><\/h3>\n\r<p class=\"p_Normal\">-------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>You can construct your ITB\/DTB managers once per system or per-CPU (per your SMP\/SMPManager pattern).<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>If the managers are shared (one instance per many CPU objects), store them at the system-level and pass references\/pointers to each CPU\/CPUStateIPRInterface.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Optional: Smart Pointer, Singleton, or Per-CPU Storage<\/span><\/h3>\n\r<p class=\"p_Normal\">------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Use std::unique_ptr, std::shared_ptr, or raw pointers if you need heap-allocation or dynamic lifespan.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>For true per-CPU isolation, construct one manager per CPU and pass a reference to the appropriate instance.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Example (unique per CPU):<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\">&nbsp;<span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;std::vector&lt;ITBManagerType&gt;&nbsp;itbManagers(cpuCount,&nbsp;ITBManagerType(1));<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;std::vector&lt;DTBManagerType&gt;&nbsp;dtbManagers(cpuCount,&nbsp;DTBManagerType(1));<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;CPUStateIPRInterface&lt;ITBManagerType,&nbsp;DTBManagerType&gt;&nbsp;cpu0IPR(itbManagers[0],&nbsp;dtbManagers[0]);<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;CPUStateIPRInterface&lt;ITBManagerType,&nbsp;DTBManagerType&gt;&nbsp;cpu1IPR(itbManagers[1],&nbsp;dtbManagers[1]);<\/span><\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ ...<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">FAQ<\/span><\/h3>\n\r<p class=\"p_Normal\">---<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Q: Can I pass by pointer instead of reference?<\/p>\n\r<p class=\"p_Normal\">A: Yes, but references are idiomatic in C++ for managers with global or shared lifetime. Use pointers if you need optional\/nullable or runtime replacement.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Q: Should I store the managers as values, pointers, or references?<\/p>\n\r<p class=\"p_Normal\">A: Prefer references or pointers. Managers are large; avoid unnecessary copies.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Q: Can I use traits-based managers in containers?<\/p>\n\r<p class=\"p_Normal\">A: Yes. All template parameters must be fully resolved at compile time.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Q: Can I switch traits or managers at runtime?<\/p>\n\r<p class=\"p_Normal\">A: No. Traits and manager types are chosen at compile time. To support multiple generations, use templates, type-erasure, or a factory.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">References<\/span><\/h3>\n\r<p class=\"p_Normal\">----------<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>alpha_pte_traits_ev6_itb.h, alpha_pte_traits_ev6_dtb.h<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>alpha_spam_manager.h (SPAMShardManager)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>CPUStateIPRInterface.h (see CTOR and member types)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Generated for EMulatR Project - 2025-11-14.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
