cocci_test_suite() {
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 988 */;
	const struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 986 */;
	struct bp_pixel_clock_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 967 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 966 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 963 */;
	unsigned cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 911 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 910 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 760 */;
	enum signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 759 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 757 */;
	struct spread_spectrum_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 68 */;
	struct delta_sigma_data cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 667 */;
	struct fixed31_32 cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 651 */;
	struct delta_sigma_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 649 */;
	const struct spread_spectrum_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 648 */;
	const struct pll_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 647 */;
	struct bp_spread_spectrum_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 633 */;
	struct pixel_clk_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 567 */;
	struct bp_adjust_pixel_clock_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 402 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 205 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 197 */;
	struct pll_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 196 */;
	struct calc_pll_clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 195 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 194 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 140 */;
	struct calc_pll_clock_source_init_data cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1319 */;
	const struct dce110_clk_src_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1317 */;
	const struct dce110_clk_src_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1316 */;
	const struct dce110_clk_src_regs *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1315 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1314 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1313 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1312 */;
	struct dce110_clk_src *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1311 */;
	struct dc_firmware_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1238 */;
	struct calc_pll_clock_source_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1235 */;
	struct spread_spectrum_data cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1129 */;
	struct spread_spectrum_info cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1122 */;
	struct spread_spectrum_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1094 */;
	struct spread_spectrum_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1090 */[];
	enum as_signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1089 */;
	const struct clock_source_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1079 */;
	const struct pixel_rate_range_table_entry cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1018 */[];
	struct pixel_rate_range_table_entry {
		unsigned int range_min_khz;
		unsigned int range_max_khz;
		unsigned int target_pixel_rate_khz;
		unsigned short mult_factor;
		unsigned short div_factor;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c 1010 */;
}
