

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Thu Nov  2 03:24:09 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  449216581|  449216581|  4.492 sec|  4.492 sec|  449216581|  449216581|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                           |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- TJ                       |  449216580|  449216580|  29947772|          -|          -|     15|        no|
        | + TI                      |   29947770|   29947770|   1996518|          -|          -|     15|        no|
        |  ++ TI.1                  |      18496|      18496|         1|          -|          -|  18496|        no|
        |  ++ VITIS_LOOP_109_1      |      66496|      66496|      1039|          -|          -|     64|        no|
        |   +++ VITIS_LOOP_110_2    |       1037|       1037|        61|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_111_3  |         51|         51|         3|          -|          -|     17|        no|
        |  ++ NOUT                  |    1869792|    1869792|     58431|          -|          -|     32|        no|
        |   +++ TY                  |      58429|      58429|      3437|          -|          -|     17|        no|
        |    ++++ TX                |       3435|       3435|       202|          -|          -|     17|        no|
        |     +++++ NIN             |        192|        192|         3|          -|          -|     64|        no|
        |  ++ VITIS_LOOP_131_1      |      32480|      32480|      1015|          -|          -|     32|        no|
        |   +++ VITIS_LOOP_132_2    |       1003|       1003|        59|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_133_3  |         51|         51|         3|          -|          -|     17|        no|
        |  ++ TI.5                  |       9248|       9248|         1|          -|          -|   9248|        no|
        +---------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 6 
16 --> 17 
17 --> 15 
18 --> 19 32 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 20 
30 --> 31 
31 --> 29 
32 --> 33 53 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 32 
44 --> 45 
45 --> 46 48 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 43 
53 --> 53 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 54 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:12]   --->   Operation 56 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:12]   --->   Operation 57 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:12]   --->   Operation 58 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:12]   --->   Operation 59 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i64 %conv2_biases_read" [src/conv2.cpp:12]   --->   Operation 60 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 0, i4 %tj" [src/conv2.cpp:32]   --->   Operation 61 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TI" [src/conv2.cpp:32]   --->   Operation 62 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tj_2 = load i4 %tj" [src/conv2.cpp:32]   --->   Operation 63 'load' 'tj_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tj_2, i4 15" [src/conv2.cpp:32]   --->   Operation 64 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %tj_2, i4 1" [src/conv2.cpp:32]   --->   Operation 65 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TI.split, void %for.end119" [src/conv2.cpp:32]   --->   Operation 66 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:32]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:32]   --->   Operation 68 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_2, i4 %tj_2" [src/conv2.cpp:32]   --->   Operation 69 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.body4" [src/conv2.cpp:33]   --->   Operation 70 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/conv2.cpp:91]   --->   Operation 71 'ret' 'ret_ln91' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %TI.split, i4 %add_ln33, void %_Z21export_buffer_tile_c2PA17_A17_8ap_fixedILi32ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS_ILi10ELi1ELS0_5ELS1_3ELi0EE.exit" [src/conv2.cpp:33]   --->   Operation 72 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %ti, i4 15" [src/conv2.cpp:33]   --->   Operation 73 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %ti, i4 1" [src/conv2.cpp:33]   --->   Operation 74 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body4.split, void %for.inc117" [src/conv2.cpp:33]   --->   Operation 75 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:33]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:33]   --->   Operation 77 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.42ns)   --->   "%br_ln107 = br void %memset.loop.i" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 78 'br' 'br_ln107' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %tj" [src/conv2.cpp:32]   --->   Operation 79 'store' 'store_ln32' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TI" [src/conv2.cpp:32]   --->   Operation 80 'br' 'br_ln32' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.07>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty_89 = phi i15 0, void %for.body4.split, i15 %empty_90, void %memset.loop.i.split"   --->   Operation 81 'phi' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.84ns)   --->   "%exitcond5 = icmp_eq  i15 %empty_89, i15 18496"   --->   Operation 82 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.84ns)   --->   "%empty_90 = add i15 %empty_89, i15 1"   --->   Operation 83 'add' 'empty_90' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5, void %memset.loop.i.split, void %VITIS_LOOP_110_2.i.preheader"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast60 = zext i15 %empty_89"   --->   Operation 86 'zext' 'p_cast60' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %p_cast60"   --->   Operation 87 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %input_fm_buffer_1_addr"   --->   Operation 88 'store' 'store_ln0' <Predicate = (!exitcond5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv2.cpp:33]   --->   Operation 90 'bitconcatenate' 'tmp_5' <Predicate = (exitcond5)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %tmp_5" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 91 'zext' 'zext_ln109' <Predicate = (exitcond5)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.08ns)   --->   "%tmp = add i64 %zext_ln109, i64 %input_ftmap_read" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 92 'add' 'tmp' <Predicate = (exitcond5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.42ns)   --->   "%br_ln109 = br void %VITIS_LOOP_110_2.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 93 'br' 'br_ln109' <Predicate = (exitcond5)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.93>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%nin = phi i7 %add_ln109, void %for.inc25.i, i7 0, void %VITIS_LOOP_110_2.i.preheader" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 94 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_lcssa_phi = phi i64 %p_phi, void %for.inc25.i, i64 0, void %VITIS_LOOP_110_2.i.preheader" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 95 'phi' 'p_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 %add_ln109_1, void %for.inc25.i, i24 0, void %VITIS_LOOP_110_2.i.preheader" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 96 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i24 %phi_mul" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 97 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.93ns)   --->   "%add_ln109_1 = add i24 %phi_mul, i24 260100" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 98 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nin" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 99 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin, i4 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 100 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i11 %tmp_6" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 101 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln118 = add i12 %zext_ln118_1, i12 %zext_ln118" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 102 'add' 'add_ln118' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i7 %nin, i7 64" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 103 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.77ns)   --->   "%add_ln109 = add i7 %nin, i7 1" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 104 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %VITIS_LOOP_110_2.i.split, void %TY.preheader" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 105 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 107 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_3.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 108 'br' 'br_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln0 = br void %TY"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln109)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln110, void %for.inc22.i, i5 0, void %VITIS_LOOP_110_2.i.split" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 110 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%p_phi = phi i64 %zext_ln109, void %for.inc22.i, i64 %p_lcssa_phi, void %VITIS_LOOP_110_2.i.split" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 111 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i5 %by" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 112 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.80ns)   --->   "%add_ln118_1 = add i12 %add_ln118, i12 %zext_ln118_2" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 113 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i12 %add_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 114 'zext' 'zext_ln118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i12 %add_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 115 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 116 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.84ns)   --->   "%add_ln118_2 = add i15 %p_shl1, i15 %zext_ln118_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 117 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i5 %by" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 118 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i5 %by, i5 17" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 119 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln110 = add i5 %by, i5 1" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 120 'add' 'add_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %VITIS_LOOP_111_3.i.split, void %for.inc25.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 121 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.76ns)   --->   "%empty_91 = add i8 %zext_ln110, i8 %tmp_4" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 122 'add' 'empty_91' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_91, i10 0" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 123 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i18 %p_shl3" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 124 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_91, i2 0" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 125 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 126 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.87ns)   --->   "%empty_92 = sub i19 %p_shl3_cast, i19 %p_shl4_cast" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 127 'sub' 'empty_92' <Predicate = (!icmp_ln110)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast7 = sext i19 %empty_92" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 128 'sext' 'p_cast7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.93ns)   --->   "%tmp1 = add i25 %zext_ln109_1, i25 %p_cast7" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 129 'add' 'tmp1' <Predicate = (!icmp_ln110)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i25 %tmp1" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 130 'sext' 'tmp1_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.08ns)   --->   "%empty_93 = add i64 %tmp1_cast, i64 %tmp" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 131 'add' 'empty_93' <Predicate = (!icmp_ln110)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_93, i32 2, i32 63" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 132 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i62 %trunc_ln7" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 133 'sext' 'sext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln111" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 134 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln109 = br void %VITIS_LOOP_110_2.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 135 'br' 'br_ln109' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [8/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 136 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 137 [7/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 137 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 138 [6/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 138 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 139 [5/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 139 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 140 [4/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 140 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 141 [3/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 141 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 142 [2/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 142 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 144 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/8] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 145 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 146 'br' 'br_ln111' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 0.84>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln111, void %for.inc.i.split, i5 0, void %VITIS_LOOP_111_3.i.split" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 147 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i5 %bx" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 148 'zext' 'zext_ln118_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.84ns)   --->   "%add_ln118_3 = add i15 %add_ln118_2, i15 %zext_ln118_4" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 149 'add' 'add_ln118_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i15 %add_ln118_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 150 'zext' 'zext_ln118_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_1 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln118_5" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 151 'getelementptr' 'input_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i5 %bx, i5 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 152 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.78ns)   --->   "%add_ln111 = add i5 %bx, i5 1" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 153 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc.i.split, void %for.inc22.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 154 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_3.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 155 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 156 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 156 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 158 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %gmem_addr_7_read, i15 %input_fm_buffer_1_addr_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 159 'store' 'store_ln118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 160 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 1.08>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln47, void %for.inc111, i6 0, void %TY.preheader" [src/conv2.cpp:47]   --->   Operation 161 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%nout_cast = zext i6 %nout" [src/conv2.cpp:47]   --->   Operation 162 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0" [src/conv2.cpp:47]   --->   Operation 163 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %tmp_7" [src/conv2.cpp:47]   --->   Operation 164 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.78ns)   --->   "%empty_95 = add i11 %tmp_7_cast, i11 %nout_cast" [src/conv2.cpp:47]   --->   Operation 165 'add' 'empty_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.78ns)   --->   "%icmp_ln47 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:47]   --->   Operation 166 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.78ns)   --->   "%add_ln47 = add i6 %nout, i6 1" [src/conv2.cpp:47]   --->   Operation 167 'add' 'add_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %TY.split, void %VITIS_LOOP_132_2.i.preheader" [src/conv2.cpp:47]   --->   Operation 168 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:47]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:47]   --->   Operation 170 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i6 %nout" [src/conv2.cpp:49]   --->   Operation 171 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln49, i8 0" [src/conv2.cpp:49]   --->   Operation 172 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %shl_ln" [src/conv2.cpp:49]   --->   Operation 173 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.08ns)   --->   "%add_ln49 = add i64 %zext_ln49, i64 %conv2_weights_read" [src/conv2.cpp:49]   --->   Operation 174 'add' 'add_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63" [src/conv2.cpp:62]   --->   Operation 175 'partselect' 'trunc_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln" [src/conv2.cpp:62]   --->   Operation 176 'sext' 'sext_ln62' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln62" [src/conv2.cpp:62]   --->   Operation 177 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.42ns)   --->   "%br_ln49 = br void %TX" [src/conv2.cpp:49]   --->   Operation 178 'br' 'br_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_18 : Operation 179 [1/1] (1.08ns)   --->   "%tmp2 = add i64 %p_lcssa_phi, i64 %output_ftmap_read" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 179 'add' 'tmp2' <Predicate = (icmp_ln47)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 180 'br' 'br_ln131' <Predicate = (icmp_ln47)> <Delay = 0.42>

State 19 <SV = 6> <Delay = 1.62>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln49_1, void %for.inc108, i5 0, void %TY.split" [src/conv2.cpp:49]   --->   Operation 181 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%ty_cast58 = zext i5 %ty" [src/conv2.cpp:49]   --->   Operation 182 'zext' 'ty_cast58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv2.cpp:49]   --->   Operation 183 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.79ns)   --->   "%empty_96 = add i11 %empty_95, i11 %ty_cast" [src/conv2.cpp:47]   --->   Operation 184 'add' 'empty_96' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_96" [src/conv2.cpp:47]   --->   Operation 185 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%empty_97 = trunc i11 %empty_96" [src/conv2.cpp:47]   --->   Operation 186 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_97, i4 0" [src/conv2.cpp:47]   --->   Operation 187 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.83ns)   --->   "%empty_98 = add i14 %p_shl7, i14 %p_cast" [src/conv2.cpp:47]   --->   Operation 188 'add' 'empty_98' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %ty, i5 17" [src/conv2.cpp:49]   --->   Operation 189 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %ty, i5 1" [src/conv2.cpp:49]   --->   Operation 190 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc111" [src/conv2.cpp:49]   --->   Operation 191 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:49]   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/conv2.cpp:49]   --->   Operation 193 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.42ns)   --->   "%br_ln50 = br void %KY" [src/conv2.cpp:50]   --->   Operation 194 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln47 = br void %TY" [src/conv2.cpp:47]   --->   Operation 195 'br' 'br_ln47' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.83>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln50, void %for.inc105, i5 0, void %TX.split" [src/conv2.cpp:50]   --->   Operation 196 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%tx_3_cast = zext i5 %tx_3" [src/conv2.cpp:50]   --->   Operation 197 'zext' 'tx_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.83ns)   --->   "%empty_99 = add i14 %empty_98, i14 %tx_3_cast" [src/conv2.cpp:47]   --->   Operation 198 'add' 'empty_99' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast71 = zext i14 %empty_99" [src/conv2.cpp:47]   --->   Operation 199 'zext' 'p_cast71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast71" [src/conv2.cpp:47]   --->   Operation 200 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_eq  i5 %tx_3, i5 17" [src/conv2.cpp:50]   --->   Operation 201 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %tx_3, i5 1" [src/conv2.cpp:50]   --->   Operation 202 'add' 'add_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.30>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%tx_3_cast59 = zext i5 %tx_3" [src/conv2.cpp:50]   --->   Operation 203 'zext' 'tx_3_cast59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc108" [src/conv2.cpp:50]   --->   Operation 204 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [8/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 205 'readreq' 'empty_100' <Predicate = (!icmp_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln49 = br void %TX" [src/conv2.cpp:49]   --->   Operation 206 'br' 'br_ln49' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 7.30>
ST_22 : Operation 207 [7/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 207 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 7.30>
ST_23 : Operation 208 [6/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 208 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 11> <Delay = 7.30>
ST_24 : Operation 209 [5/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 209 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 12> <Delay = 7.30>
ST_25 : Operation 210 [4/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 210 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 13> <Delay = 7.30>
ST_26 : Operation 211 [3/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 211 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 212 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 212 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_27 : Operation 213 [2/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 213 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:50]   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:50]   --->   Operation 215 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 216 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_28 : Operation 217 [1/8] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv2.cpp:62]   --->   Operation 217 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 218 [1/1] (0.42ns)   --->   "%br_ln62 = br void %for.body80" [src/conv2.cpp:62]   --->   Operation 218 'br' 'br_ln62' <Predicate = true> <Delay = 0.42>

State 29 <SV = 16> <Delay = 2.01>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%nin_2 = phi i7 0, void %KY.split, i7 %add_ln62, void %for.body80.split" [src/conv2.cpp:62]   --->   Operation 219 'phi' 'nin_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%empty_101 = phi i32 %output_fm_buffer_load, void %KY.split, i32 %trunc_ln65_1, void %for.body80.split" [src/conv2.cpp:65]   --->   Operation 220 'phi' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %nin_2" [src/conv2.cpp:65]   --->   Operation 221 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin_2, i4 0" [src/conv2.cpp:65]   --->   Operation 222 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i11 %tmp_2" [src/conv2.cpp:65]   --->   Operation 223 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_1 = add i12 %zext_ln65_1, i12 %zext_ln65" [src/conv2.cpp:65]   --->   Operation 224 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 225 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln65_2 = add i12 %add_ln65_1, i12 %ty_cast58" [src/conv2.cpp:65]   --->   Operation 225 'add' 'add_ln65_2' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65_2" [src/conv2.cpp:65]   --->   Operation 226 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i12 %add_ln65_2" [src/conv2.cpp:65]   --->   Operation 227 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln65, i4 0" [src/conv2.cpp:65]   --->   Operation 228 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_3 = add i15 %p_shl8, i15 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 229 'add' 'add_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 230 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_4 = add i15 %add_ln65_3, i15 %tx_3_cast59" [src/conv2.cpp:65]   --->   Operation 230 'add' 'add_ln65_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i15 %add_ln65_4" [src/conv2.cpp:65]   --->   Operation 231 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65]   --->   Operation 232 'getelementptr' 'input_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.77ns)   --->   "%icmp_ln62 = icmp_eq  i7 %nin_2, i7 64" [src/conv2.cpp:62]   --->   Operation 233 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 234 [1/1] (0.77ns)   --->   "%add_ln62 = add i7 %nin_2, i7 1" [src/conv2.cpp:62]   --->   Operation 234 'add' 'add_ln62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.body80.split, void %for.inc105" [src/conv2.cpp:62]   --->   Operation 235 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %empty_101, i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 236 'store' 'store_ln65' <Predicate = (icmp_ln62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln50 = br void %KY" [src/conv2.cpp:50]   --->   Operation 237 'br' 'br_ln50' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 238 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv2.cpp:65]   --->   Operation 238 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i32 %gmem_addr_read" [src/conv2.cpp:65]   --->   Operation 239 'trunc' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 240 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i15 %input_fm_buffer_1_addr_2" [src/conv2.cpp:65]   --->   Operation 240 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 31 <SV = 18> <Delay = 5.75>
ST_31 : Operation 241 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:62]   --->   Operation 241 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv2.cpp:62]   --->   Operation 242 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i18 %trunc_ln65_2" [src/conv2.cpp:65]   --->   Operation 243 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 244 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i15 %input_fm_buffer_1_addr_2" [src/conv2.cpp:65]   --->   Operation 244 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i32 %input_fm_buffer_1_load" [src/conv2.cpp:65]   --->   Operation 245 'sext' 'sext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.42ns)   --->   Input mux for Operation 246 '%mul_ln65 = mul i49 %sext_ln65_1, i49 %sext_ln65'
ST_31 : Operation 246 [1/1] (2.99ns)   --->   "%mul_ln65 = mul i49 %sext_ln65_1, i49 %sext_ln65" [src/conv2.cpp:65]   --->   Operation 246 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %empty_101, i17 0" [src/conv2.cpp:65]   --->   Operation 247 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (1.09ns)   --->   "%add_ln65 = add i49 %shl_ln4, i49 %mul_ln65" [src/conv2.cpp:65]   --->   Operation 248 'add' 'add_ln65' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i32 @_ssdm_op_PartSelect.i32.i49.i32.i32, i49 %add_ln65, i32 17, i32 48" [src/conv2.cpp:65]   --->   Operation 249 'partselect' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body80" [src/conv2.cpp:62]   --->   Operation 250 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 32 <SV = 6> <Delay = 1.08>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln131, void %for.inc43.i, i6 0, void %VITIS_LOOP_132_2.i.preheader" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 251 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%phi_mul56 = phi i23 %add_ln131_2, void %for.inc43.i, i23 0, void %VITIS_LOOP_132_2.i.preheader" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 252 'phi' 'phi_mul56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i23 %phi_mul56" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 253 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 254 [1/1] (0.92ns)   --->   "%add_ln131_2 = add i23 %phi_mul56, i23 260100" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 254 'add' 'add_ln131_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %nout_1" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 255 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout_1, i4 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 256 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i10 %tmp_s" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 257 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 258 [1/1] (0.78ns)   --->   "%add_ln135_1 = add i11 %zext_ln135_1, i11 %zext_ln135" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 258 'add' 'add_ln135_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 259 [1/1] (0.78ns)   --->   "%icmp_ln131 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 259 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln131 = add i6 %nout_1, i6 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 260 'add' 'add_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.i.split, void %memset.loop.i21.preheader" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 261 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node empty_104)   --->   "%empty_102 = shl i6 %nout_1, i6 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 262 'shl' 'empty_102' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node empty_104)   --->   "%p_cast25 = zext i6 %empty_102" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 263 'zext' 'p_cast25' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%empty_103 = trunc i6 %nout_1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 264 'trunc' 'empty_103' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%p_cast8 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_103, i1 0" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 265 'bitconcatenate' 'p_cast8' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (1.08ns) (out node of the LUT)   --->   "%empty_104 = add i64 %p_cast25, i64 %conv2_biases_read" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 266 'add' 'empty_104' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_104, i32 2, i32 63" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 267 'partselect' 'p_cast9' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 268 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i62 %p_cast9" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 268 'sext' 'p_cast9_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast9_cast" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 269 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.54ns)   --->   "%empty_105 = add i2 %p_cast8, i2 %empty" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 270 'add' 'empty_105' <Predicate = (!icmp_ln131)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 271 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i21"   --->   Operation 271 'br' 'br_ln0' <Predicate = (icmp_ln131)> <Delay = 0.42>

State 33 <SV = 7> <Delay = 7.30>
ST_33 : Operation 272 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 272 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 8> <Delay = 7.30>
ST_34 : Operation 273 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 273 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 9> <Delay = 7.30>
ST_35 : Operation 274 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 274 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 10> <Delay = 7.30>
ST_36 : Operation 275 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 275 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 11> <Delay = 7.30>
ST_37 : Operation 276 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 12> <Delay = 7.30>
ST_38 : Operation 277 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 13> <Delay = 7.30>
ST_39 : Operation 278 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 278 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 14> <Delay = 7.30>
ST_40 : Operation 279 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 15> <Delay = 7.30>
ST_41 : Operation 280 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 280 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 16> <Delay = 1.38>
ST_42 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 282 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_105, i3 0" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 283 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 284 [1/1] (0.00ns)   --->   "%p_cast26 = zext i5 %tmp_1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 284 'zext' 'p_cast26' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 285 [1/1] (1.38ns)   --->   "%empty_106 = lshr i32 %gmem_addr_8_read, i32 %p_cast26" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 285 'lshr' 'empty_106' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %empty_106" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 286 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i10.i21, i10 %trunc_ln135, i21 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 287 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln135_cast = sext i31 %shl_ln3" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 288 'sext' 'shl_ln135_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 289 [1/1] (0.42ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 289 'br' 'br_ln132' <Predicate = true> <Delay = 0.42>

State 43 <SV = 17> <Delay = 3.64>
ST_43 : Operation 290 [1/1] (0.00ns)   --->   "%ty_2 = phi i5 %add_ln132, void %for.inc40.i, i5 0, void %VITIS_LOOP_132_2.i.split" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 290 'phi' 'ty_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i5 %ty_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 291 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (0.79ns)   --->   "%add_ln135_2 = add i11 %add_ln135_1, i11 %zext_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 292 'add' 'add_ln135_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i11 %add_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 293 'zext' 'zext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = trunc i11 %add_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 294 'trunc' 'trunc_ln135_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln135_1, i4 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 295 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.83ns)   --->   "%add_ln135_3 = add i14 %p_shl, i14 %zext_ln135_3" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 296 'add' 'add_ln135_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i5 %ty_2" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 297 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.78ns)   --->   "%icmp_ln132 = icmp_eq  i5 %ty_2, i5 17" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 298 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 299 [1/1] (0.78ns)   --->   "%add_ln132 = add i5 %ty_2, i5 1" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 299 'add' 'add_ln132' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %VITIS_LOOP_133_3.i.split, void %for.inc43.i" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 300 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 301 [1/1] (0.76ns)   --->   "%empty_107 = add i8 %zext_ln132, i8 %tmp_4" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 301 'add' 'empty_107' <Predicate = (!icmp_ln132)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_107, i10 0" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 302 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i18 %p_shl5" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 303 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_107, i2 0" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 304 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 305 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 306 [1/1] (0.87ns)   --->   "%empty_108 = sub i19 %p_shl5_cast, i19 %p_shl6_cast" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 306 'sub' 'empty_108' <Predicate = (!icmp_ln132)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 307 [1/1] (0.00ns)   --->   "%p_cast15 = sext i19 %empty_108" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 307 'sext' 'p_cast15' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 308 [1/1] (0.92ns)   --->   "%tmp3 = add i24 %zext_ln131, i24 %p_cast15" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 308 'add' 'tmp3' <Predicate = (!icmp_ln132)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i24 %tmp3" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 309 'sext' 'tmp3_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (1.08ns)   --->   "%empty_109 = add i64 %tmp3_cast, i64 %tmp2" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 310 'add' 'empty_109' <Predicate = (!icmp_ln132)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_109, i32 2, i32 63" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 311 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i62 %trunc_ln8" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 312 'sext' 'sext_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln133" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 313 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 314 'br' 'br_ln131' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 44 <SV = 18> <Delay = 7.30>
ST_44 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 316 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 317 [1/1] (7.30ns)   --->   "%empty_110 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_9, i32 17" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 317 'writereq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 318 [1/1] (0.42ns)   --->   "%br_ln133 = br void %for.body8.i" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 318 'br' 'br_ln133' <Predicate = true> <Delay = 0.42>

State 45 <SV = 19> <Delay = 2.06>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln133, void %for.body8.i.split, i5 0, void %VITIS_LOOP_133_3.i.split" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 319 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i5 %tx" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 320 'zext' 'zext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.83ns)   --->   "%add_ln135_4 = add i14 %add_ln135_3, i14 %zext_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 321 'add' 'add_ln135_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i14 %add_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 322 'zext' 'zext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_2 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 323 'getelementptr' 'output_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 324 [1/1] (0.78ns)   --->   "%icmp_ln133 = icmp_eq  i5 %tx, i5 17" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 324 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 325 [1/1] (0.78ns)   --->   "%add_ln133 = add i5 %tx, i5 1" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 325 'add' 'add_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.body8.i.split, void %for.inc40.i" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 326 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 327 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 327 'load' 'output_fm_buffer_load_1' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>

State 46 <SV = 20> <Delay = 2.67>
ST_46 : Operation 328 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 328 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln135_2 = trunc i32 %output_fm_buffer_load_1" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 329 'trunc' 'trunc_ln135_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (1.01ns)   --->   "%add_ln135 = add i32 %output_fm_buffer_load_1, i32 %shl_ln135_cast" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 330 'add' 'add_ln135' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 331 [1/1] (1.00ns)   --->   "%add_ln136 = add i31 %trunc_ln135_2, i31 %shl_ln3" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 331 'add' 'add_ln136' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln135, i32 31" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 332 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 333 [1/1] (0.41ns)   --->   "%select_ln136 = select i1 %tmp_8, i31 0, i31 %add_ln136" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 333 'select' 'select_ln136' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 21> <Delay = 7.30>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 335 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 336 [1/1] (0.00ns)   --->   "%select_ln136_cast = zext i31 %select_ln136" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 336 'zext' 'select_ln136_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 337 [1/1] (7.30ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_9, i32 %select_ln136_cast, i4 15" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 337 'write' 'write_ln133' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body8.i" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 338 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 48 <SV = 20> <Delay = 7.30>
ST_48 : Operation 339 [5/5] (7.30ns)   --->   "%empty_111 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 339 'writeresp' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 21> <Delay = 7.30>
ST_49 : Operation 340 [4/5] (7.30ns)   --->   "%empty_111 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 340 'writeresp' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 22> <Delay = 7.30>
ST_50 : Operation 341 [3/5] (7.30ns)   --->   "%empty_111 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 341 'writeresp' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 23> <Delay = 7.30>
ST_51 : Operation 342 [2/5] (7.30ns)   --->   "%empty_111 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 342 'writeresp' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 24> <Delay = 7.30>
ST_52 : Operation 343 [1/5] (7.30ns)   --->   "%empty_111 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 343 'writeresp' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 344 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>

State 53 <SV = 7> <Delay = 2.06>
ST_53 : Operation 345 [1/1] (0.00ns)   --->   "%empty_112 = phi i14 %empty_113, void %memset.loop.i21.split, i14 0, void %memset.loop.i21.preheader"   --->   Operation 345 'phi' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 346 [1/1] (0.83ns)   --->   "%exitcond5416 = icmp_eq  i14 %empty_112, i14 9248"   --->   Operation 346 'icmp' 'exitcond5416' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 347 [1/1] (0.83ns)   --->   "%empty_113 = add i14 %empty_112, i14 1"   --->   Operation 347 'add' 'empty_113' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5416, void %memset.loop.i21.split, void %_Z21export_buffer_tile_c2PA17_A17_8ap_fixedILi32ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS_ILi10ELi1ELS0_5ELS1_3ELi0EE.exit"   --->   Operation 348 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 349 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 349 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond5416)> <Delay = 0.00>
ST_53 : Operation 350 [1/1] (0.00ns)   --->   "%p_cast72 = zext i14 %empty_112"   --->   Operation 350 'zext' 'p_cast72' <Predicate = (!exitcond5416)> <Delay = 0.00>
ST_53 : Operation 351 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast72"   --->   Operation 351 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond5416)> <Delay = 0.00>
ST_53 : Operation 352 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %output_fm_buffer_addr"   --->   Operation 352 'store' 'store_ln0' <Predicate = (!exitcond5416)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_53 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i21"   --->   Operation 353 'br' 'br_ln0' <Predicate = (!exitcond5416)> <Delay = 0.00>
ST_53 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body4" [src/conv2.cpp:33]   --->   Operation 354 'br' 'br_ln33' <Predicate = (exitcond5416)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of constant 0 on local variable 'tj' [15]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv2.cpp:32) on local variable 'tj' [18]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv2.cpp:32) [19]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv2.cpp:33) with incoming values : ('add_ln33', src/conv2.cpp:33) [28]  (0.000 ns)
	'icmp' operation ('icmp_ln33', src/conv2.cpp:33) [29]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty_89') with incoming values : ('empty_90') [37]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr') [44]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_1' [45]  (1.237 ns)
	blocking operation 0.842 ns on control path)

 <State 5>: 0.934ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv2.cpp:109->src/conv2.cpp:43) with incoming values : ('add_ln109_1', src/conv2.cpp:109->src/conv2.cpp:43) [55]  (0.000 ns)
	'add' operation ('add_ln109_1', src/conv2.cpp:109->src/conv2.cpp:43) [57]  (0.934 ns)

 <State 6>: 3.658ns
The critical path consists of the following:
	'phi' operation ('by', src/conv2.cpp:110->src/conv2.cpp:43) with incoming values : ('add_ln110', src/conv2.cpp:110->src/conv2.cpp:43) [70]  (0.000 ns)
	'add' operation ('empty_91', src/conv2.cpp:110->src/conv2.cpp:43) [85]  (0.765 ns)
	'sub' operation ('empty_92', src/conv2.cpp:110->src/conv2.cpp:43) [90]  (0.873 ns)
	'add' operation ('tmp1', src/conv2.cpp:109->src/conv2.cpp:43) [92]  (0.934 ns)
	'add' operation ('empty_93', src/conv2.cpp:109->src/conv2.cpp:43) [94]  (1.085 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_94', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [98]  (7.300 ns)

 <State 15>: 0.842ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv2.cpp:111->src/conv2.cpp:43) with incoming values : ('add_ln111', src/conv2.cpp:111->src/conv2.cpp:43) [101]  (0.000 ns)
	'add' operation ('add_ln118_3', src/conv2.cpp:118->src/conv2.cpp:43) [103]  (0.842 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', src/conv2.cpp:118->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:118->src/conv2.cpp:43) [112]  (7.300 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln118', src/conv2.cpp:118->src/conv2.cpp:43) of variable 'gmem_addr_7_read', src/conv2.cpp:118->src/conv2.cpp:43 on array 'input_fm_buffer_1' [113]  (1.237 ns)

 <State 18>: 1.085ns
The critical path consists of the following:
	'add' operation ('tmp2', src/conv2.cpp:109->src/conv2.cpp:43) [212]  (1.085 ns)

 <State 19>: 1.629ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:49) with incoming values : ('add_ln49_1', src/conv2.cpp:49) [142]  (0.000 ns)
	'add' operation ('empty_96', src/conv2.cpp:47) [145]  (0.798 ns)
	'add' operation ('empty_98', src/conv2.cpp:47) [149]  (0.831 ns)

 <State 20>: 0.831ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:50) with incoming values : ('add_ln50', src/conv2.cpp:50) [158]  (0.000 ns)
	'add' operation ('empty_99', src/conv2.cpp:47) [161]  (0.831 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_100', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 29>: 2.010ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:62) with incoming values : ('add_ln62', src/conv2.cpp:62) [174]  (0.000 ns)
	'add' operation ('add_ln65_1', src/conv2.cpp:65) [179]  (0.000 ns)
	'add' operation ('add_ln65_2', src/conv2.cpp:65) [180]  (0.869 ns)
	'add' operation ('add_ln65_3', src/conv2.cpp:65) [184]  (0.000 ns)
	'add' operation ('add_ln65_4', src/conv2.cpp:65) [185]  (0.733 ns)
	blocking operation 0.4085 ns on control path)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:65) on port 'gmem' (src/conv2.cpp:65) [194]  (7.300 ns)

 <State 31>: 5.754ns
The critical path consists of the following:
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:65) on array 'input_fm_buffer_1' [197]  (1.237 ns)
	multiplexor before operation 'mul' with delay (0.427 ns)
'mul' operation ('mul_ln65', src/conv2.cpp:65) [199]  (2.993 ns)
	'add' operation ('add_ln65', src/conv2.cpp:65) [201]  (1.097 ns)

 <State 32>: 1.085ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:131->src/conv2.cpp:74) with incoming values : ('add_ln131', src/conv2.cpp:131->src/conv2.cpp:74) [215]  (0.000 ns)
	'shl' operation ('empty_102', src/conv2.cpp:131->src/conv2.cpp:74) [229]  (0.000 ns)
	'add' operation ('empty_104', src/conv2.cpp:131->src/conv2.cpp:74) [233]  (1.085 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [237]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [238]  (7.300 ns)

 <State 42>: 1.388ns
The critical path consists of the following:
	'lshr' operation ('empty_106', src/conv2.cpp:131->src/conv2.cpp:74) [242]  (1.388 ns)

 <State 43>: 3.648ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:132->src/conv2.cpp:74) with incoming values : ('add_ln132', src/conv2.cpp:132->src/conv2.cpp:74) [248]  (0.000 ns)
	'add' operation ('empty_107', src/conv2.cpp:132->src/conv2.cpp:74) [262]  (0.765 ns)
	'sub' operation ('empty_108', src/conv2.cpp:132->src/conv2.cpp:74) [267]  (0.873 ns)
	'add' operation ('tmp3', src/conv2.cpp:131->src/conv2.cpp:74) [269]  (0.924 ns)
	'add' operation ('empty_109', src/conv2.cpp:131->src/conv2.cpp:74) [271]  (1.085 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv2.cpp:133->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:133->src/conv2.cpp:74) [275]  (7.300 ns)

 <State 45>: 2.068ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:133->src/conv2.cpp:74) with incoming values : ('add_ln133', src/conv2.cpp:133->src/conv2.cpp:74) [278]  (0.000 ns)
	'add' operation ('add_ln135_4', src/conv2.cpp:135->src/conv2.cpp:74) [280]  (0.831 ns)
	'getelementptr' operation ('output_fm_buffer_addr_2', src/conv2.cpp:135->src/conv2.cpp:74) [282]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_1', src/conv2.cpp:135->src/conv2.cpp:74) on array 'output_fm_buffer' [289]  (1.237 ns)

 <State 46>: 2.671ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_1', src/conv2.cpp:135->src/conv2.cpp:74) on array 'output_fm_buffer' [289]  (1.237 ns)
	'add' operation ('add_ln135', src/conv2.cpp:135->src/conv2.cpp:74) [291]  (1.016 ns)
	'select' operation ('select_ln136', src/conv2.cpp:136->src/conv2.cpp:74) [294]  (0.418 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln133', src/conv2.cpp:133->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:133->src/conv2.cpp:74) [296]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_111', src/conv2.cpp:132->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:132->src/conv2.cpp:74) [299]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_111', src/conv2.cpp:132->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:132->src/conv2.cpp:74) [299]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_111', src/conv2.cpp:132->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:132->src/conv2.cpp:74) [299]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_111', src/conv2.cpp:132->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:132->src/conv2.cpp:74) [299]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_111', src/conv2.cpp:132->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:132->src/conv2.cpp:74) [299]  (7.300 ns)

 <State 53>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty_112') with incoming values : ('empty_113') [306]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [313]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer' [314]  (1.237 ns)
	blocking operation 0.831 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
