
---------- Begin Simulation Statistics ----------
final_tick                                82868934500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704048                       # Number of bytes of host memory used
host_op_rate                                   261763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   382.78                       # Real time elapsed on the host
host_tick_rate                              216494954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082869                       # Number of seconds simulated
sim_ticks                                 82868934500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695878                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101787                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727677                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477755                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.657379                       # CPI: cycles per instruction
system.cpu.discardedOps                        190644                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610077                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402232                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001387                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33069112                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.603362                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165737869                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531438     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196370                       # Class of committed instruction
system.cpu.tickCycles                       132668757                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       117781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        301452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          767                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            769                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66188                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51588                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127747                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       485128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 485128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15991296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15991296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183676                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183676    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183676                       # Request fanout histogram
system.membus.respLayer1.occupancy          987586750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           603819500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87500032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87567168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118533                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4236032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           830998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032837                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 830107     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    889      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             830998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1367502500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067578996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               528695                       # number of demand (read+write) hits
system.l2.demand_hits::total                   528785                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              528695                       # number of overall hits
system.l2.overall_hits::total                  528785                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             183023                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183680                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            183023                       # number of overall misses
system.l2.overall_misses::total                183680                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15173693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15224999000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51305500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15173693500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15224999000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.879518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.257157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257809                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.879518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.257157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257809                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78090.563166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82905.938052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82888.714068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78090.563166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82905.938052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82888.714068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               66188                       # number of writebacks
system.l2.writebacks::total                     66188                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        183019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       183019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44735500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13343259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13387995000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44735500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13343259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13387995000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.879518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.257151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257804                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.879518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.257151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68090.563166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72906.416820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72889.190749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68090.563166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72906.416820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72889.190749                       # average overall mshr miss latency
system.l2.replacements                         118533                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       655470                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           655470                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       655470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       655470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            158634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127747                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10816199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10816199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.446074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84668.908076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84668.908076                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9538729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9538729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.446074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.446074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74668.908076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74668.908076                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.879518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78090.563166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78090.563166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44735500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44735500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.879518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.879518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68090.563166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68090.563166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        370061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4357494500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4357494500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.129958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.129958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78831.581518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78831.581518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3804530500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3804530500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.129949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68832.871979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68832.871979                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52457.203744                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    184027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.734327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.058179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       286.378739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52150.766826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.795758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.800433                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60017                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999359                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1607368                       # Number of tag accesses
system.l2.tags.data_accesses                  1607368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11713216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11755264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4236032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4236032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          183019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        66188                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66188                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            507404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141346285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141853688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       507404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           507404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51117249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51117249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51117249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           507404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141346285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192970938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     66178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    182969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009747296500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3965                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3965                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              447188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62333                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      183676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66188                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4183                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2365763250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  918130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5808750750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12883.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31633.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                183676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.591099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.763282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.845981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        42766     61.96%     61.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7489     10.85%     72.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1668      2.42%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          994      1.44%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9476     13.73%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          726      1.05%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      0.47%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          309      0.45%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5275      7.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69024                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.291803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.556436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.177719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3777     95.26%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           60      1.51%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          126      3.18%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.682472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2646     66.73%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.30%     67.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1239     31.25%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      1.51%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3965                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11752064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4233344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11755264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4236032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82868048000                       # Total gap between requests
system.mem_ctrls.avgGap                     331652.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11710016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4233344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 507403.651968036313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141307669.401734620333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51084812.729189850390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       183019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17810000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5790940750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1892988141000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27108.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31641.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28600171.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            247979340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131800350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           657465480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173069100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6540998880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19403611110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15481788000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42636712260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.507789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40050617500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2766920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40051397000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            244859160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            130145730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           653624160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172213020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6540998880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19723605690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15212318880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42677765520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.003189                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39345495750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2766920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40756518750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662662                       # number of overall hits
system.cpu.icache.overall_hits::total         9662662                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54136500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54136500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54136500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54136500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72471.887550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72471.887550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72471.887550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72471.887550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53389500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53389500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71471.887550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71471.887550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71471.887550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71471.887550                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662662                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54136500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54136500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72471.887550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72471.887550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71471.887550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71471.887550                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.477630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.290495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.477630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327565                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313228                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762444                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762444                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770354                       # number of overall misses
system.cpu.dcache.overall_misses::total        770354                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23251186496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23251186496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23251186496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23251186496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52075163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52075163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52083582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52083582                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30495.599016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30495.599016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30182.470002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30182.470002                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       273843                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2901                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    94.396070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       655470                       # number of writebacks
system.cpu.dcache.writebacks::total            655470                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58631                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58631                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711718                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20993516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20993516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21797273499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21797273499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29828.258358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29828.258358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30626.278244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30626.278244                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710694                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40707313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40707313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8518233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8518233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20390.303979                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20390.303979                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8080625000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8080625000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19357.943330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19357.943330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14732953496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14732953496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42743.239468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42743.239468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58304                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58304                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12912891000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12912891000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45089.901216                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45089.901216                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    803757499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    803757499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101677.102973                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101677.102973                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.076852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711718                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.097803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.076852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104879034                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104879034                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82868934500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
