<stg><name>bitreverse</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i9 [ 0, %entry ], [ %i, %bitreversal_label1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln76 = icmp eq i9 %i_0_i, -256

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i = add i9 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln76, label %bitreverse.exit, label %bitreversal_label1

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="9">
<![CDATA[
bitreversal_label1:3  %zext_ln78 = zext i9 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bitreversal_label1:4  %rev_256_addr = getelementptr [256 x i8]* @rev_256, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rev_256_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
bitreversal_label1:5  %index = load i8* %rev_256_addr, align 1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
bitreversal_label1:5  %index = load i8* %rev_256_addr, align 1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
bitreversal_label1:6  %zext_ln79 = zext i8 %index to i64

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bitreversal_label1:8  %win_IN_M_real_addr = getelementptr [256 x float]* %win_IN_M_real, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="win_IN_M_real_addr"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
bitreversal_label1:9  %win_IN_M_real_load = load float* %win_IN_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="win_IN_M_real_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bitreversal_label1:12  %win_IN_M_imag_addr = getelementptr [256 x float]* %win_IN_M_imag, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="win_IN_M_imag_addr"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
bitreversal_label1:13  %win_IN_M_imag_load = load float* %win_IN_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="win_IN_M_imag_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bitreversal_label1:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bitreversal_label1:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bitreversal_label1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bitreversal_label1:7  %data_OUT0_M_real_ad = getelementptr [256 x float]* @data_OUT0_M_real, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="data_OUT0_M_real_ad"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
bitreversal_label1:9  %win_IN_M_real_load = load float* %win_IN_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="win_IN_M_real_load"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
bitreversal_label1:10  store float %win_IN_M_real_load, float* %data_OUT0_M_real_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bitreversal_label1:11  %data_OUT0_M_imag_ad = getelementptr [256 x float]* @data_OUT0_M_imag, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="data_OUT0_M_imag_ad"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
bitreversal_label1:13  %win_IN_M_imag_load = load float* %win_IN_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="win_IN_M_imag_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
bitreversal_label1:14  store float %win_IN_M_imag_load, float* %data_OUT0_M_imag_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bitreversal_label1:15  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str6, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
bitreversal_label1:16  br label %0

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
bitreverse.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="win_IN_M_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="win_IN_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="win_IN_M_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="win_IN_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="rev_256" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="rev_256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="data_OUT0_M_real" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_OUT0_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="data_OUT0_M_imag" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_OUT0_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i_0_i" fromId="49" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="51" from="br_ln76" to="i_0_i" fromId="6" toId="7">
</dataflow>
<dataflow id="52" from="i" to="i_0_i" fromId="10" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="br_ln76" to="i_0_i" fromId="31" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="54" from="i_0_i" to="icmp_ln76" fromId="7" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_55" to="icmp_ln76" fromId="55" toId="8">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="57" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="empty" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_59" to="empty" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_59" to="empty" fromId="59" toId="9">
</dataflow>
<dataflow id="63" from="i_0_i" to="i" fromId="7" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="i" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="icmp_ln76" to="br_ln76" fromId="8" toId="11">
</dataflow>
<dataflow id="67" from="i_0_i" to="zext_ln78" fromId="7" toId="12">
</dataflow>
<dataflow id="68" from="rev_256" to="rev_256_addr" fromId="46" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="rev_256_addr" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="zext_ln78" to="rev_256_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="72" from="rev_256_addr" to="index" fromId="13" toId="14">
</dataflow>
<dataflow id="73" from="rev_256_addr" to="index" fromId="13" toId="15">
</dataflow>
<dataflow id="74" from="index" to="zext_ln79" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="win_IN_M_real" to="win_IN_M_real_addr" fromId="45" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_69" to="win_IN_M_real_addr" fromId="69" toId="17">
</dataflow>
<dataflow id="77" from="zext_ln79" to="win_IN_M_real_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="78" from="win_IN_M_real_addr" to="win_IN_M_real_load" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="win_IN_M_imag" to="win_IN_M_imag_addr" fromId="44" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_69" to="win_IN_M_imag_addr" fromId="69" toId="19">
</dataflow>
<dataflow id="81" from="zext_ln79" to="win_IN_M_imag_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="82" from="win_IN_M_imag_addr" to="win_IN_M_imag_load" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln76" fromId="83" toId="21">
</dataflow>
<dataflow id="86" from="p_str6" to="specloopname_ln76" fromId="85" toId="21">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecRegionBegin" to="tmp_i" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="p_str6" to="tmp_i" fromId="85" toId="22">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecPipeline" to="specpipeline_ln77" fromId="90" toId="23">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specpipeline_ln77" fromId="92" toId="23">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specpipeline_ln77" fromId="94" toId="23">
</dataflow>
<dataflow id="96" from="StgValue_94" to="specpipeline_ln77" fromId="94" toId="23">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln77" fromId="97" toId="23">
</dataflow>
<dataflow id="100" from="p_str1" to="specpipeline_ln77" fromId="99" toId="23">
</dataflow>
<dataflow id="101" from="data_OUT0_M_real" to="data_OUT0_M_real_ad" fromId="47" toId="24">
</dataflow>
<dataflow id="102" from="StgValue_69" to="data_OUT0_M_real_ad" fromId="69" toId="24">
</dataflow>
<dataflow id="103" from="zext_ln78" to="data_OUT0_M_real_ad" fromId="12" toId="24">
</dataflow>
<dataflow id="104" from="win_IN_M_real_addr" to="win_IN_M_real_load" fromId="17" toId="25">
</dataflow>
<dataflow id="105" from="win_IN_M_real_load" to="store_ln79" fromId="25" toId="26">
</dataflow>
<dataflow id="106" from="data_OUT0_M_real_ad" to="store_ln79" fromId="24" toId="26">
</dataflow>
<dataflow id="107" from="data_OUT0_M_imag" to="data_OUT0_M_imag_ad" fromId="48" toId="27">
</dataflow>
<dataflow id="108" from="StgValue_69" to="data_OUT0_M_imag_ad" fromId="69" toId="27">
</dataflow>
<dataflow id="109" from="zext_ln78" to="data_OUT0_M_imag_ad" fromId="12" toId="27">
</dataflow>
<dataflow id="110" from="win_IN_M_imag_addr" to="win_IN_M_imag_load" fromId="19" toId="28">
</dataflow>
<dataflow id="111" from="win_IN_M_imag_load" to="store_ln79" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="data_OUT0_M_imag_ad" to="store_ln79" fromId="27" toId="29">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecRegionEnd" to="empty_18" fromId="113" toId="30">
</dataflow>
<dataflow id="115" from="p_str6" to="empty_18" fromId="85" toId="30">
</dataflow>
<dataflow id="116" from="tmp_i" to="empty_18" fromId="22" toId="30">
</dataflow>
<dataflow id="117" from="icmp_ln76" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="118" from="icmp_ln76" to="StgValue_3" fromId="8" toId="3">
</dataflow>
<dataflow id="119" from="icmp_ln76" to="StgValue_4" fromId="8" toId="4">
</dataflow>
</dataflows>


</stg>
