Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 29 17:48:08 2019
| Host         : petr-dell running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.178        0.000                      0                 2000        0.061        0.000                      0                 2000        4.020        0.000                       0                   877  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.178        0.000                      0                 2000        0.061        0.000                      0                 2000        4.020        0.000                       0                   877  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.582ns (29.529%)  route 3.775ns (70.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.995     7.639    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.763 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2/O
                         net (fo=8, routed)           0.625     8.388    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2_n_0
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.566    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.582ns (29.529%)  route 3.775ns (70.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.995     7.639    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.763 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2/O
                         net (fo=8, routed)           0.625     8.388    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2_n_0
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.566    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.582ns (29.529%)  route 3.775ns (70.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.995     7.639    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.763 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2/O
                         net (fo=8, routed)           0.625     8.388    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2_n_0
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.566    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.582ns (29.529%)  route 3.775ns (70.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.995     7.639    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.763 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2/O
                         net (fo=8, routed)           0.625     8.388    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2_n_0
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.566    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.582ns (30.027%)  route 3.687ns (69.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.998     7.642    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.766 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.533     8.299    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[25]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.582ns (30.027%)  route 3.687ns (69.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.998     7.642    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.766 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.533     8.299    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[26]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.582ns (30.027%)  route 3.687ns (69.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.998     7.642    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.766 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.533     8.299    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[28]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.582ns (30.027%)  route 3.687ns (69.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.998     7.642    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.766 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.533     8.299    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[29]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.582ns (30.027%)  route 3.687ns (69.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.998     7.642    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.766 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.533     8.299    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[30]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.582ns (30.027%)  route 3.687ns (69.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.737     3.031    p_system_wrapper_1/p_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.156     6.520    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          0.998     7.642    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_3_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.766 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.533     8.299    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         1.481    12.660    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[31]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.840%)  route 0.147ns (44.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.659     0.995    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.147     1.283    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.328 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.328    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.844     1.210    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.303%)  route 0.177ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.576     0.912    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.230    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.844     1.210    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.572     0.908    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y84         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.161     1.210    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y85         SRLC32E                                      r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.839     1.205    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y85         SRLC32E                                      r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.558     0.894    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X33Y96         FDRE                                         r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.201     1.236    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y96         SRLC32E                                      r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.844     1.210    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.227ns (39.044%)  route 0.354ns (60.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.577     0.913    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=8, routed)           0.354     1.395    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[4]
    SLICE_X30Y102        LUT5 (Prop_lut5_I4_O)        0.099     1.494 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.494    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X30Y102        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.931     1.297    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.121     1.383    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.337%)  route 0.217ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.656     0.992    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.217     1.350    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[28]
    SLICE_X28Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.845     1.211    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.062     1.238    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.890%)  route 0.365ns (72.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.577     0.913    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.365     1.418    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[7]
    SLICE_X32Y101        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.912     1.278    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y101        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.060     1.303    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.639     0.975    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.182    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y107        LUT5 (Prop_lut5_I1_O)        0.045     1.227 r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.227    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y107        FDRE                                         r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.910     1.276    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.288     0.988    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.121     1.109    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.183ns (45.001%)  route 0.224ns (54.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.659     0.995    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.224     1.360    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.402 r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.402    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.844     1.210    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.640     0.976    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.173    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X33Y105        FDRE                                         r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    p_system_wrapper_1/p_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=877, routed)         0.911     1.277    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.976    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.075     1.051    p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { p_system_wrapper_1/p_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  p_system_wrapper_1/p_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y92    p_system_wrapper_1/p_system_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg0_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   p_system_wrapper_1/p_system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    p_system_wrapper_1/p_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



