Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 27 15:25:30 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.631        0.000                      0                  328        0.144        0.000                      0                  328        4.500        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.631        0.000                      0                  328        0.144        0.000                      0                  328        4.500        0.000                       0                   240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.567ns (38.340%)  route 2.520ns (61.660%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.633     5.154    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y14          FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/Q
                         net (fo=3, routed)           1.106     6.679    design_1_i/delay_0/U0/signal_in[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.299     6.978 r  design_1_i/delay_0/U0/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.978    design_1_i/delay_0/U0/counter1_carry_i_3_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.514 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.838     8.353    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.313     8.666 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.576     9.241    design_1_i/delay_0/U0/counter
    SLICE_X4Y15          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.511    14.852    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y15          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    design_1_i/delay_0/U0/signal_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.567ns (38.340%)  route 2.520ns (61.660%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.633     5.154    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y14          FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/Q
                         net (fo=3, routed)           1.106     6.679    design_1_i/delay_0/U0/signal_in[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.299     6.978 r  design_1_i/delay_0/U0/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.978    design_1_i/delay_0/U0/counter1_carry_i_3_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.514 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.838     8.353    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.313     8.666 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.576     9.241    design_1_i/delay_0/U0/counter
    SLICE_X4Y15          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.511    14.852    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y15          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[8]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    design_1_i/delay_0/U0/signal_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.567ns (38.361%)  route 2.518ns (61.639%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.633     5.154    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y14          FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/Q
                         net (fo=3, routed)           1.106     6.679    design_1_i/delay_0/U0/signal_in[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.299     6.978 r  design_1_i/delay_0/U0/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.978    design_1_i/delay_0/U0/counter1_carry_i_3_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.514 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.838     8.353    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.313     8.666 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.574     9.239    design_1_i/delay_0/U0/counter
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.512    14.853    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    design_1_i/delay_0/U0/signal_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.567ns (38.361%)  route 2.518ns (61.639%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.633     5.154    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y14          FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/Q
                         net (fo=3, routed)           1.106     6.679    design_1_i/delay_0/U0/signal_in[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.299     6.978 r  design_1_i/delay_0/U0/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.978    design_1_i/delay_0/U0/counter1_carry_i_3_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.514 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.838     8.353    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.313     8.666 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.574     9.239    design_1_i/delay_0/U0/counter
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.512    14.853    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    design_1_i/delay_0/U0/signal_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.567ns (38.361%)  route 2.518ns (61.639%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.633     5.154    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y14          FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/Q
                         net (fo=3, routed)           1.106     6.679    design_1_i/delay_0/U0/signal_in[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.299     6.978 r  design_1_i/delay_0/U0/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.978    design_1_i/delay_0/U0/counter1_carry_i_3_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.514 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.838     8.353    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.313     8.666 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.574     9.239    design_1_i/delay_0/U0/counter
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.512    14.853    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    design_1_i/delay_0/U0/signal_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.567ns (38.361%)  route 2.518ns (61.639%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.633     5.154    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y14          FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/SPI_0/U0/spi_data_in_reg[6]/Q
                         net (fo=3, routed)           1.106     6.679    design_1_i/delay_0/U0/signal_in[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.299     6.978 r  design_1_i/delay_0/U0/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.978    design_1_i/delay_0/U0/counter1_carry_i_3_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.514 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.838     8.353    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.313     8.666 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.574     9.239    design_1_i/delay_0/U0/counter
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.512    14.853    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    design_1_i/delay_0/U0/signal_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_motor_0/U0/position_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_motor_0/U0/position_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.966ns (24.330%)  route 3.004ns (75.670%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.632     5.153    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X7Y11          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     5.572 r  design_1_i/quadratur_motor_0/U0/position_reg[13]/Q
                         net (fo=4, routed)           0.902     6.475    design_1_i/quadratur_motor_0/U0/position_reg_n_0_[13]
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.299     6.774 f  design_1_i/quadratur_motor_0/U0/position[14]_i_13/O
                         net (fo=3, routed)           0.783     7.556    design_1_i/quadratur_motor_0/U0/position[14]_i_13_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.680 f  design_1_i/quadratur_motor_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.562     8.242    design_1_i/quadratur_motor_0/U0/position[14]_i_6_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  design_1_i/quadratur_motor_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.758     9.124    design_1_i/quadratur_motor_0/U0/position[14]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.448    14.789    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X8Y10          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[12]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.169    14.845    design_1_i/quadratur_motor_0/U0/position_reg[12]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_motor_0/U0/position_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_motor_0/U0/position_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.966ns (24.330%)  route 3.004ns (75.670%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.632     5.153    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X7Y11          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     5.572 r  design_1_i/quadratur_motor_0/U0/position_reg[13]/Q
                         net (fo=4, routed)           0.902     6.475    design_1_i/quadratur_motor_0/U0/position_reg_n_0_[13]
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.299     6.774 f  design_1_i/quadratur_motor_0/U0/position[14]_i_13/O
                         net (fo=3, routed)           0.783     7.556    design_1_i/quadratur_motor_0/U0/position[14]_i_13_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.680 f  design_1_i/quadratur_motor_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.562     8.242    design_1_i/quadratur_motor_0/U0/position[14]_i_6_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  design_1_i/quadratur_motor_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.758     9.124    design_1_i/quadratur_motor_0/U0/position[14]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.448    14.789    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X8Y10          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.169    14.845    design_1_i/quadratur_motor_0/U0/position_reg[7]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_motor_0/U0/position_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_motor_0/U0/position_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.966ns (24.343%)  route 3.002ns (75.657%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.632     5.153    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X7Y11          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     5.572 r  design_1_i/quadratur_motor_0/U0/position_reg[13]/Q
                         net (fo=4, routed)           0.902     6.475    design_1_i/quadratur_motor_0/U0/position_reg_n_0_[13]
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.299     6.774 f  design_1_i/quadratur_motor_0/U0/position[14]_i_13/O
                         net (fo=3, routed)           0.783     7.556    design_1_i/quadratur_motor_0/U0/position[14]_i_13_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.680 f  design_1_i/quadratur_motor_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.562     8.242    design_1_i/quadratur_motor_0/U0/position[14]_i_6_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  design_1_i/quadratur_motor_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.756     9.122    design_1_i/quadratur_motor_0/U0/position[14]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.448    14.789    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X8Y9           FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    14.845    design_1_i/quadratur_motor_0/U0/position_reg[5]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_motor_0/U0/position_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_motor_0/U0/position_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.966ns (24.343%)  route 3.002ns (75.657%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.632     5.153    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X7Y11          FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     5.572 r  design_1_i/quadratur_motor_0/U0/position_reg[13]/Q
                         net (fo=4, routed)           0.902     6.475    design_1_i/quadratur_motor_0/U0/position_reg_n_0_[13]
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.299     6.774 f  design_1_i/quadratur_motor_0/U0/position[14]_i_13/O
                         net (fo=3, routed)           0.783     7.556    design_1_i/quadratur_motor_0/U0/position[14]_i_13_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.680 f  design_1_i/quadratur_motor_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.562     8.242    design_1_i/quadratur_motor_0/U0/position[14]_i_6_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  design_1_i/quadratur_motor_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.756     9.122    design_1_i/quadratur_motor_0/U0/position[14]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.448    14.789    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X8Y9           FDRE                                         r  design_1_i/quadratur_motor_0/U0/position_reg[8]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    14.845    design_1_i/quadratur_motor_0/U0/position_reg[8]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/delay_0/U0/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/motor_1/U0/trigger_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/delay_0/U0/signal_out_reg[3]/Q
                         net (fo=2, routed)           0.063     1.676    design_1_i/motor_1/U0/pwm_trigger[3]
    SLICE_X5Y14          FDRE                                         r  design_1_i/motor_1/U0/trigger_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.859     1.986    design_1_i/motor_1/U0/clk_in
    SLICE_X5Y14          FDRE                                         r  design_1_i/motor_1/U0/trigger_buffer_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.047     1.532    design_1_i/motor_1/U0/trigger_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/data_flow_manager_0/U0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.995%)  route 0.125ns (47.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.590     1.473    design_1_i/data_flow_manager_0/U0/clk_in
    SLICE_X5Y12          FDRE                                         r  design_1_i/data_flow_manager_0/U0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  design_1_i/data_flow_manager_0/U0/data_out_reg[11]/Q
                         net (fo=2, routed)           0.125     1.739    design_1_i/SPI_0/U0/spi_data_out[12]
    SLICE_X3Y12          FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.862     1.989    design_1_i/SPI_0/U0/clk_in
    SLICE_X3Y12          FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[3]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.066     1.577    design_1_i/SPI_0/U0/buf_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/data_flow_manager_0/U0/motor_ctrl_A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enable_0/U0/sig_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.000%)  route 0.119ns (39.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/data_flow_manager_0/U0/clk_in
    SLICE_X5Y15          FDRE                                         r  design_1_i/data_flow_manager_0/U0/motor_ctrl_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/data_flow_manager_0/U0/motor_ctrl_A_reg/Q
                         net (fo=10, routed)          0.119     1.732    design_1_i/enable_0/U0/en
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.045     1.777 r  design_1_i/enable_0/U0/sig_buffer_i_1/O
                         net (fo=1, routed)           0.000     1.777    design_1_i/enable_0/U0/sig_buffer_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  design_1_i/enable_0/U0/sig_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.858     1.985    design_1_i/enable_0/U0/clk
    SLICE_X6Y15          FDRE                                         r  design_1_i/enable_0/U0/sig_buffer_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.121     1.607    design_1_i/enable_0/U0/sig_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/data_flow_manager_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.592     1.475    design_1_i/data_flow_manager_0/U0/clk_in
    SLICE_X0Y12          FDRE                                         r  design_1_i/data_flow_manager_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/data_flow_manager_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.123     1.739    design_1_i/SPI_0/U0/spi_data_out[2]
    SLICE_X1Y12          FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.862     1.989    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y12          FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[13]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.072     1.560    design_1_i/SPI_0/U0/buf_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/delay_0/U0/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/motor_1/U0/trigger_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.816%)  route 0.126ns (47.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y13          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/delay_0/U0/signal_out_reg[6]/Q
                         net (fo=2, routed)           0.126     1.739    design_1_i/motor_1/U0/pwm_trigger[6]
    SLICE_X5Y14          FDRE                                         r  design_1_i/motor_1/U0/trigger_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.859     1.986    design_1_i/motor_1/U0/clk_in
    SLICE_X5Y14          FDRE                                         r  design_1_i/motor_1/U0/trigger_buffer_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.071     1.558    design_1_i/motor_1/U0/trigger_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/data_flow_manager_0/U0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.593     1.476    design_1_i/data_flow_manager_0/U0/clk_in
    SLICE_X1Y10          FDRE                                         r  design_1_i/data_flow_manager_0/U0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  design_1_i/data_flow_manager_0/U0/data_out_reg[6]/Q
                         net (fo=2, routed)           0.125     1.743    design_1_i/SPI_0/U0/spi_data_out[7]
    SLICE_X1Y12          FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.862     1.989    design_1_i/SPI_0/U0/clk_in
    SLICE_X1Y12          FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[8]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.071     1.561    design_1_i/SPI_0/U0/buf_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/delay_1/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_1/U0/signal_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/delay_1/U0/clk_in
    SLICE_X6Y15          FDRE                                         r  design_1_i/delay_1/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  design_1_i/delay_1/U0/counter_reg[0]/Q
                         net (fo=1, routed)           0.059     1.679    design_1_i/delay_1/U0/counter_reg_n_0_[0]
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.098     1.777 r  design_1_i/delay_1/U0/signal_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    design_1_i/delay_1/U0/signal_out[0]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  design_1_i/delay_1/U0/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.858     1.985    design_1_i/delay_1/U0/clk_in
    SLICE_X6Y15          FDRE                                         r  design_1_i/delay_1/U0/signal_out_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.120     1.592    design_1_i/delay_1/U0/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/motor_1/U0/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/motor_1/U0/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.216%)  route 0.139ns (42.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/motor_1/U0/clk_in
    SLICE_X5Y15          FDRE                                         r  design_1_i/motor_1/U0/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/motor_1/U0/clk_counter_reg[0]/Q
                         net (fo=9, routed)           0.139     1.752    design_1_i/motor_1/U0/clk_counter_reg[0]
    SLICE_X6Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  design_1_i/motor_1/U0/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    design_1_i/motor_1/U0/p_0_in__0[5]
    SLICE_X6Y14          FDRE                                         r  design_1_i/motor_1/U0/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.859     1.986    design_1_i/motor_1/U0/clk_in
    SLICE_X6Y14          FDRE                                         r  design_1_i/motor_1/U0/clk_counter_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.121     1.608    design_1_i/motor_1/U0/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/delay_0/U0/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/motor_0/U0/trigger_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y14          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/delay_0/U0/signal_out_reg[3]/Q
                         net (fo=2, routed)           0.116     1.729    design_1_i/motor_0/U0/pwm_trigger[3]
    SLICE_X5Y13          FDRE                                         r  design_1_i/motor_0/U0/trigger_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.859     1.986    design_1_i/motor_0/U0/clk_in
    SLICE_X5Y13          FDRE                                         r  design_1_i/motor_0/U0/trigger_buffer_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.047     1.534    design_1_i/motor_0/U0/trigger_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/delay_0/U0/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/motor_0/U0/trigger_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.298%)  route 0.119ns (45.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.589     1.472    design_1_i/delay_0/U0/clk_in
    SLICE_X4Y13          FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/delay_0/U0/signal_out_reg[0]/Q
                         net (fo=2, routed)           0.119     1.732    design_1_i/motor_0/U0/pwm_trigger[0]
    SLICE_X5Y13          FDRE                                         r  design_1_i/motor_0/U0/trigger_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.859     1.986    design_1_i/motor_0/U0/clk_in
    SLICE_X5Y13          FDRE                                         r  design_1_i/motor_0/U0/trigger_buffer_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.046     1.531    design_1_i/motor_0/U0/trigger_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    design_1_i/SPI_0/U0/buf_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    design_1_i/SPI_0/U0/buf_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    design_1_i/SPI_0/U0/buf_out_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    design_1_i/SPI_0/U0/buf_out_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    design_1_i/SPI_0/U0/position_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    design_1_i/data_flow_manager_0/U0/data_out_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    design_1_i/SPI_0/U0/buf_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    design_1_i/SPI_0/U0/buf_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    design_1_i/SPI_0/U0/buf_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    design_1_i/SPI_0/U0/buf_out_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    design_1_i/SPI_0/U0/buf_out_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    design_1_i/SPI_0/U0/position_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    design_1_i/data_flow_manager_0/U0/data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    design_1_i/data_flow_manager_0/U0/data_out_reg[9]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    design_1_i/data_flow_manager_0/U0/motor_ctrl_A_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    design_1_i/data_flow_manager_0/U0/motor_ctrl_B_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    design_1_i/delay_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    design_1_i/delay_0/U0/signal_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    design_1_i/delay_0/U0/signal_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    design_1_i/delay_0/U0/signal_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    design_1_i/delay_0/U0/signal_out_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    design_1_i/delay_1/U0/counter_reg[0]/C



