Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jun 14 16:25:16 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.375       -2.027                      6                21904       -0.066      -16.999                    603                21904        1.100        0.000                       0                  7166  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.375       -2.027                      6                21904       -0.066      -16.999                    603                21904        5.482        0.000                       0                  7162  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929                clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.375ns,  Total Violation       -2.027ns
Hold  :          603  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation      -16.999ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 9.066ns (71.399%)  route 3.632ns (28.601%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.584    -2.657    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223    -2.434 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/Q
                         net (fo=1, unplaced)         0.466    -1.969    ahir_inst/concat_instance/conv8_248[7]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      2.962     0.993 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.050     1.043    ahir_inst/concat_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.120 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, unplaced)         0.466     2.586    ahir_inst/concat_instance/x__14_n_105
                         LUT2 (Prop_lut2_I0_O)        0.043     2.629 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, unplaced)         0.000     2.629    ahir_inst/concat_instance/x__15_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.896 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     2.903    ahir_inst/concat_instance/x__15_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.956 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.956    ahir_inst/concat_instance/x__15_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.009 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    ahir_inst/concat_instance/x__15_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.182 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, unplaced)         0.466     3.648    ahir_inst/concat_instance/x__15_i_1_n_6
                         DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      2.817     6.465 r  ahir_inst/concat_instance/x__15/P[0]
                         net (fo=1, unplaced)         0.466     6.930    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     6.973 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0/O
                         net (fo=1, unplaced)         0.000     6.973    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.240 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0/CO[3]
                         net (fo=1, unplaced)         0.007     7.247    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.300 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.300    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.473 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, unplaced)         0.337     7.810    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.125     7.935 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, unplaced)         0.270     8.205    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, unplaced)         0.270     8.518    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     8.561 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, unplaced)         0.270     8.831    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.874 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, unplaced)         0.270     9.144    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.187 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, unplaced)         0.000     9.187    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.446 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.007     9.453    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     9.631 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, unplaced)         0.281     9.912    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.128    10.040 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, unplaced)         0.000    10.040    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.439    10.351    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 9.066ns (71.399%)  route 3.632ns (28.601%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.584    -2.657    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223    -2.434 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/Q
                         net (fo=1, unplaced)         0.466    -1.969    ahir_inst/concat_instance/conv8_248[7]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      2.962     0.993 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.050     1.043    ahir_inst/concat_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.120 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, unplaced)         0.466     2.586    ahir_inst/concat_instance/x__14_n_105
                         LUT2 (Prop_lut2_I0_O)        0.043     2.629 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, unplaced)         0.000     2.629    ahir_inst/concat_instance/x__15_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.896 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     2.903    ahir_inst/concat_instance/x__15_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.956 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.956    ahir_inst/concat_instance/x__15_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.009 r  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    ahir_inst/concat_instance/x__15_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.182 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, unplaced)         0.466     3.648    ahir_inst/concat_instance/x__15_i_1_n_6
                         DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      2.817     6.465 r  ahir_inst/concat_instance/x__15/P[0]
                         net (fo=1, unplaced)         0.466     6.930    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     6.973 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0/O
                         net (fo=1, unplaced)         0.000     6.973    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.240 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0/CO[3]
                         net (fo=1, unplaced)         0.007     7.247    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.300 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.300    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.473 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, unplaced)         0.337     7.810    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.125     7.935 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, unplaced)         0.270     8.205    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, unplaced)         0.270     8.518    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     8.561 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, unplaced)         0.270     8.831    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.874 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, unplaced)         0.270     9.144    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.187 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, unplaced)         0.000     9.187    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.446 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.007     9.453    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     9.631 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, unplaced)         0.281     9.912    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.128    10.040 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, unplaced)         0.000    10.040    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.439    10.351    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 9.066ns (71.399%)  route 3.632ns (28.601%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.584    -2.657    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223    -2.434 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/Q
                         net (fo=1, unplaced)         0.466    -1.969    ahir_inst/concat_instance/conv8_248[7]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      2.962     0.993 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.050     1.043    ahir_inst/concat_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.120 r  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, unplaced)         0.466     2.586    ahir_inst/concat_instance/x__14_n_105
                         LUT2 (Prop_lut2_I0_O)        0.043     2.629 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, unplaced)         0.000     2.629    ahir_inst/concat_instance/x__15_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.896 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     2.903    ahir_inst/concat_instance/x__15_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.956 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.956    ahir_inst/concat_instance/x__15_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.009 f  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    ahir_inst/concat_instance/x__15_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.182 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, unplaced)         0.466     3.648    ahir_inst/concat_instance/x__15_i_1_n_6
                         DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      2.817     6.465 r  ahir_inst/concat_instance/x__15/P[0]
                         net (fo=1, unplaced)         0.466     6.930    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     6.973 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0/O
                         net (fo=1, unplaced)         0.000     6.973    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.240 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0/CO[3]
                         net (fo=1, unplaced)         0.007     7.247    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.300 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.300    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.473 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, unplaced)         0.337     7.810    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.125     7.935 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, unplaced)         0.270     8.205    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, unplaced)         0.270     8.518    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     8.561 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, unplaced)         0.270     8.831    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.874 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, unplaced)         0.270     9.144    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.187 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, unplaced)         0.000     9.187    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.446 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.007     9.453    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     9.631 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, unplaced)         0.281     9.912    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.128    10.040 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, unplaced)         0.000    10.040    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.439    10.351    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 9.066ns (71.399%)  route 3.632ns (28.601%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=3 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.584    -2.657    ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223    -2.434 r  ahir_inst/concat_instance/data_path.type_cast_247_inst_block.type_cast_247_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]/Q
                         net (fo=1, unplaced)         0.466    -1.969    ahir_inst/concat_instance/conv8_248[7]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      2.962     0.993 r  ahir_inst/concat_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.050     1.043    ahir_inst/concat_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.120 f  ahir_inst/concat_instance/x__14/P[0]
                         net (fo=2, unplaced)         0.466     2.586    ahir_inst/concat_instance/x__14_n_105
                         LUT2 (Prop_lut2_I0_O)        0.043     2.629 r  ahir_inst/concat_instance/x__15_i_19/O
                         net (fo=1, unplaced)         0.000     2.629    ahir_inst/concat_instance/x__15_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.896 r  ahir_inst/concat_instance/x__15_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     2.903    ahir_inst/concat_instance/x__15_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.956 r  ahir_inst/concat_instance/x__15_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.956    ahir_inst/concat_instance/x__15_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.009 f  ahir_inst/concat_instance/x__15_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    ahir_inst/concat_instance/x__15_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.182 r  ahir_inst/concat_instance/x__15_i_1/O[1]
                         net (fo=2, unplaced)         0.466     3.648    ahir_inst/concat_instance/x__15_i_1_n_6
                         DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      2.817     6.465 r  ahir_inst/concat_instance/x__15/P[0]
                         net (fo=1, unplaced)         0.466     6.930    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/x__15[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     6.973 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0/O
                         net (fo=1, unplaced)         0.000     6.973    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_36__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.240 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0/CO[3]
                         net (fo=1, unplaced)         0.007     7.247    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_20__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.300 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.300    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_19__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.473 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0/O[1]
                         net (fo=2, unplaced)         0.337     7.810    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_reg_i_14__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.125     7.935 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0/O
                         net (fo=1, unplaced)         0.270     8.205    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_43__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     8.248 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0/O
                         net (fo=1, unplaced)         0.270     8.518    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_42__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     8.561 r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack1_i_38__0/O
                         net (fo=1, unplaced)         0.270     8.831    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__16_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.874 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29/O
                         net (fo=1, unplaced)         0.270     9.144    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_29_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.187 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18/O
                         net (fo=1, unplaced)         0.000     9.187    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_18_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.446 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.007     9.453    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_8__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     9.631 f  ahir_inst/concat_instance/data_path.type_cast_561_inst_block.type_cast_561_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[2]
                         net (fo=2, unplaced)         0.281     9.912    ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.128    10.040 r  ahir_inst/concat_instance/concat_CP_664.concat_cp_element_group_125.gj_concat_cp_element_group_125/placegen[1].placeBlock.pI/noBypass.ack0_i_1/O
                         net (fo=1, unplaced)         0.000    10.040    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/NoByp.ack_reg_0
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.439    10.351    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/concat_instance/data_path.if_stmt_720_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 -0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.114    -0.934    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/clk_out1
                         FDRE                                         r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.597    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A1
                         RAMD32                                       r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.259    -0.853    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.065    -0.789    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.531    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.114    -0.934    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/clk_out1
                         FDRE                                         r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 f  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.597    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A1
                         RAMD32                                       f  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.259    -0.853    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.065    -0.789    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.531    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.114    -0.934    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/clk_out1
                         FDRE                                         r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.597    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A1
                         RAMD32                                       r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.259    -0.853    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.065    -0.789    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.531    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.114    -0.934    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/clk_out1
                         FDRE                                         r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 f  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.wrpReg/dout_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.597    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A1
                         RAMD32                                       f  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=7168, unplaced)      0.259    -0.853    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.065    -0.789    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.531    ahir_inst/writeModule1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         12.500      10.475               ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_51/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860              clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.250       5.482                ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482                ahir_inst/readModule1_instance/data_path.ApIntAdd_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592                clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKFBIN



