<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<svg
   xmlns:dc="http://purl.org/dc/elements/1.1/"
   xmlns:cc="http://creativecommons.org/ns#"
   xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
   xmlns:svg="http://www.w3.org/2000/svg"
   xmlns="http://www.w3.org/2000/svg"
   xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd"
   xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"
   width="275.56192mm"
   height="153.76901mm"
   viewBox="0 0 275.56192 153.76901"
   version="1.1"
   id="svg954"
   inkscape:version="1.0.1 (0767f8302a, 2020-10-17)"
   sodipodi:docname="etapa-1-02.svg">
  <defs
     id="defs948" />
  <sodipodi:namedview
     id="base"
     pagecolor="#ffffff"
     bordercolor="#666666"
     borderopacity="1.0"
     inkscape:pageopacity="0.0"
     inkscape:pageshadow="2"
     inkscape:zoom="0.49497475"
     inkscape:cx="498.85061"
     inkscape:cy="301.52108"
     inkscape:document-units="mm"
     inkscape:current-layer="layer1"
     inkscape:document-rotation="0"
     showgrid="false"
     inkscape:window-width="1858"
     inkscape:window-height="1016"
     inkscape:window-x="62"
     inkscape:window-y="27"
     inkscape:window-maximized="1"
     inkscape:snap-global="false"
     showguides="true"
     inkscape:guide-bbox="true"
     fit-margin-top="0"
     fit-margin-left="0"
     fit-margin-right="0"
     fit-margin-bottom="0" />
  <metadata
     id="metadata951">
    <rdf:RDF>
      <cc:Work
         rdf:about="">
        <dc:format>image/svg+xml</dc:format>
        <dc:type
           rdf:resource="http://purl.org/dc/dcmitype/StillImage" />
        <dc:title></dc:title>
      </cc:Work>
    </rdf:RDF>
  </metadata>
  <g
     inkscape:label="Layer 1"
     inkscape:groupmode="layer"
     id="layer1"
     transform="translate(63.54842,-28.100506)">
    <rect
       style="fill:#ffffff;stroke:none;stroke-width:0.275206;stroke-linecap:round"
       id="rect1906"
       width="275.56192"
       height="153.76901"
       x="-63.54842"
       y="28.100506"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer2"
     inkscape:label="Layer 2"
     transform="translate(63.54842,-28.100506)">
    <path
       style="fill:none;stroke:#000000;stroke-width:1.06203;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M 110.36031,127.36408 H 32.388769"
       id="path1970"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:1.06203;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M -18.770049,151.74989 V 127.36408 H 3.4464715"
       id="path6179"
       sodipodi:nodetypes="ccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <g
       id="g8992-19"
       transform="matrix(1.141081,0,0,1.1150446,-167.11012,-51.003864)"
       style="stroke-width:1.77926"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90">
      <rect
         style="fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.502146;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
         id="rect4335-4"
         width="29.655748"
         height="2.1695125"
         x="145.78461"
         y="150.20892"
         inkscape:export-filename="/home/obijuan/develop/digital-electronics-with-open-FPGAs-tutorial/wiki/Tutorial-12/pulsador-01.png"
         inkscape:export-xdpi="90"
         inkscape:export-ydpi="90" />
      <rect
         style="fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.502146;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
         id="rect4337-78"
         width="10.835755"
         height="5.3666892"
         x="155.82193"
         y="145.29895"
         inkscape:export-filename="/home/obijuan/develop/digital-electronics-with-open-FPGAs-tutorial/wiki/Tutorial-12/pulsador-01.png"
         inkscape:export-xdpi="90"
         inkscape:export-ydpi="90" />
    </g>
    <path
       style="fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3-6"
       sodipodi:type="arc"
       sodipodi:cx="3.369751"
       sodipodi:cy="127.18576"
       sodipodi:rx="2.9319012"
       sodipodi:ry="2.9350958"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 6.3002653,127.27603 a 2.9319012,2.9350958 0 0 1 -3.0158257,2.84358 2.9319012,2.9350958 0 0 1 -2.8454858,-3.01439 2.9319012,2.9350958 0 0 1 3.0063915,-2.85358 2.9319012,2.9350958 0 0 1 2.8554535,3.00493" />
    <path
       style="fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3-6-1"
       sodipodi:type="arc"
       sodipodi:cx="30.371521"
       sodipodi:cy="127.18576"
       sodipodi:rx="2.9319012"
       sodipodi:ry="2.9350958"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 33.302035,127.27603 a 2.9319012,2.9350958 0 0 1 -3.015825,2.84358 2.9319012,2.9350958 0 0 1 -2.845486,-3.01439 2.9319012,2.9350958 0 0 1 3.006391,-2.85358 2.9319012,2.9350958 0 0 1 2.855454,3.00493" />
    <text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:7.20651px;line-height:1.25;font-family:sans-serif;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.531013"
       x="-5.3492346"
       y="97.548584"
       id="text2526"
       inkscape:transform-center-x="17.353054"
       inkscape:transform-center-y="1.6132001"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan2524"
         x="-5.3492346"
         y="97.548584"
         style="fill:#008000;stroke-width:0.531013">Pulsador</tspan></text>
    <text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="-39.843002"
       y="147.9015"
       id="text835-7-6-0-2-5"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0-5"
         x="-39.843002"
         y="147.9015"
         style="stroke-width:0.264583">GND</tspan></text>
    <path
       style="fill:none;stroke:#000000;stroke-width:0.79375;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M -27.828479,151.74989 H -8.2513395"
       id="path3758"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -27.809119,151.74989 -1.16146,3.80683"
       id="path3760"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -26.204529,151.74989 -1.16146,3.80683"
       id="path3762"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -24.546149,151.74989 -1.16146,3.80683"
       id="path3764"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -22.584669,151.74989 -1.16145,3.80683"
       id="path3766"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -20.683639,151.74989 -1.16146,3.80683"
       id="path3768"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -18.770049,151.74989 -1.16145,3.80683"
       id="path3770"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -17.165449,151.74989 -1.16146,3.80683"
       id="path3772"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -15.507079,151.74989 -1.16146,3.80683"
       id="path3774"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -13.545589,151.74989 -1.16145,3.80683"
       id="path3776"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -11.644559,151.74989 -1.16146,3.80683"
       id="path3778"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -9.9257785,151.74989 -1.1614595,3.80683"
       id="path3780"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -8.3211895,151.74989 -1.16146,3.80683"
       id="path3782"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       id="path4867"
       d="m 59.212699,71.971154 v 10.812167 l 3.600132,1.802039 -7.200263,3.604056 7.200263,3.60405 -7.200263,3.60405 7.200263,3.60405 -7.200263,3.604064 3.600131,1.80202 v 22.90322"
       inkscape:connector-curvature="0"
       style="fill:none;stroke:#000000;stroke-width:0.686933;stroke-linejoin:bevel;stroke-miterlimit:4;stroke-dasharray:none"
       sodipodi:nodetypes="cccccccccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.366365;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-3-6-5-0"
       sodipodi:type="arc"
       sodipodi:cx="59.245476"
       sodipodi:cy="127.2561"
       sodipodi:rx="1.9243425"
       sodipodi:ry="1.9259775"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 61.168908,127.31534 a 1.9243425,1.9259775 0 0 1 -1.979426,1.86593 1.9243425,1.9259775 0 0 1 -1.867624,-1.97802 1.9243425,1.9259775 0 0 1 1.973234,-1.87248 1.9243425,1.9259775 0 0 1 1.874166,1.9718" />
    <path
       style="fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.366365;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3"
       sodipodi:type="arc"
       sodipodi:cx="59.216274"
       sodipodi:cy="71.63179"
       sodipodi:rx="1.8963873"
       sodipodi:ry="1.8984537"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 61.111765,71.690176 a 1.8963873,1.8984537 0 0 1 -1.950671,1.839264 1.8963873,1.8984537 0 0 1 -1.840493,-1.949744 1.8963873,1.8984537 0 0 1 1.944569,-1.845728 1.8963873,1.8984537 0 0 1 1.84694,1.943625" />
    <path
       id="rect8602-3"
       style="display:inline;fill:#eeaaff;stroke:#000000;stroke-width:0.427087;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 109.96267,121.05426 h 10.83542 l 6.56611,5.78751 -6.56611,5.78742 h -10.83542 z"
       sodipodi:nodetypes="cccccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="51.593323"
       y="65.72551"
       id="text835-7-6-0-2"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0"
         x="51.593323"
         y="65.72551"
         style="stroke-width:0.264583">VCC</tspan></text>
    <text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="65.44812"
       y="94.740631"
       id="text835-7-6-0-2-6-6"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0-1-2"
         x="65.44812"
         y="94.740631"
         style="stroke-width:0.264583">R</tspan></text>
    <text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="100.74173"
       y="85.527779"
       id="text835-7-6-0-3-4"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-6-7"
         x="100.74173"
         y="85.527779"
         style="fill:#008000;stroke-width:0.264583">Pull-up</tspan></text>
    <rect
       style="fill:none;stroke:#000000;stroke-width:0.529;stroke-linecap:round;stroke-miterlimit:4;stroke-dasharray:1.058, 2.116;stroke-dashoffset:0"
       id="rect1813"
       width="53.574547"
       height="95.905205"
       x="39.861977"
       y="52.949116"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="114.12682"
       y="128.91806"
       id="text1817"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan1815"
         x="114.12682"
         y="128.91806"
         style="stroke-width:0.264583">In</tspan></text>
  </g>
</svg>
