
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.64
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 00:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k tseng.v

yosys> verific -vlog2k tseng.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 00:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tseng.v'

yosys> synth_rs -top tseng -tech genesis -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.65

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top tseng

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] tseng.v:3: compiling module 'tseng'
VERIFIC-WARNING [VERI-1209] tseng.v:2228: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2229: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2230: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2231: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2232: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2233: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2234: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2235: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2236: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2237: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2238: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2239: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2240: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2241: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2242: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2243: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2244: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2245: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2246: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2247: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2248: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2249: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2250: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2251: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2252: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2253: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2254: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2255: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2256: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2257: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2258: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2259: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2260: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2261: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2262: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2263: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2264: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2265: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2266: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2267: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2268: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2269: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2270: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2271: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2272: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2273: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2274: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2275: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2276: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2277: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2278: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2279: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2280: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2281: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2282: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2283: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2284: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2285: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2286: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2287: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2288: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2289: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2290: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2291: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2292: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2293: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2294: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2295: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2296: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2297: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2298: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2299: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2300: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2301: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2302: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2303: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2304: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2305: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2306: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2307: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2308: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2309: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2310: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2311: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2312: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2313: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2314: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2315: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2316: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2317: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2318: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2319: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2320: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2321: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2322: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2323: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2324: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2325: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2326: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2327: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2328: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2329: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2330: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2331: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2332: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2333: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2334: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2335: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2336: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2337: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2338: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2339: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2340: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2341: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2342: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2343: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2344: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2345: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2346: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2347: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2348: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2349: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2350: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2351: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2352: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2353: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2354: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2355: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2356: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2357: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2358: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2359: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2360: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2361: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2362: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2363: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2364: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2365: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2366: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2367: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2368: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2369: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2370: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2371: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2372: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2373: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2374: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2375: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2376: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2377: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2378: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2379: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2380: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2381: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2382: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2383: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2384: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2385: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2386: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2387: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2388: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2389: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2390: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2391: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2392: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2393: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2394: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2395: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2396: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2397: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2398: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2399: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2400: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2401: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2402: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2403: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2404: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2405: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2406: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2407: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2408: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2409: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2410: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2411: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2412: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2413: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2414: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2415: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2416: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2417: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2418: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2419: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2420: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2421: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2422: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2423: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2424: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2425: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2426: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2427: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2428: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2429: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2430: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2431: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2432: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2433: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2434: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2435: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2436: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2437: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2438: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2439: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2440: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2441: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2442: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2443: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2444: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2445: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2446: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2447: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2448: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2449: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2450: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2451: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2452: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2453: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2454: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2455: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2456: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2457: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2458: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2459: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2460: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2461: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2462: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2463: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2464: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2465: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2466: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2467: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2468: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2469: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2470: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2471: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2472: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2473: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2474: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2475: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2476: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2477: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2478: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2479: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2480: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2481: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2482: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2483: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2484: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2485: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2486: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2487: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2488: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2489: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2490: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2491: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2492: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2493: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2494: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2495: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2496: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2497: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2498: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2500: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2501: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2502: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2503: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2504: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2505: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2506: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2507: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2508: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2509: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2510: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2511: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2512: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2513: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2514: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2515: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2516: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2517: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2518: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2519: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2520: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2521: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2522: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2523: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2524: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2525: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2527: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2528: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2529: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2530: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2531: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2532: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2533: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2534: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2535: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2536: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2537: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2538: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2539: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2540: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2541: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2542: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2543: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2544: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2545: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2546: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2547: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2548: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2549: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2550: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2551: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2552: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2553: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2554: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2555: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2556: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2557: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2559: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2560: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2561: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2562: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2563: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2564: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2565: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2566: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2567: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2569: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2570: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2571: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2572: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2573: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2575: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2576: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2577: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2578: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2579: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2580: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2581: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2582: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2583: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2584: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2585: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2586: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2587: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2588: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2589: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2590: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2591: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2592: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2593: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2594: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2595: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2596: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2597: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2598: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2599: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2601: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2602: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2603: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2604: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2605: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2606: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2607: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2608: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2609: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2610: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2611: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2612: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2613: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2615: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2616: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2617: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2618: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2619: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2620: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2621: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2622: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2623: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2624: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2625: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2626: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2627: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2628: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2629: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2630: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2631: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2632: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2633: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2634: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2635: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2636: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2637: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2638: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2639: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2640: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2641: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2642: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2644: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2645: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2646: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2647: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2648: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2649: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2650: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2651: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2652: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2653: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2654: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2655: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2656: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2657: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2658: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2659: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2660: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2663: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2664: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2665: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2666: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2667: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2668: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2669: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2670: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2671: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2672: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2673: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2674: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2675: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2676: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2677: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2678: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2679: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2680: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2681: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2682: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2683: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2684: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2685: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2686: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2687: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2688: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2689: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2690: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2692: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2693: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2694: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2697: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2699: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2700: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2701: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2702: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2703: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2704: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2705: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2706: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2707: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2708: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2709: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2710: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2711: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2712: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2713: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2714: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2716: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2717: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2718: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2719: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2720: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2721: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2722: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2723: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2724: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2725: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2726: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2727: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2728: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2729: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2730: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2731: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2732: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2733: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2734: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2735: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2736: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2737: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2738: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2739: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2740: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2741: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2742: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2743: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2744: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2745: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2746: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2747: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2748: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2749: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2750: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2751: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2752: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2753: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2754: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2755: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2756: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2757: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2758: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2759: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2761: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2762: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2763: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2764: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2765: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2766: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2767: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2768: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2769: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2770: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2771: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2772: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2773: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2774: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2775: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2776: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2777: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2778: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2779: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2780: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2781: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2782: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2783: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2784: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2785: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2786: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2787: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2788: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2789: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2790: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2791: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2793: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2794: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2795: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2796: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2797: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2798: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2799: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2800: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2801: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2802: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2803: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2805: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2806: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2807: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2808: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2809: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2810: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2811: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2812: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2813: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2814: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2815: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2816: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2817: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2818: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2819: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2820: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2821: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2822: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2824: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2825: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2827: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2828: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2829: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2831: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2832: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2833: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2834: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2835: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2836: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2837: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2838: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2839: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2840: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2841: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2842: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2843: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2844: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2845: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2846: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2847: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2848: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2849: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2850: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2851: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2852: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2853: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2854: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2855: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2856: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2857: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2858: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2859: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2860: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2861: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2862: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2863: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2864: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2865: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2866: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2868: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2869: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] tseng.v:2870: expression size 16 truncated to fit in target size 1
Importing module tseng.

3.4.1. Analyzing design hierarchy..
Top module:  \tseng

3.4.2. Analyzing design hierarchy..
Top module:  \tseng
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).

yosys> demuxmap

3.8. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.9. Executing TRIBUF pass.

yosys> deminout

3.10. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_clean

3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 1028 unused wires.
<suppressed ~1026 debug messages>

yosys> check

3.13. Executing CHECK pass (checking for obvious problems).
Checking module tseng...
Found and reported 0 problems.

yosys> opt_expr

3.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.19. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> opt_expr

3.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.23. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.23.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> fsm_opt

3.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.33. Executing WREDUCE pass (reducing word size of cells).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1149$tseng.v:2228$1796 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1151$tseng.v:2229$1799 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1153$tseng.v:2230$1802 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1155$tseng.v:2231$1805 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1155$tseng.v:2231$1805 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1157$tseng.v:2232$1808 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1159$tseng.v:2233$1811 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1159$tseng.v:2233$1811 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1161$tseng.v:2234$1814 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1161$tseng.v:2234$1814 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1163$tseng.v:2235$1817 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1163$tseng.v:2235$1817 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1165$tseng.v:2236$1820 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1165$tseng.v:2236$1820 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1167$tseng.v:2237$1823 ($shr).
Removed top 2 bits (of 64) from port A of cell tseng.$verific$shift_right_1169$tseng.v:2238$1826 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1169$tseng.v:2238$1826 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1171$tseng.v:2239$1829 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1171$tseng.v:2239$1829 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1173$tseng.v:2240$1832 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1173$tseng.v:2240$1832 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1175$tseng.v:2241$1835 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1175$tseng.v:2241$1835 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1177$tseng.v:2242$1838 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1179$tseng.v:2243$1841 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1181$tseng.v:2244$1844 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1181$tseng.v:2244$1844 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1183$tseng.v:2245$1847 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1185$tseng.v:2246$1850 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1187$tseng.v:2247$1853 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1187$tseng.v:2247$1853 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1189$tseng.v:2248$1856 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1189$tseng.v:2248$1856 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1191$tseng.v:2249$1859 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1191$tseng.v:2249$1859 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1193$tseng.v:2250$1862 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1195$tseng.v:2251$1865 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1195$tseng.v:2251$1865 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1197$tseng.v:2252$1868 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1199$tseng.v:2253$1871 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1201$tseng.v:2254$1874 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1203$tseng.v:2255$1877 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1205$tseng.v:2256$1880 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1207$tseng.v:2257$1883 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1209$tseng.v:2258$1886 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1211$tseng.v:2259$1889 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1213$tseng.v:2260$1892 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1215$tseng.v:2261$1895 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1217$tseng.v:2262$1898 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1219$tseng.v:2263$1901 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1221$tseng.v:2264$1904 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1223$tseng.v:2265$1907 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1225$tseng.v:2266$1910 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1227$tseng.v:2267$1913 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1229$tseng.v:2268$1916 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1231$tseng.v:2269$1919 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1233$tseng.v:2270$1922 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1235$tseng.v:2271$1925 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1237$tseng.v:2272$1928 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1239$tseng.v:2273$1931 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1241$tseng.v:2274$1934 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1243$tseng.v:2275$1937 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1245$tseng.v:2276$1940 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1247$tseng.v:2277$1943 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1249$tseng.v:2278$1946 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1251$tseng.v:2279$1949 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1253$tseng.v:2280$1952 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1255$tseng.v:2281$1955 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1257$tseng.v:2282$1958 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1259$tseng.v:2283$1961 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1261$tseng.v:2284$1964 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1263$tseng.v:2285$1967 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1265$tseng.v:2286$1970 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1267$tseng.v:2287$1973 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1269$tseng.v:2288$1976 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1271$tseng.v:2289$1979 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1273$tseng.v:2290$1982 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1275$tseng.v:2291$1985 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1277$tseng.v:2292$1988 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1279$tseng.v:2293$1991 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1281$tseng.v:2294$1994 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1283$tseng.v:2295$1997 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1285$tseng.v:2296$2000 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1287$tseng.v:2297$2003 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1289$tseng.v:2298$2006 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1291$tseng.v:2299$2009 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1293$tseng.v:2300$2012 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1295$tseng.v:2301$2015 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1297$tseng.v:2302$2018 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1299$tseng.v:2303$2021 ($shr).
Removed top 1 bits (of 16) from port A of cell tseng.$verific$shift_right_1301$tseng.v:2304$2024 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1301$tseng.v:2304$2024 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1303$tseng.v:2305$2027 ($shr).
Removed top 3 bits (of 8) from port A of cell tseng.$verific$shift_right_1305$tseng.v:2306$2030 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1305$tseng.v:2306$2030 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1307$tseng.v:2307$2033 ($shr).
Removed top 5 bits (of 16) from port A of cell tseng.$verific$shift_right_1309$tseng.v:2308$2036 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1309$tseng.v:2308$2036 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1311$tseng.v:2309$2039 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1311$tseng.v:2309$2039 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1313$tseng.v:2310$2042 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1313$tseng.v:2310$2042 ($shr).
Removed top 1 bits (of 16) from port A of cell tseng.$verific$shift_right_1315$tseng.v:2311$2045 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1315$tseng.v:2311$2045 ($shr).
Removed top 15 bits (of 16) from port A of cell tseng.$verific$shift_right_1317$tseng.v:2312$2048 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1317$tseng.v:2312$2048 ($shr).
Removed top 15 bits (of 16) from port A of cell tseng.$verific$shift_right_1319$tseng.v:2313$2051 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1319$tseng.v:2313$2051 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1321$tseng.v:2314$2054 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1321$tseng.v:2314$2054 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1323$tseng.v:2315$2057 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1323$tseng.v:2315$2057 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1325$tseng.v:2316$2060 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1325$tseng.v:2316$2060 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1327$tseng.v:2317$2063 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_1329$tseng.v:2318$2066 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1329$tseng.v:2318$2066 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1331$tseng.v:2319$2069 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1331$tseng.v:2319$2069 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1333$tseng.v:2320$2072 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1335$tseng.v:2321$2075 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1337$tseng.v:2322$2078 ($shr).
Removed top 7 bits (of 32) from port A of cell tseng.$verific$shift_right_1339$tseng.v:2323$2081 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1339$tseng.v:2323$2081 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1341$tseng.v:2324$2084 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1341$tseng.v:2324$2084 ($shr).
Removed top 1 bits (of 16) from port A of cell tseng.$verific$shift_right_1343$tseng.v:2325$2087 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1343$tseng.v:2325$2087 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1345$tseng.v:2326$2090 ($shr).
Removed top 31 bits (of 32) from port A of cell tseng.$verific$shift_right_1347$tseng.v:2327$2093 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1347$tseng.v:2327$2093 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1349$tseng.v:2328$2096 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1351$tseng.v:2329$2099 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1351$tseng.v:2329$2099 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1353$tseng.v:2330$2102 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1355$tseng.v:2331$2105 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1355$tseng.v:2331$2105 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1357$tseng.v:2332$2108 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1357$tseng.v:2332$2108 ($shr).
Removed top 3 bits (of 32) from port A of cell tseng.$verific$shift_right_1359$tseng.v:2333$2111 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1359$tseng.v:2333$2111 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1361$tseng.v:2334$2114 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1361$tseng.v:2334$2114 ($shr).
Removed top 15 bits (of 64) from port A of cell tseng.$verific$shift_right_1363$tseng.v:2335$2117 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1363$tseng.v:2335$2117 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1365$tseng.v:2336$2120 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1367$tseng.v:2337$2123 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1369$tseng.v:2338$2126 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1371$tseng.v:2339$2129 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1371$tseng.v:2339$2129 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1373$tseng.v:2340$2132 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1375$tseng.v:2341$2135 ($shr).
Removed top 6 bits (of 8) from port A of cell tseng.$verific$shift_right_1377$tseng.v:2342$2138 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1377$tseng.v:2342$2138 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1379$tseng.v:2343$2141 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1381$tseng.v:2344$2144 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1383$tseng.v:2345$2147 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1383$tseng.v:2345$2147 ($shr).
Removed top 6 bits (of 32) from port A of cell tseng.$verific$shift_right_1385$tseng.v:2346$2150 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1385$tseng.v:2346$2150 ($shr).
Removed top 8 bits (of 16) from port A of cell tseng.$verific$shift_right_1387$tseng.v:2347$2153 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1387$tseng.v:2347$2153 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1389$tseng.v:2348$2156 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1391$tseng.v:2349$2159 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1393$tseng.v:2350$2162 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1395$tseng.v:2351$2165 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1397$tseng.v:2352$2168 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1399$tseng.v:2353$2171 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1401$tseng.v:2354$2174 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1403$tseng.v:2355$2177 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1405$tseng.v:2356$2180 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1407$tseng.v:2357$2183 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1409$tseng.v:2358$2186 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1411$tseng.v:2359$2189 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1413$tseng.v:2360$2192 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1415$tseng.v:2361$2195 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1417$tseng.v:2362$2198 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1419$tseng.v:2363$2201 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1421$tseng.v:2364$2204 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1423$tseng.v:2365$2207 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1425$tseng.v:2366$2210 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1427$tseng.v:2367$2213 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1429$tseng.v:2368$2216 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1431$tseng.v:2369$2219 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1433$tseng.v:2370$2222 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1435$tseng.v:2371$2225 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1437$tseng.v:2372$2228 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1439$tseng.v:2373$2231 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1441$tseng.v:2374$2234 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1443$tseng.v:2375$2237 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1445$tseng.v:2376$2240 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1447$tseng.v:2377$2243 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1449$tseng.v:2378$2246 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1451$tseng.v:2379$2249 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1453$tseng.v:2380$2252 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1455$tseng.v:2381$2255 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1457$tseng.v:2382$2258 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1459$tseng.v:2383$2261 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1461$tseng.v:2384$2264 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1463$tseng.v:2385$2267 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1465$tseng.v:2386$2270 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1467$tseng.v:2387$2273 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1469$tseng.v:2388$2276 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1471$tseng.v:2389$2279 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1473$tseng.v:2390$2282 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1475$tseng.v:2391$2285 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1477$tseng.v:2392$2288 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1479$tseng.v:2393$2291 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1481$tseng.v:2394$2294 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1483$tseng.v:2395$2297 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1485$tseng.v:2396$2300 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1487$tseng.v:2397$2303 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1489$tseng.v:2398$2306 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1491$tseng.v:2399$2309 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1493$tseng.v:2400$2312 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1495$tseng.v:2401$2315 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1497$tseng.v:2402$2318 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1499$tseng.v:2403$2321 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1501$tseng.v:2404$2324 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1503$tseng.v:2405$2327 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1505$tseng.v:2406$2330 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1507$tseng.v:2407$2333 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1509$tseng.v:2408$2336 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1511$tseng.v:2409$2339 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1513$tseng.v:2410$2342 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1515$tseng.v:2411$2345 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1517$tseng.v:2412$2348 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1519$tseng.v:2413$2351 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1521$tseng.v:2414$2354 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1523$tseng.v:2415$2357 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1525$tseng.v:2416$2360 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1527$tseng.v:2417$2363 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1529$tseng.v:2418$2366 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1531$tseng.v:2419$2369 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1533$tseng.v:2420$2372 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1535$tseng.v:2421$2375 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1537$tseng.v:2422$2378 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1539$tseng.v:2423$2381 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1541$tseng.v:2424$2384 ($shr).
Removed top 14 bits (of 64) from port A of cell tseng.$verific$shift_right_1543$tseng.v:2425$2387 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1543$tseng.v:2425$2387 ($shr).
Removed top 7 bits (of 32) from port A of cell tseng.$verific$shift_right_1545$tseng.v:2426$2390 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1545$tseng.v:2426$2390 ($shr).
Removed top 3 bits (of 4) from port A of cell tseng.$verific$shift_right_1547$tseng.v:2427$2393 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1547$tseng.v:2427$2393 ($shr).
Removed top 3 bits (of 4) from port A of cell tseng.$verific$shift_right_1549$tseng.v:2428$2396 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1549$tseng.v:2428$2396 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1551$tseng.v:2429$2399 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1553$tseng.v:2430$2402 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1553$tseng.v:2430$2402 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1555$tseng.v:2431$2405 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1555$tseng.v:2431$2405 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1557$tseng.v:2432$2408 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1559$tseng.v:2433$2411 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1559$tseng.v:2433$2411 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1561$tseng.v:2434$2414 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1561$tseng.v:2434$2414 ($shr).
Removed top 5 bits (of 8) from port A of cell tseng.$verific$shift_right_1563$tseng.v:2435$2417 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1563$tseng.v:2435$2417 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1565$tseng.v:2436$2420 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1567$tseng.v:2437$2423 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1569$tseng.v:2438$2426 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1571$tseng.v:2439$2429 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1573$tseng.v:2440$2432 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1575$tseng.v:2441$2435 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1577$tseng.v:2442$2438 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1577$tseng.v:2442$2438 ($shr).
Removed top 3 bits (of 8) from port A of cell tseng.$verific$shift_right_1579$tseng.v:2443$2441 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1579$tseng.v:2443$2441 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1581$tseng.v:2444$2444 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1581$tseng.v:2444$2444 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1583$tseng.v:2445$2447 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1583$tseng.v:2445$2447 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1585$tseng.v:2446$2450 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1585$tseng.v:2446$2450 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1587$tseng.v:2447$2453 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1587$tseng.v:2447$2453 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1589$tseng.v:2448$2456 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1589$tseng.v:2448$2456 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1591$tseng.v:2449$2459 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1593$tseng.v:2450$2462 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1593$tseng.v:2450$2462 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1595$tseng.v:2451$2465 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1595$tseng.v:2451$2465 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1597$tseng.v:2452$2468 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1599$tseng.v:2453$2471 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1599$tseng.v:2453$2471 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1601$tseng.v:2454$2474 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1603$tseng.v:2455$2477 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1603$tseng.v:2455$2477 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1605$tseng.v:2456$2480 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1607$tseng.v:2457$2483 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1609$tseng.v:2458$2486 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1609$tseng.v:2458$2486 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1611$tseng.v:2459$2489 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1613$tseng.v:2460$2492 ($shr).
Removed top 4 bits (of 16) from port A of cell tseng.$verific$shift_right_1615$tseng.v:2461$2495 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1615$tseng.v:2461$2495 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1617$tseng.v:2462$2498 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1617$tseng.v:2462$2498 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1619$tseng.v:2463$2501 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1619$tseng.v:2463$2501 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1621$tseng.v:2464$2504 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1621$tseng.v:2464$2504 ($shr).
Removed top 11 bits (of 32) from port A of cell tseng.$verific$shift_right_1623$tseng.v:2465$2507 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1623$tseng.v:2465$2507 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1625$tseng.v:2466$2510 ($shr).
Removed top 3 bits (of 32) from port A of cell tseng.$verific$shift_right_1627$tseng.v:2467$2513 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1627$tseng.v:2467$2513 ($shr).
Removed top 4 bits (of 16) from port A of cell tseng.$verific$shift_right_1629$tseng.v:2468$2516 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1629$tseng.v:2468$2516 ($shr).
Removed top 11 bits (of 32) from port A of cell tseng.$verific$shift_right_1631$tseng.v:2469$2519 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1631$tseng.v:2469$2519 ($shr).
Removed top 8 bits (of 16) from port A of cell tseng.$verific$shift_right_1633$tseng.v:2470$2522 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1633$tseng.v:2470$2522 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1635$tseng.v:2471$2525 ($shr).
Removed top 4 bits (of 16) from port A of cell tseng.$verific$shift_right_1637$tseng.v:2472$2528 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1637$tseng.v:2472$2528 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1639$tseng.v:2473$2531 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1639$tseng.v:2473$2531 ($shr).
Removed top 5 bits (of 16) from port A of cell tseng.$verific$shift_right_1641$tseng.v:2474$2534 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1641$tseng.v:2474$2534 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1643$tseng.v:2475$2537 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1643$tseng.v:2475$2537 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1645$tseng.v:2476$2540 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1645$tseng.v:2476$2540 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1647$tseng.v:2477$2543 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1647$tseng.v:2477$2543 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1649$tseng.v:2478$2546 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1649$tseng.v:2478$2546 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1651$tseng.v:2479$2549 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1651$tseng.v:2479$2549 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1653$tseng.v:2480$2552 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1655$tseng.v:2481$2555 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1655$tseng.v:2481$2555 ($shr).
Removed top 2 bits (of 8) from port A of cell tseng.$verific$shift_right_1657$tseng.v:2482$2558 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1657$tseng.v:2482$2558 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1659$tseng.v:2483$2561 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1659$tseng.v:2483$2561 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1661$tseng.v:2484$2564 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1661$tseng.v:2484$2564 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1663$tseng.v:2485$2567 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1665$tseng.v:2486$2570 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1665$tseng.v:2486$2570 ($shr).
Removed top 7 bits (of 8) from port A of cell tseng.$verific$shift_right_1667$tseng.v:2487$2573 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1667$tseng.v:2487$2573 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1669$tseng.v:2488$2576 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1669$tseng.v:2488$2576 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1671$tseng.v:2489$2579 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1673$tseng.v:2490$2582 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1675$tseng.v:2491$2585 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1675$tseng.v:2491$2585 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1677$tseng.v:2492$2588 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1677$tseng.v:2492$2588 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1679$tseng.v:2493$2591 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1679$tseng.v:2493$2591 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1681$tseng.v:2494$2594 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1683$tseng.v:2495$2597 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1683$tseng.v:2495$2597 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1685$tseng.v:2496$2600 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1685$tseng.v:2496$2600 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1687$tseng.v:2497$2603 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1687$tseng.v:2497$2603 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1689$tseng.v:2498$2606 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1689$tseng.v:2498$2606 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1691$tseng.v:2499$2609 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1693$tseng.v:2500$2612 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1695$tseng.v:2501$2615 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1697$tseng.v:2502$2618 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1697$tseng.v:2502$2618 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1699$tseng.v:2503$2621 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1699$tseng.v:2503$2621 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1701$tseng.v:2504$2624 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1701$tseng.v:2504$2624 ($shr).
Removed top 6 bits (of 8) from port A of cell tseng.$verific$shift_right_1703$tseng.v:2505$2627 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1703$tseng.v:2505$2627 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1705$tseng.v:2506$2630 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1707$tseng.v:2507$2633 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1707$tseng.v:2507$2633 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1709$tseng.v:2508$2636 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1709$tseng.v:2508$2636 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1711$tseng.v:2509$2639 ($shr).
Removed top 9 bits (of 32) from port A of cell tseng.$verific$shift_right_1713$tseng.v:2510$2642 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1713$tseng.v:2510$2642 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1715$tseng.v:2511$2645 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1715$tseng.v:2511$2645 ($shr).
Removed top 9 bits (of 32) from port A of cell tseng.$verific$shift_right_1717$tseng.v:2512$2648 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1717$tseng.v:2512$2648 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1719$tseng.v:2513$2651 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1719$tseng.v:2513$2651 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1721$tseng.v:2514$2654 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1723$tseng.v:2515$2657 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1723$tseng.v:2515$2657 ($shr).
Removed top 5 bits (of 16) from port A of cell tseng.$verific$shift_right_1725$tseng.v:2516$2660 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1725$tseng.v:2516$2660 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1727$tseng.v:2517$2663 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1727$tseng.v:2517$2663 ($shr).
Removed top 5 bits (of 16) from port A of cell tseng.$verific$shift_right_1729$tseng.v:2518$2666 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1729$tseng.v:2518$2666 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1731$tseng.v:2519$2669 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1733$tseng.v:2520$2672 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1735$tseng.v:2521$2675 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1735$tseng.v:2521$2675 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1737$tseng.v:2522$2678 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1737$tseng.v:2522$2678 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1739$tseng.v:2523$2681 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1739$tseng.v:2523$2681 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1741$tseng.v:2524$2684 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1743$tseng.v:2525$2687 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1743$tseng.v:2525$2687 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1745$tseng.v:2526$2690 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1745$tseng.v:2526$2690 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1747$tseng.v:2527$2693 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1749$tseng.v:2528$2696 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1751$tseng.v:2529$2699 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1751$tseng.v:2529$2699 ($shr).
Removed top 7 bits (of 8) from port A of cell tseng.$verific$shift_right_1753$tseng.v:2530$2702 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1753$tseng.v:2530$2702 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1755$tseng.v:2531$2705 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1757$tseng.v:2532$2708 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1757$tseng.v:2532$2708 ($shr).
Removed top 12 bits (of 32) from port A of cell tseng.$verific$shift_right_1759$tseng.v:2533$2711 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1759$tseng.v:2533$2711 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1761$tseng.v:2534$2714 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1761$tseng.v:2534$2714 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1763$tseng.v:2535$2717 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1763$tseng.v:2535$2717 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1765$tseng.v:2536$2720 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1765$tseng.v:2536$2720 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1767$tseng.v:2537$2723 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1769$tseng.v:2538$2726 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1771$tseng.v:2539$2729 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1771$tseng.v:2539$2729 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1773$tseng.v:2540$2732 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1773$tseng.v:2540$2732 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1775$tseng.v:2541$2735 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1777$tseng.v:2542$2738 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1777$tseng.v:2542$2738 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1779$tseng.v:2543$2741 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1781$tseng.v:2544$2744 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1781$tseng.v:2544$2744 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1783$tseng.v:2545$2747 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1783$tseng.v:2545$2747 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1785$tseng.v:2546$2750 ($shr).
Removed top 5 bits (of 32) from port A of cell tseng.$verific$shift_right_1787$tseng.v:2547$2753 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1787$tseng.v:2547$2753 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1789$tseng.v:2548$2756 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1791$tseng.v:2549$2759 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1793$tseng.v:2550$2762 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1793$tseng.v:2550$2762 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1795$tseng.v:2551$2765 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1795$tseng.v:2551$2765 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1797$tseng.v:2552$2768 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1799$tseng.v:2553$2771 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1799$tseng.v:2553$2771 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1801$tseng.v:2554$2774 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1801$tseng.v:2554$2774 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1803$tseng.v:2555$2777 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1805$tseng.v:2556$2780 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1805$tseng.v:2556$2780 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1807$tseng.v:2557$2783 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1807$tseng.v:2557$2783 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1809$tseng.v:2558$2786 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1811$tseng.v:2559$2789 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1813$tseng.v:2560$2792 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1813$tseng.v:2560$2792 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1815$tseng.v:2561$2795 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1817$tseng.v:2562$2798 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1817$tseng.v:2562$2798 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1819$tseng.v:2563$2801 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1819$tseng.v:2563$2801 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1821$tseng.v:2564$2804 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1821$tseng.v:2564$2804 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1823$tseng.v:2565$2807 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1825$tseng.v:2566$2810 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1825$tseng.v:2566$2810 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1827$tseng.v:2567$2813 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1827$tseng.v:2567$2813 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1829$tseng.v:2568$2816 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1829$tseng.v:2568$2816 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1831$tseng.v:2569$2819 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1831$tseng.v:2569$2819 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1833$tseng.v:2570$2822 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1835$tseng.v:2571$2825 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1837$tseng.v:2572$2828 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1837$tseng.v:2572$2828 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1839$tseng.v:2573$2831 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1839$tseng.v:2573$2831 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1841$tseng.v:2574$2834 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1843$tseng.v:2575$2837 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1843$tseng.v:2575$2837 ($shr).
Removed top 1 bits (of 64) from port A of cell tseng.$verific$shift_right_1845$tseng.v:2576$2840 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1845$tseng.v:2576$2840 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1847$tseng.v:2577$2843 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_1849$tseng.v:2578$2846 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1849$tseng.v:2578$2846 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1851$tseng.v:2579$2849 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1851$tseng.v:2579$2849 ($shr).
Removed top 5 bits (of 32) from port A of cell tseng.$verific$shift_right_1853$tseng.v:2580$2852 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1853$tseng.v:2580$2852 ($shr).
Removed top 2 bits (of 8) from port A of cell tseng.$verific$shift_right_1855$tseng.v:2581$2855 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1855$tseng.v:2581$2855 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1857$tseng.v:2582$2858 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1857$tseng.v:2582$2858 ($shr).
Removed top 9 bits (of 32) from port A of cell tseng.$verific$shift_right_1859$tseng.v:2583$2861 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1859$tseng.v:2583$2861 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_1861$tseng.v:2584$2864 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1861$tseng.v:2584$2864 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1863$tseng.v:2585$2867 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1863$tseng.v:2585$2867 ($shr).
Removed top 5 bits (of 16) from port A of cell tseng.$verific$shift_right_1865$tseng.v:2586$2870 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1865$tseng.v:2586$2870 ($shr).
Removed top 2 bits (of 8) from port A of cell tseng.$verific$shift_right_1867$tseng.v:2587$2873 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1867$tseng.v:2587$2873 ($shr).
Removed top 5 bits (of 32) from port A of cell tseng.$verific$shift_right_1869$tseng.v:2588$2876 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1869$tseng.v:2588$2876 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1871$tseng.v:2589$2879 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1873$tseng.v:2590$2882 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1875$tseng.v:2591$2885 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1875$tseng.v:2591$2885 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1877$tseng.v:2592$2888 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1879$tseng.v:2593$2891 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1881$tseng.v:2594$2894 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1881$tseng.v:2594$2894 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1883$tseng.v:2595$2897 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1885$tseng.v:2596$2900 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1885$tseng.v:2596$2900 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1887$tseng.v:2597$2903 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1887$tseng.v:2597$2903 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1889$tseng.v:2598$2906 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1889$tseng.v:2598$2906 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1891$tseng.v:2599$2909 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1891$tseng.v:2599$2909 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1893$tseng.v:2600$2912 ($shr).
Removed top 3 bits (of 32) from port A of cell tseng.$verific$shift_right_1895$tseng.v:2601$2915 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1895$tseng.v:2601$2915 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1897$tseng.v:2602$2918 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1897$tseng.v:2602$2918 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1899$tseng.v:2603$2921 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1899$tseng.v:2603$2921 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1901$tseng.v:2604$2924 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1903$tseng.v:2605$2927 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1903$tseng.v:2605$2927 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1905$tseng.v:2606$2930 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1907$tseng.v:2607$2933 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1909$tseng.v:2608$2936 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1909$tseng.v:2608$2936 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_1911$tseng.v:2609$2939 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_1911$tseng.v:2609$2939 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1913$tseng.v:2610$2942 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1913$tseng.v:2610$2942 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1915$tseng.v:2611$2945 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1915$tseng.v:2611$2945 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1917$tseng.v:2612$2948 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1917$tseng.v:2612$2948 ($shr).
Removed top 1 bits (of 32) from port A of cell tseng.$verific$shift_right_1919$tseng.v:2613$2951 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1919$tseng.v:2613$2951 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1921$tseng.v:2614$2954 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1923$tseng.v:2615$2957 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1923$tseng.v:2615$2957 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1925$tseng.v:2616$2960 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1925$tseng.v:2616$2960 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1927$tseng.v:2617$2963 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1927$tseng.v:2617$2963 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1929$tseng.v:2618$2966 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1931$tseng.v:2619$2969 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1931$tseng.v:2619$2969 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1933$tseng.v:2620$2972 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1933$tseng.v:2620$2972 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1935$tseng.v:2621$2975 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1935$tseng.v:2621$2975 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1937$tseng.v:2622$2978 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1937$tseng.v:2622$2978 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1939$tseng.v:2623$2981 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1939$tseng.v:2623$2981 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1941$tseng.v:2624$2984 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1941$tseng.v:2624$2984 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1943$tseng.v:2625$2987 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1943$tseng.v:2625$2987 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1945$tseng.v:2626$2990 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1947$tseng.v:2627$2993 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1947$tseng.v:2627$2993 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1949$tseng.v:2628$2996 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1949$tseng.v:2628$2996 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1951$tseng.v:2629$2999 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1953$tseng.v:2630$3002 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1953$tseng.v:2630$3002 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1955$tseng.v:2631$3005 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1955$tseng.v:2631$3005 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1957$tseng.v:2632$3008 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1957$tseng.v:2632$3008 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1959$tseng.v:2633$3011 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1961$tseng.v:2634$3014 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1963$tseng.v:2635$3017 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1963$tseng.v:2635$3017 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1965$tseng.v:2636$3020 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1967$tseng.v:2637$3023 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1969$tseng.v:2638$3026 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1971$tseng.v:2639$3029 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1973$tseng.v:2640$3032 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1975$tseng.v:2641$3035 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1977$tseng.v:2642$3038 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1979$tseng.v:2643$3041 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1981$tseng.v:2644$3044 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1981$tseng.v:2644$3044 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_1983$tseng.v:2645$3047 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_1985$tseng.v:2646$3050 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1985$tseng.v:2646$3050 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1987$tseng.v:2647$3053 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1987$tseng.v:2647$3053 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_1989$tseng.v:2648$3056 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1989$tseng.v:2648$3056 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_1991$tseng.v:2649$3059 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_1993$tseng.v:2650$3062 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1995$tseng.v:2651$3065 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1995$tseng.v:2651$3065 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1997$tseng.v:2652$3068 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1997$tseng.v:2652$3068 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_1999$tseng.v:2653$3071 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_1999$tseng.v:2653$3071 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2001$tseng.v:2654$3074 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2003$tseng.v:2655$3077 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2005$tseng.v:2656$3080 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2007$tseng.v:2657$3083 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2007$tseng.v:2657$3083 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2009$tseng.v:2658$3086 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2009$tseng.v:2658$3086 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2011$tseng.v:2659$3089 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2011$tseng.v:2659$3089 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2013$tseng.v:2660$3092 ($shr).
Removed top 2 bits (of 64) from port A of cell tseng.$verific$shift_right_2015$tseng.v:2661$3095 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2015$tseng.v:2661$3095 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2017$tseng.v:2662$3098 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2019$tseng.v:2663$3101 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2019$tseng.v:2663$3101 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2021$tseng.v:2664$3104 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2023$tseng.v:2665$3107 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2023$tseng.v:2665$3107 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2025$tseng.v:2666$3110 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2025$tseng.v:2666$3110 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2027$tseng.v:2667$3113 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2027$tseng.v:2667$3113 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2029$tseng.v:2668$3116 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2029$tseng.v:2668$3116 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2031$tseng.v:2669$3119 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2031$tseng.v:2669$3119 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_2033$tseng.v:2670$3122 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2033$tseng.v:2670$3122 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2035$tseng.v:2671$3125 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2035$tseng.v:2671$3125 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2037$tseng.v:2672$3128 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2037$tseng.v:2672$3128 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2039$tseng.v:2673$3131 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2041$tseng.v:2674$3134 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2041$tseng.v:2674$3134 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2043$tseng.v:2675$3137 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2045$tseng.v:2676$3140 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2047$tseng.v:2677$3143 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2049$tseng.v:2678$3146 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2051$tseng.v:2679$3149 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2051$tseng.v:2679$3149 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2053$tseng.v:2680$3152 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2053$tseng.v:2680$3152 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2055$tseng.v:2681$3155 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2055$tseng.v:2681$3155 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2057$tseng.v:2682$3158 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2059$tseng.v:2683$3161 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2059$tseng.v:2683$3161 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2061$tseng.v:2684$3164 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2063$tseng.v:2685$3167 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2063$tseng.v:2685$3167 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2065$tseng.v:2686$3170 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2065$tseng.v:2686$3170 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_2067$tseng.v:2687$3173 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2067$tseng.v:2687$3173 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2069$tseng.v:2688$3176 ($shr).
Removed top 1 bits (of 4) from port A of cell tseng.$verific$shift_right_2071$tseng.v:2689$3179 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_2071$tseng.v:2689$3179 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2073$tseng.v:2690$3182 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2073$tseng.v:2690$3182 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2075$tseng.v:2691$3185 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2077$tseng.v:2692$3188 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2079$tseng.v:2693$3191 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2081$tseng.v:2694$3194 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2081$tseng.v:2694$3194 ($shr).
Removed top 2 bits (of 64) from port A of cell tseng.$verific$shift_right_2083$tseng.v:2695$3197 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2083$tseng.v:2695$3197 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2085$tseng.v:2696$3200 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2087$tseng.v:2697$3203 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2089$tseng.v:2698$3206 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2091$tseng.v:2699$3209 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2091$tseng.v:2699$3209 ($shr).
Removed top 3 bits (of 4) from port A of cell tseng.$verific$shift_right_2093$tseng.v:2700$3212 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_2093$tseng.v:2700$3212 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2095$tseng.v:2701$3215 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2095$tseng.v:2701$3215 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2097$tseng.v:2702$3218 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2099$tseng.v:2703$3221 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2099$tseng.v:2703$3221 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2101$tseng.v:2704$3224 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2101$tseng.v:2704$3224 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_2103$tseng.v:2705$3227 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2103$tseng.v:2705$3227 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2105$tseng.v:2706$3230 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2105$tseng.v:2706$3230 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2107$tseng.v:2707$3233 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2107$tseng.v:2707$3233 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2109$tseng.v:2708$3236 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2109$tseng.v:2708$3236 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2111$tseng.v:2709$3239 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2113$tseng.v:2710$3242 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2115$tseng.v:2711$3245 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2115$tseng.v:2711$3245 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2117$tseng.v:2712$3248 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2117$tseng.v:2712$3248 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2119$tseng.v:2713$3251 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2119$tseng.v:2713$3251 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2121$tseng.v:2714$3254 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2121$tseng.v:2714$3254 ($shr).
Removed top 3 bits (of 64) from port A of cell tseng.$verific$shift_right_2123$tseng.v:2715$3257 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2123$tseng.v:2715$3257 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2125$tseng.v:2716$3260 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2125$tseng.v:2716$3260 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2127$tseng.v:2717$3263 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2127$tseng.v:2717$3263 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2129$tseng.v:2718$3266 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_2131$tseng.v:2719$3269 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_2131$tseng.v:2719$3269 ($shr).
Removed top 56 bits (of 64) from port A of cell tseng.$verific$shift_right_2133$tseng.v:2720$3272 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2133$tseng.v:2720$3272 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2135$tseng.v:2721$3275 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2135$tseng.v:2721$3275 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2137$tseng.v:2722$3278 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2137$tseng.v:2722$3278 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2139$tseng.v:2723$3281 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2141$tseng.v:2724$3284 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2141$tseng.v:2724$3284 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2143$tseng.v:2725$3287 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2143$tseng.v:2725$3287 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2145$tseng.v:2726$3290 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2145$tseng.v:2726$3290 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2147$tseng.v:2727$3293 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2147$tseng.v:2727$3293 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2149$tseng.v:2728$3296 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2149$tseng.v:2728$3296 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_2151$tseng.v:2729$3299 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2151$tseng.v:2729$3299 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2153$tseng.v:2730$3302 ($shr).
Removed top 2 bits (of 4) from port A of cell tseng.$verific$shift_right_2155$tseng.v:2731$3305 ($shr).
Removed top 3 bits (of 4) from port Y of cell tseng.$verific$shift_right_2155$tseng.v:2731$3305 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2157$tseng.v:2732$3308 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2157$tseng.v:2732$3308 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2159$tseng.v:2733$3311 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2161$tseng.v:2734$3314 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2161$tseng.v:2734$3314 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2163$tseng.v:2735$3317 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2165$tseng.v:2736$3320 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2167$tseng.v:2737$3323 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2169$tseng.v:2738$3326 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2169$tseng.v:2738$3326 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2171$tseng.v:2739$3329 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2173$tseng.v:2740$3332 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2175$tseng.v:2741$3335 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2177$tseng.v:2742$3338 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2179$tseng.v:2743$3341 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2181$tseng.v:2744$3344 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2183$tseng.v:2745$3347 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2183$tseng.v:2745$3347 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2185$tseng.v:2746$3350 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2185$tseng.v:2746$3350 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2187$tseng.v:2747$3353 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_2189$tseng.v:2748$3356 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2189$tseng.v:2748$3356 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2191$tseng.v:2749$3359 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2191$tseng.v:2749$3359 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2193$tseng.v:2750$3362 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2193$tseng.v:2750$3362 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2195$tseng.v:2751$3365 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2195$tseng.v:2751$3365 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2197$tseng.v:2752$3368 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2199$tseng.v:2753$3371 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_2201$tseng.v:2754$3374 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2201$tseng.v:2754$3374 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2203$tseng.v:2755$3377 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2203$tseng.v:2755$3377 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2205$tseng.v:2756$3380 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2205$tseng.v:2756$3380 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2207$tseng.v:2757$3383 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2209$tseng.v:2758$3386 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2209$tseng.v:2758$3386 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2211$tseng.v:2759$3389 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2213$tseng.v:2760$3392 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2215$tseng.v:2761$3395 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2217$tseng.v:2762$3398 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2219$tseng.v:2763$3401 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2221$tseng.v:2764$3404 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2221$tseng.v:2764$3404 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2223$tseng.v:2765$3407 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2223$tseng.v:2765$3407 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2225$tseng.v:2766$3410 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2225$tseng.v:2766$3410 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2227$tseng.v:2767$3413 ($shr).
Removed top 6 bits (of 8) from port A of cell tseng.$verific$shift_right_2229$tseng.v:2768$3416 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2229$tseng.v:2768$3416 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2231$tseng.v:2769$3419 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2231$tseng.v:2769$3419 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_2233$tseng.v:2770$3422 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2233$tseng.v:2770$3422 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2235$tseng.v:2771$3425 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2237$tseng.v:2772$3428 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2237$tseng.v:2772$3428 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2239$tseng.v:2773$3431 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2239$tseng.v:2773$3431 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2241$tseng.v:2774$3434 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2241$tseng.v:2774$3434 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2243$tseng.v:2775$3437 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2245$tseng.v:2776$3440 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2245$tseng.v:2776$3440 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2247$tseng.v:2777$3443 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2247$tseng.v:2777$3443 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2249$tseng.v:2778$3446 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2251$tseng.v:2779$3449 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2253$tseng.v:2780$3452 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2253$tseng.v:2780$3452 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2255$tseng.v:2781$3455 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2255$tseng.v:2781$3455 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2257$tseng.v:2782$3458 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2257$tseng.v:2782$3458 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2259$tseng.v:2783$3461 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2261$tseng.v:2784$3464 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2263$tseng.v:2785$3467 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2265$tseng.v:2786$3470 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2265$tseng.v:2786$3470 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2267$tseng.v:2787$3473 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2267$tseng.v:2787$3473 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2269$tseng.v:2788$3476 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2271$tseng.v:2789$3479 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2273$tseng.v:2790$3482 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2275$tseng.v:2791$3485 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2275$tseng.v:2791$3485 ($shr).
Removed top 2 bits (of 64) from port A of cell tseng.$verific$shift_right_2277$tseng.v:2792$3488 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2277$tseng.v:2792$3488 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_2279$tseng.v:2793$3491 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2279$tseng.v:2793$3491 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2281$tseng.v:2794$3494 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2283$tseng.v:2795$3497 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2285$tseng.v:2796$3500 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2285$tseng.v:2796$3500 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2287$tseng.v:2797$3503 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2289$tseng.v:2798$3506 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2289$tseng.v:2798$3506 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2291$tseng.v:2799$3509 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2293$tseng.v:2800$3512 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2295$tseng.v:2801$3515 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2297$tseng.v:2802$3518 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2297$tseng.v:2802$3518 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2299$tseng.v:2803$3521 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2299$tseng.v:2803$3521 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2301$tseng.v:2804$3524 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2303$tseng.v:2805$3527 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2305$tseng.v:2806$3530 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2307$tseng.v:2807$3533 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2309$tseng.v:2808$3536 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2311$tseng.v:2809$3539 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2311$tseng.v:2809$3539 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2313$tseng.v:2810$3542 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2313$tseng.v:2810$3542 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2315$tseng.v:2811$3545 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2315$tseng.v:2811$3545 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2317$tseng.v:2812$3548 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2317$tseng.v:2812$3548 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2319$tseng.v:2813$3551 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2321$tseng.v:2814$3554 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2323$tseng.v:2815$3557 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2323$tseng.v:2815$3557 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2325$tseng.v:2816$3560 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2325$tseng.v:2816$3560 ($shr).
Removed top 3 bits (of 16) from port A of cell tseng.$verific$shift_right_2327$tseng.v:2817$3563 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2327$tseng.v:2817$3563 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2329$tseng.v:2818$3566 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2331$tseng.v:2819$3569 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2331$tseng.v:2819$3569 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2333$tseng.v:2820$3572 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2335$tseng.v:2821$3575 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2337$tseng.v:2822$3578 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2337$tseng.v:2822$3578 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2339$tseng.v:2823$3581 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2341$tseng.v:2824$3584 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2343$tseng.v:2825$3587 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2343$tseng.v:2825$3587 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2345$tseng.v:2826$3590 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2347$tseng.v:2827$3593 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2347$tseng.v:2827$3593 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2349$tseng.v:2828$3596 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2349$tseng.v:2828$3596 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2351$tseng.v:2829$3599 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2353$tseng.v:2830$3602 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2355$tseng.v:2831$3605 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2357$tseng.v:2832$3608 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2357$tseng.v:2832$3608 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2359$tseng.v:2833$3611 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2361$tseng.v:2834$3614 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2361$tseng.v:2834$3614 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2363$tseng.v:2835$3617 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2365$tseng.v:2836$3620 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2367$tseng.v:2837$3623 ($shr).
Removed top 3 bits (of 32) from port A of cell tseng.$verific$shift_right_2369$tseng.v:2838$3626 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2369$tseng.v:2838$3626 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2371$tseng.v:2839$3629 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2371$tseng.v:2839$3629 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2373$tseng.v:2840$3632 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2373$tseng.v:2840$3632 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2375$tseng.v:2841$3635 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2377$tseng.v:2842$3638 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2379$tseng.v:2843$3641 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2381$tseng.v:2844$3644 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2381$tseng.v:2844$3644 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2383$tseng.v:2845$3647 ($shr).
Removed top 2 bits (of 32) from port A of cell tseng.$verific$shift_right_2385$tseng.v:2846$3650 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2385$tseng.v:2846$3650 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2387$tseng.v:2847$3653 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2387$tseng.v:2847$3653 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2389$tseng.v:2848$3656 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2389$tseng.v:2848$3656 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2391$tseng.v:2849$3659 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2391$tseng.v:2849$3659 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2393$tseng.v:2850$3662 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2395$tseng.v:2851$3665 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2397$tseng.v:2852$3668 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2397$tseng.v:2852$3668 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2399$tseng.v:2853$3671 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2401$tseng.v:2854$3674 ($shr).
Removed top 6 bits (of 64) from port A of cell tseng.$verific$shift_right_2403$tseng.v:2855$3677 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2403$tseng.v:2855$3677 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2405$tseng.v:2856$3680 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2405$tseng.v:2856$3680 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2407$tseng.v:2857$3683 ($shr).
Removed top 4 bits (of 8) from port A of cell tseng.$verific$shift_right_2409$tseng.v:2858$3686 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2409$tseng.v:2858$3686 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2411$tseng.v:2859$3689 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2411$tseng.v:2859$3689 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2413$tseng.v:2860$3692 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2415$tseng.v:2861$3695 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2415$tseng.v:2861$3695 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2417$tseng.v:2862$3698 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2417$tseng.v:2862$3698 ($shr).
Removed top 1 bits (of 8) from port A of cell tseng.$verific$shift_right_2419$tseng.v:2863$3701 ($shr).
Removed top 7 bits (of 8) from port Y of cell tseng.$verific$shift_right_2419$tseng.v:2863$3701 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2421$tseng.v:2864$3704 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2423$tseng.v:2865$3707 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2425$tseng.v:2866$3710 ($shr).
Removed top 63 bits (of 64) from port Y of cell tseng.$verific$shift_right_2427$tseng.v:2867$3713 ($shr).
Removed top 31 bits (of 32) from port Y of cell tseng.$verific$shift_right_2429$tseng.v:2868$3716 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2431$tseng.v:2869$3719 ($shr).
Removed top 2 bits (of 16) from port A of cell tseng.$verific$shift_right_2433$tseng.v:2870$3722 ($shr).
Removed top 15 bits (of 16) from port Y of cell tseng.$verific$shift_right_2433$tseng.v:2870$3722 ($shr).

yosys> peepopt

3.34. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 643 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.36. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.37. Printing statistics.

=== tseng ===

   Number of wires:               1077
   Number of wire bits:           1077
   Number of public wires:        1077
   Number of public wire bits:    1077
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1025
     $dff                          382
     $shr                          643


yosys> wreduce t:$mul

3.38. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc

3.39. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18

3.40. Executing TECHMAP pass (map to technology primitives).

3.40.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=10 -D DSP_B_MAXWIDTH=9 -D DSP_A_MINWIDTH=4 -D DSP_B_MINWIDTH=4 -D DSP_NAME=$__RS_MUL10X9

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> rs_dsp_simd

3.43. Executing RS_DSP_SIMD pass.

yosys> techmap -map +/rapidsilicon/genesis/dsp_final_map.v

3.44. Executing TECHMAP pass (map to technology primitives).

3.44.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

3.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> rs_dsp_io_regs

3.45. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.46. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tseng:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> stat

3.56. Printing statistics.

=== tseng ===

   Number of wires:               1077
   Number of wire bits:           1077
   Number of public wires:        1077
   Number of public wire bits:    1077
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1025
     $dff                          382
     $shr                          643


yosys> memory -nomap

3.57. Executing MEMORY pass.

yosys> opt_mem

3.57.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.57.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.57.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.57.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.57.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.57.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> memory_share

3.57.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.57.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.57.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> memory_collect

3.57.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.58. Printing statistics.

=== tseng ===

   Number of wires:               1077
   Number of wire bits:           1077
   Number of public wires:        1077
   Number of public wire bits:    1077
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1025
     $dff                          382
     $shr                          643


yosys> muxpack

3.59. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> memory_bram -rules +/rapidsilicon/genesis/brams.txt

3.61. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

yosys> techmap -map +/rapidsilicon/genesis/brams_map.v

3.62. Executing TECHMAP pass (map to technology primitives).

3.62.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

yosys> pmuxtree

3.63. Executing PMUXTREE pass.

yosys> muxpack

3.64. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.65. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.66. Printing statistics.

=== tseng ===

   Number of wires:               1077
   Number of wire bits:           1077
   Number of public wires:        1077
   Number of public wire bits:    1077
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1025
     $dff                          382
     $shr                          643


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.67. Executing TECHMAP pass (map to technology primitives).

3.67.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.67.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.67.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8d086ce6b19f8dbdfa97da2a74b31fa62b3a05f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1e7524c014e24a9db797521f627fa2034bfd391f$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b38f152cda01e6bc683c77fc812c63ad630b5ec6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1b5ce28114aacd6edebe6b8b4e41dd665a322550$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4997d7ee85d99edf61eae074a912d63ade30feb3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:072c13be4bc4618e2d141321b8df9bfda85dc58a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2583736acf1715e157b3d8a74337cb1a0eed774f$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6551 debug messages>

yosys [$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~176 debug messages>

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.67.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~285 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.67.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~125 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~438 debug messages>

yosys [$paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 78 unused cells and 14 unused wires.
Using template $paramod$constmap:6f7e3d465352a81027ea20b7b79b3df42b0ea69d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.67.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.67.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:02a022accc7b350e489526075f6af4bd9ba96898$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:687087b7a359af58ac801f333b94921087fc5a8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:606faf227912a1afdcce31a2271720ac23f332fd$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~674 debug messages>

yosys [$paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:94aa168ff84db5c243251bde329ce64ced7e1ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 16 unused wires.
Using template $paramod$constmap:1df7708aab87d53d73f6e5fbdb087f885088d6af$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0fclean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:ca59d72865cee76d5dd460e2e7864e1d6e50c871$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0fclean -purge
Removed 190 unused cells and 16 unused wires.
Using template $paramod$constmap:84ad5da28f73e67706584277ad9df5b0d2f6cc28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:694f9d4b49bc6f9f3a0e7b6e88f48d39354e97ac$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:59a0041209e7a11b5cba2ecee522b8ea2cac1958$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:a153a0844f18474a50b83466a19679f9cab9e568$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:bb7f69509b1396c8e5eb006cfae0d837cfdc138c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:01c308ce146cf967e8d8179920697dc2736e8059$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc3967opt_muxtree

3.67.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~915 debug messages>

yosys [$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.67.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0cea1ade3af7bad4c867eeaf95f53a73fa6949dc$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~550 debug messages>

yosys [$paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:76671ff1da1e23b3d534b3673a92a2a90168f6f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 18 unused wires.
Using template $paramod$constmap:23b48340a53f95ac161873a09865854d89f1d66f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.67.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.67.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~19 debug messages>

yosys [$paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 10 unused wires.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~275 debug messages>

yosys [$paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:9e9d586f87d06d39f118b891985b2e5888ff5c5e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:9469e455f5eb4bde26b611f64ef6e9f5aa2450fb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.67.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.67.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>

yosys [$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04bd003bbf96aab6b3ad2e21eeccad7353e37b1c$paramod$d868771f3d1abec40a86d99bb277d0ceac25a8d5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

yosys [$paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:58445531c576eb680df0b41a489bda886cb2478d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:6f4d289f3787427b76936e5b55b2c0c464535ae9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:728e43b7e2743849309c7543fe148d8bd23f3602$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1075 debug messages>

yosys [$paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 17 unused wires.
Using template $paramod$constmap:f63405444db7c00b766a5e20fed630b859f88095$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:8a6deb10c7cbdbfcb0e21afe656d7c7489759383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869opt_muxtree

3.67.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.67.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 14 unused wires.
Using template $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.67.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~298 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.67.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 14 unused wires.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~246 debug messages>

yosys [$paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:0a66e98c080dea1a61772c4073501c167327d178$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 16 unused wires.
Using template $paramod$constmap:44b0ad531c0789fa61f13687225d83bfcdef8a03$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc3967opt_muxtree

3.67.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.67.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~48 debug messages>

yosys [$paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:7834aaec98308c385588d8813f27b77aaf1a2682$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc93opt_muxtree

3.67.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

yosys [$paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.67.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~273 debug messages>

yosys [$paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc93clean -purge
Removed 86 unused cells and 14 unused wires.
Using template $paramod$constmap:1bf241e5432ed1500df01e1949ee11c814f11897$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:c30df386a3829d6cf66fd87909b7493862e51483$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:a28d04fa067edd66363fc9468def5cd1221e7cde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:3b52383f09b4177f277ac1b915e79732e207c8eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:3b096ccdb578c3966414410d16f1289fca496ed4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~57 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~231 debug messages>

yosys [$paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:895e0baeabe8c49cc3772e0342baf44fb8c724c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
Creating constmapped module `$paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7opt_muxtree

3.67.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

yosys [$paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7opt_expr -mux_undef -mux_bool -fine

3.67.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~101 debug messages>

yosys [$paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7clean -purge
Removed 24 unused cells and 12 unused wires.
Using template $paramod$constmap:0cf09821af65c574f603b670b86da911d1825e33$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:2ae5c4e49b7d06abb93e3c1fb5377464f807aca1$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:da737185ca40cbf0feb74cb27a91d391bebf8db7$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.67.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~223 debug messages>

yosys [$paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.67.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:9e8b9f409190a57da01f7468758ed65e8af6ae88$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 12 unused wires.
Using template $paramod$constmap:c7e03e656f62806697ae54fe241663ef5e6fadcf$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 14 unused wires.
Using template $paramod$constmap:18f6b492dbca0a0b401a409fb25ea885da9940b1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:655ae69ca23b8c88cfc34d447119bcddc3da914f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:15a2e1edddb6b40a09dab9291eef7f02e0b91dbf$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1069 debug messages>

yosys [$paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:18fdc032d28b384c1bd35573cc13891b89da596b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a7clean -purge
Removed 43 unused cells and 12 unused wires.
Using template $paramod$constmap:47bcb90c04a452ae212a970dec1c822922175807$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

yosys [$paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 14 unused cells and 12 unused wires.
Using template $paramod$constmap:8f5a8cd7e0c7cd20b0bcae899429c9dc82470ea6$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:06b84f52b994c156f5ece329aa88e1519e5dac97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.67.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.67.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~125 debug messages>

yosys [$paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 13 unused wires.
Using template $paramod$constmap:ea1500d54705e76efa78ad1ff4afc47881cc5c1c$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~56 debug messages>

yosys [$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 12 unused wires.
Using template $paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_muxtree

3.67.277. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_expr -mux_undef -mux_bool -fine

3.67.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~33 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005clean -purge
Removed 6 unused cells and 11 unused wires.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.281. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:d2140b4786c1ca29a3ec3b0831a73f2456d6a6f4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:02947011630d9c32c8e0f570d7b9fc1a642c0d61$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.67.287. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.67.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.67.291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.67.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>

yosys [$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~479 debug messages>

yosys [$paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:fa8d3a4e9ccbada936dfb454c4830798fe12dc3a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.67.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~460 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.67.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~115 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.67.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~530 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.67.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

yosys [$paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:2b9d5c182fe59742d513adb96c54676196204e2b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.67.322. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.67.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~290 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.67.324. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.67.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:598a594ec2ba8b5058cc3a209b8041b77092c3d8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.67.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.67.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:a5bc563227564bfb61031cbab09d927710c70b1e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.328. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 13 unused wires.
Using template $paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c720869opt_muxtree

3.67.330. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.67.331. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c720869clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185opt_muxtree

3.67.332. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.67.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~340 debug messages>

yosys [$paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:bb1a375ddb282d9bd1a8376113e31a82fd996def$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys [$paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:1184b50bd00f9970f640493bdf64ddad47bf335a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.336. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.338. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:1bf2ffa3882b80647109402279e809765506c0e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.67.340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.67.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:c077de24e41943ebbacd00f365869b60d58a5ba4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

yosys [$paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 14 unused wires.
Using template $paramod$constmap:d320a55773b4b60b306daa4151caaf93126285ea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.67.349. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

yosys [$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.67.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c341c4f49b808ecadb94ddfd75635f65d41be7b2$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1091 debug messages>

yosys [$paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~374 debug messages>

yosys [$paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:79420fafabf7eff9d5008a1fc0855bb156f58241$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.67.360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.67.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.67.364. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.67.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 298 unused cells and 16 unused wires.
Using template $paramod$constmap:bd958f2668f797f58a3f19f8cbd4e09fa4d070cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.368. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys [$paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:e87e6b7be96cc130f5accabb707da8460187e6e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.67.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.67.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:a54cbb00480bf22fc8541f74965554fc0bf5ee55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:2e80d3291316d883b8222648b14f42ba26cfc499$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys [$paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:1b82f3388bd6570ef9801461d660a38babc91988$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.67.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.67.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:74101f7108cdd3c81cf0c9a05fa49c868fbbe4dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.67.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.67.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:a0a29acd5f501757c000824d45654430b5d25b52$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c720869opt_muxtree

3.67.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.67.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c720869clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:184487512ef48b9b274cbf9d14c951fb3f182751$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6c6b183d42d6cb88a352beadfe8927df687debf8$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1054 debug messages>

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 12 unused wires.
Using template $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.67.389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.67.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~7 debug messages>

yosys> stat

3.68. Printing statistics.

=== tseng ===

   Number of wires:               6063
   Number of wire bits:         1377201
   Number of public wires:        1077
   Number of public wire bits:    1077
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6030
     $_DFF_P_                      382
     $_MUX_                       4330
     $_NOT_                       1308
     $_OR_                          10


yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
<suppressed ~9339 debug messages>
Removed a total of 3113 cells.

yosys> opt_muxtree

3.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.74. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.75. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 3761 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
<suppressed ~373 debug messages>

yosys> opt_muxtree

3.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.81. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.82. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 190 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
<suppressed ~681 debug messages>

yosys> techmap -map +/techmap.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.97. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.99. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3996 ($_DFF_P_) from module tseng.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4140 ($_DFF_P_) from module tseng.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4152 ($_DFF_P_) from module tseng.

yosys> opt_clean

3.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 8 unused cells and 7 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
<suppressed ~12 debug messages>

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 9 unused cells and 10 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_muxtree

3.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.111. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..

yosys> opt_expr

3.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 3

yosys> abc -dff

3.114. Executing ABC pass (technology mapping using ABC).

3.114.1. Summary of detected clock domains:
  2507 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.114.2. Extracting gate netlist of module `\tseng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 2507 gates and 2560 wires to a netlist network with 51 inputs and 122 outputs.

3.114.2.1. Executing ABC.

yosys> abc -dff

3.115. Executing ABC pass (technology mapping using ABC).

3.115.1. Summary of detected clock domains:
  1529 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.115.2. Extracting gate netlist of module `\tseng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 1529 gates and 1580 wires to a netlist network with 51 inputs and 106 outputs.

3.115.2.1. Executing ABC.

yosys> abc -dff

3.116. Executing ABC pass (technology mapping using ABC).

3.116.1. Summary of detected clock domains:
  1498 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.116.2. Extracting gate netlist of module `\tseng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 1498 gates and 1549 wires to a netlist network with 51 inputs and 106 outputs.

3.116.2.1. Executing ABC.

yosys> abc -dff

3.117. Executing ABC pass (technology mapping using ABC).

3.117.1. Summary of detected clock domains:
  1501 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.117.2. Extracting gate netlist of module `\tseng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 1501 gates and 1552 wires to a netlist network with 51 inputs and 106 outputs.

3.117.2.1. Executing ABC.

yosys> opt_ffinv

3.118. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.124. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.125. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 7000 unused wires.
<suppressed ~898 debug messages>

yosys> opt_expr

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.128. Executing BMUXMAP pass.

yosys> demuxmap

3.129. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_ILSk5n/abc_tmp_1.scr

3.130. Executing ABC pass (technology mapping using ABC).

3.130.1. Extracting gate netlist of module `\tseng' to `<abc-temp-dir>/input.blif'..
Extracted 1282 gates and 1554 wires to a netlist network with 272 inputs and 270 outputs.

3.130.1.1. Executing ABC.
DE:   #PIs = 272  #Luts =   404  Max Lvl =  12  Avg Lvl =   3.70  [   0.16 sec. at Pass 0]
DE:   #PIs = 272  #Luts =   393  Max Lvl =  13  Avg Lvl =   3.70  [   1.39 sec. at Pass 1]
DE:   #PIs = 272  #Luts =   384  Max Lvl =  11  Avg Lvl =   3.42  [   0.25 sec. at Pass 2]
DE:   #PIs = 272  #Luts =   379  Max Lvl =  12  Avg Lvl =   3.44  [   0.76 sec. at Pass 3]
DE:   #PIs = 272  #Luts =   379  Max Lvl =  12  Avg Lvl =   3.44  [   0.52 sec. at Pass 4]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.52  [   0.95 sec. at Pass 5]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.52  [   0.58 sec. at Pass 6]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.52  [   1.09 sec. at Pass 7]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.52  [   0.84 sec. at Pass 8]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.52  [   2.71 sec. at Pass 9]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.52  [   0.54 sec. at Pass 10]

yosys> opt_expr

3.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.136. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.137. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 1554 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.140. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.141. Printing statistics.

=== tseng ===

   Number of wires:                669
   Number of wire bits:            669
   Number of public wires:         177
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                598
     $_DFF_P_                      221
     $lut                          377


yosys> shregmap -minlen 8 -maxlen 20

3.142. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.143. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.144. Printing statistics.

=== tseng ===

   Number of wires:                669
   Number of wire bits:            669
   Number of public wires:         177
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                598
     $_DFF_P_                      221
     $lut                          377


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.145. Executing TECHMAP pass (map to technology primitives).

3.145.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.145.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.145.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~734 debug messages>

yosys> opt_expr -mux_undef

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
<suppressed ~5982 debug messages>

yosys> simplemap

3.147. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge

3.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
<suppressed ~3585 debug messages>
Removed a total of 1195 cells.

yosys> opt_dff -nodffe -nosdff

3.150. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 1370 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
<suppressed ~252 debug messages>

yosys> opt_merge -nomux

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

yosys> opt_muxtree

3.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.157. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.158. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_ILSk5n/abc_tmp_2.scr

3.161. Executing ABC pass (technology mapping using ABC).

3.161.1. Extracting gate netlist of module `\tseng' to `<abc-temp-dir>/input.blif'..
Extracted 1512 gates and 1786 wires to a netlist network with 272 inputs and 270 outputs.

3.161.1.1. Executing ABC.
DE:   #PIs = 272  #Luts =   378  Max Lvl =  12  Avg Lvl =   3.40  [   0.06 sec. at Pass 0]
DE:   #PIs = 272  #Luts =   378  Max Lvl =  12  Avg Lvl =   3.40  [   1.10 sec. at Pass 1]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  13  Avg Lvl =   3.52  [   0.25 sec. at Pass 2]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  13  Avg Lvl =   3.52  [   0.32 sec. at Pass 3]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  13  Avg Lvl =   3.52  [   0.29 sec. at Pass 4]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.70  [   0.48 sec. at Pass 5]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.70  [   0.32 sec. at Pass 6]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.70  [   0.47 sec. at Pass 7]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.70  [   0.42 sec. at Pass 8]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.70  [   1.44 sec. at Pass 9]
DE:   #PIs = 272  #Luts =   377  Max Lvl =  12  Avg Lvl =   3.70  [   0.45 sec. at Pass 10]

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.

yosys> opt_merge -nomux

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tseng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tseng.
Performed a total of 0 changes.

yosys> opt_merge

3.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tseng'.
Removed a total of 0 cells.

yosys> opt_share

3.167. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.168. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 1502 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module tseng.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.171. Executing HIERARCHY pass (managing design hierarchy).

3.171.1. Analyzing design hierarchy..
Top module:  \tseng

3.171.2. Analyzing design hierarchy..
Top module:  \tseng
Removed 0 unused modules.

yosys> stat

3.172. Printing statistics.

=== tseng ===

   Number of wires:                669
   Number of wire bits:            669
   Number of public wires:         177
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                598
     $lut                          377
     dffsre                        221


yosys> opt_clean -purge

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tseng..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.174. Executing Verilog backend.
Dumping module `\tseng'.

Warnings: 644 unique messages, 644 total
End of script. Logfile hash: 109c3e3f32, CPU: user 17.30s system 0.64s, MEM: 291.55 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 79% 6x abc (69 sec), 6% 174x clean (5 sec), ...
real 40.25
user 78.88
sys 8.49
