# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 19:58:25  February 21, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		PBCFM_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX3000A
set_global_assignment -name DEVICE "EPM3032ATC44-10"
set_global_assignment -name TOP_LEVEL_ENTITY PBCFM
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:58:25  FEBRUARY 21, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE PBCFM.vhd
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_23 -to DATA_p[6]
set_location_assignment PIN_34 -to nWR_p
set_location_assignment PIN_13 -to ADDR_p[5]
set_location_assignment PIN_44 -to nYMIC_p
set_location_assignment PIN_31 -to DATA_p[4]
set_location_assignment PIN_37 -to CLK_p
set_location_assignment PIN_15 -to ADDR_p[3]
set_location_assignment PIN_2 -to SEN_p
set_location_assignment PIN_28 -to DATA_p[2]
set_location_assignment PIN_19 -to ADDR_p[1]
set_location_assignment PIN_43 -to nYMCS_p
set_location_assignment PIN_21 -to DATA_p[7]
set_location_assignment PIN_6 -to ADDR_p[7]
set_location_assignment PIN_38 -to nRD_p
set_location_assignment PIN_8 -to ADDR_p[6]
set_location_assignment PIN_27 -to DATA_p[5]
set_location_assignment PIN_39 -to nRST_p
set_location_assignment PIN_14 -to ADDR_p[4]
set_location_assignment PIN_35 -to nCART_p
set_location_assignment PIN_33 -to DATA_p[3]
set_location_assignment PIN_18 -to ADDR_p[2]
set_location_assignment PIN_10 -to nCRTOE_p
set_location_assignment PIN_25 -to DATA_p[1]
set_location_assignment PIN_22 -to DATA_p[0]
set_location_assignment PIN_20 -to ADDR_p[0]
set_location_assignment PIN_12 -to nIORQ_p
set_global_assignment -name VECTOR_WAVEFORM_FILE sim/PBCFM.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE sim/PBCFMmode2.vwf
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 44
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "C:/Trunk/FPGAProjects/PBCFM/Firmware/sim/PBCFMmode2.vwf"
set_location_assignment PIN_3 -to nRSTG_p
set_location_assignment PIN_40 -to FMEN_p
set_location_assignment PIN_42 -to nRSTS_p