
---------- Begin Simulation Statistics ----------
final_tick                               1070755724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105542                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   105850                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13653.38                       # Real time elapsed on the host
host_tick_rate                               78424196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1441009033                       # Number of instructions simulated
sim_ops                                    1445214031                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070756                       # Number of seconds simulated
sim_ticks                                1070755724500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.012335                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173746424                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           197411446                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21106212                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258353587                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21366115                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22044950                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          678835                       # Number of indirect misses.
system.cpu0.branchPred.lookups              331685377                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148570                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050445                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11151721                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655065                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31711808                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       60240557                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518548                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572293                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1958067773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.639187                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.367999                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1341732144     68.52%     68.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    368587155     18.82%     87.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     88131626      4.50%     91.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84377029      4.31%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27891675      1.42%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8234850      0.42%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4655017      0.24%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2746469      0.14%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31711808      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1958067773                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112791                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818593                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697371                       # Number of loads committed
system.cpu0.commit.membars                    2104070                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104076      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530941     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747808     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256451     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572293                       # Class of committed instruction
system.cpu0.commit.refs                     536004287                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518548                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572293                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.704588                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.704588                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            251713443                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9976496                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           170508057                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1336407295                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               770140366                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                938057640                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11159731                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12996400                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3449117                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  331685377                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                238012794                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1207956718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6561134                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1456                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1360317366                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          446                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               42228586                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155603                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         745447153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         195112539                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.638162                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1974520297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.689469                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1006696310     50.98%     50.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               724527774     36.69%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125683214      6.37%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96388294      4.88%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16390056      0.83%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2464148      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  266032      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     486      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2103983      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1974520297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      157098896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11212584                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               318838390                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.610595                       # Inst execution rate
system.cpu0.iew.exec_refs                   573647468                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149819336                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              209306248                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            423438223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056735                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6271386                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           150321383                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1311786120                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            423828132                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10899034                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1301555824                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1079988                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4349953                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11159731                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6615917                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       158422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20843136                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27196                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6820                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4386251                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34740852                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3014467                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6820                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       392741                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10819843                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                586834923                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1289456281                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842914                       # average fanout of values written-back
system.cpu0.iew.wb_producers                494651179                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.604919                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1289496537                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1593466848                       # number of integer regfile reads
system.cpu0.int_regfile_writes              830895400                       # number of integer regfile writes
system.cpu0.ipc                              0.586652                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.586652                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106168      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            718856983     54.77%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848834      0.90%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100408      0.16%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           428508381     32.65%     88.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149034034     11.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1312454858                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1429243                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001089                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210783     14.75%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1001726     70.09%     84.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               216721     15.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1311777879                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4600927947                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1289456231                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1372006502                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1308625160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1312454858                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160960                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       60213824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            68795                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           378                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17858129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1974520297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.664696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1054310843     53.40%     53.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          624403107     31.62%     85.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          211785328     10.73%     95.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74577411      3.78%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7836416      0.40%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             640889      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             682315      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             167041      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116947      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1974520297                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.615708                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10797770                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2254634                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           423438223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          150321383                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2131619193                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9892271                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              223930451                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543770                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7253504                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               781869807                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7259966                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11534                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1624445735                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1330494188                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          867544358                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                929110850                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13424693                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11159731                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28276086                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                67000584                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1624445691                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        173372                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6214                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16147939                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6203                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3238142724                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2640087382                       # The number of ROB writes
system.cpu0.timesIdled                       23199225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2019                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.208480                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11867374                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13453779                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1758043                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17350633                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            640711                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         649833                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9122                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20234129                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41563                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050195                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1298786                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16232556                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1611491                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151322                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9045141                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67699946                       # Number of instructions committed
system.cpu1.commit.committedOps              68750346                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    284591221                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.241576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.936994                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    254442719     89.41%     89.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15333909      5.39%     94.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5748292      2.02%     96.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4397414      1.55%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1156078      0.41%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       519249      0.18%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1059357      0.37%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       322712      0.11%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1611491      0.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    284591221                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075391                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65734793                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16755219                       # Number of loads committed
system.cpu1.commit.membars                    2100485                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100485      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43615902     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17805414     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5228401      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68750346                       # Class of committed instruction
system.cpu1.commit.refs                      23033827                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67699946                       # Number of Instructions Simulated
system.cpu1.committedOps                     68750346                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.267392                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.267392                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            226105384                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               487845                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11308228                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82167642                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16517391                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40277766                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1299833                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1161821                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2381787                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20234129                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14189073                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    268519725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               320072                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      85445454                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3518180                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070038                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16303345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12508085                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295759                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         286582161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.724569                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               231276385     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34967572     12.20%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11690254      4.08%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7054340      2.46%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1150381      0.40%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  275582      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  167139      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     496      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           286582161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2320070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1356223                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17463990                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.259563                       # Inst execution rate
system.cpu1.iew.exec_refs                    25592187                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6605744                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              195197504                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19323068                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051136                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1372814                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6887576                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77772108                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18986443                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1300456                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             74988357                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                969809                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3563216                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1299833                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5666597                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        60338                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          553394                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        24415                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1383                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6253                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2567849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       608968                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1383                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       389774                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        966449                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41737765                       # num instructions consuming a value
system.cpu1.iew.wb_count                     73987136                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839301                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35030557                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.256097                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      74017484                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                95413274                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49498919                       # number of integer regfile writes
system.cpu1.ipc                              0.234335                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234335                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100695      2.75%      2.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             48205530     63.19%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20361133     26.69%     92.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5621302      7.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              76288813                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1333836                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017484                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 204031     15.30%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                923970     69.27%     84.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               205831     15.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              75521938                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         440565735                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     73987124                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         86794831                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74620371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 76288813                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151737                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9021761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72140                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           415                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3862540                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    286582161                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.266202                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          238566775     83.25%     83.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30952950     10.80%     94.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10531202      3.67%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3650586      1.27%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1937302      0.68%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             375463      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             357267      0.12%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             133352      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77264      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      286582161                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.264064                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7091274                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          853541                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19323068                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6887576                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu1.numCycles                       288902231                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1852594425                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              208644356                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45701837                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7091983                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18566178                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2457268                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18244                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103062796                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80689537                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           53980907                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40071600                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8275642                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1299833                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17967009                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8279070                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103062784                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33185                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               926                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13780267                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           925                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   360774073                       # The number of ROB reads
system.cpu1.rob.rob_writes                  157585915                       # The number of ROB writes
system.cpu1.timesIdled                          65234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.343135                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10988841                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13028732                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1603063                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16108012                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            593615                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         601734                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            8119                       # Number of indirect misses.
system.cpu2.branchPred.lookups               18730420                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31094                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050199                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1176550                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15108710                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1552346                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        8324718                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64218133                       # Number of instructions committed
system.cpu2.commit.committedOps              65268537                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    268485291                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.243099                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.943475                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    240054380     89.41%     89.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14360214      5.35%     94.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5453975      2.03%     96.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4208131      1.57%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       998540      0.37%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       492777      0.18%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1055329      0.39%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       309599      0.12%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1552346      0.58%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    268485291                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014497                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62367144                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15865848                       # Number of loads committed
system.cpu2.commit.membars                    2100479                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100479      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41217290     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16916047     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5034577      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65268537                       # Class of committed instruction
system.cpu2.commit.refs                      21950636                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64218133                       # Number of Instructions Simulated
system.cpu2.committedOps                     65268537                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.231831                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.231831                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            213922731                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               450351                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10471224                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              77537638                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15497490                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37333395                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1177548                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1085160                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2369536                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   18730420                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13420741                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    253260963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               289706                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      80464103                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3208122                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.068923                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15435675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11582456                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.296085                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         270300700                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.301574                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.721318                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               217881798     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33412318     12.36%     92.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10856266      4.02%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6775028      2.51%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  971271      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  243971      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  159812      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     219      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           270300700                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1459605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1229924                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16248898                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.261332                       # Inst execution rate
system.cpu2.iew.exec_refs                    24293948                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6380542                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              182915780                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18191159                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051142                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1246664                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6656667                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           73571718                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             17913406                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1218646                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             71019645                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                781561                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3652381                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1177548                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5714973                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          476683                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        21091                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1306                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         7551                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2325311                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       571879                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1306                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       346336                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        883588                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39853732                       # num instructions consuming a value
system.cpu2.iew.wb_count                     70113118                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.839232                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 33446527                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.257996                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      70142011                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                90506768                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47036888                       # number of integer regfile writes
system.cpu2.ipc                              0.236304                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.236304                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100704      2.91%      2.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             45479239     62.96%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19256502     26.66%     92.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5401700      7.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              72238291                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1314957                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018203                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 200324     15.23%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                912279     69.38%     84.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               202350     15.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              71452528                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         416155496                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     70113106                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         81875794                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  70419963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 72238291                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151755                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8303180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63285                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           400                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3515815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    270300700                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267252                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.727160                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          224828192     83.18%     83.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29484382     10.91%     94.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9752781      3.61%     97.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3429833      1.27%     98.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1895251      0.70%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             357723      0.13%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             351572      0.13%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             127931      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              73035      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      270300700                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.265816                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7006749                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          868820                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18191159                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6656667                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu2.numCycles                       271760305                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1869736005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              196433359                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43511998                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7106429                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17407962                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2317669                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                17625                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             97509947                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              76209995                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           51100910                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37094369                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               8411661                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1177548                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             18150971                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7588912                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        97509935                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         36491                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               937                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14389906                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           931                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   340524965                       # The number of ROB reads
system.cpu2.rob.rob_writes                  149005329                       # The number of ROB writes
system.cpu2.timesIdled                          63222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.614310                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12690216                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            15741890                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2925331                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         20076126                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            494778                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         576343                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           81565                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22764258                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18923                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050234                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1704531                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13574480                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1641416                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       28622955                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58572406                       # Number of instructions committed
system.cpu3.commit.committedOps              59622855                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234328615                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.254441                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.976379                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    208522393     88.99%     88.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13169061      5.62%     94.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4951074      2.11%     96.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3668136      1.57%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       836151      0.36%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       456561      0.19%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       798260      0.34%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       285563      0.12%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1641416      0.70%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234328615                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              866350                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56870926                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14736194                       # Number of loads committed
system.cpu3.commit.membars                    2100535                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100535      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37267952     62.51%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15786428     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4467796      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59622855                       # Class of committed instruction
system.cpu3.commit.refs                      20254236                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58572406                       # Number of Instructions Simulated
system.cpu3.committedOps                     59622855                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.099051                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.099051                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            167451716                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1240473                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11512161                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              95288158                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                19820389                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47822898                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1705222                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1728628                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2331205                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22764258                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 17309046                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    216393031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               387116                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     105932227                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                5852048                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.094815                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          19812357                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13184994                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.441216                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239131430                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.456423                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.921571                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               172706475     72.22%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                41098403     17.19%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14913459      6.24%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6852298      2.87%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1507722      0.63%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  686974      0.29%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1365776      0.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     314      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239131430                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         959862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1747077                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16580440                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.282813                       # Inst execution rate
system.cpu3.iew.exec_refs                    22128066                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5705377                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              143364619                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             23215507                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2351842                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1548476                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8480662                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           88225627                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16422689                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1053319                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67900919                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                831416                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3690335                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1705222                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              5534397                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        56417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          391186                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        17804                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         6321                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8479313                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2962620                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           729                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       388793                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1358284                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38293554                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67174372                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.831092                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31825478                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.279787                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67198144                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                87062711                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44348701                       # number of integer regfile writes
system.cpu3.ipc                              0.243959                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.243959                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100762      3.05%      3.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44453247     64.47%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17696503     25.66%     93.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4703579      6.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68954238                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1301851                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.018880                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 196934     15.13%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                904780     69.50%     84.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               200133     15.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              68155311                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         378398788                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67174360                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        116828912                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  81087916                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68954238                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            7137711                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       28602771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            57059                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3986296                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20826681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239131430                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.288353                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.750775                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          195410752     81.72%     81.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28861455     12.07%     93.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8934729      3.74%     97.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3169045      1.33%     98.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1847959      0.77%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             375499      0.16%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             342304      0.14%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             124461      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              65226      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239131430                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.287200                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         13387308                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2026411                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            23215507                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8480662                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu3.numCycles                       240091292                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1901404881                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              153234813                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39899244                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4127531                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                22236789                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1934771                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14521                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            116198315                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              92786686                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           61799915                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 46931579                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8401327                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1705222                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14992034                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21900671                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       116198303                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30993                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10193814                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   320931904                       # The number of ROB reads
system.cpu3.rob.rob_writes                  181297016                       # The number of ROB writes
system.cpu3.timesIdled                          43415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          8465816                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               219671                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8957778                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                213736                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11587252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23065868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1025193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       219149                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54696825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5461993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110139073                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5681142                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8847116                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3755354                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7723152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              904                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            642                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2738324                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2738291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8847116                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34651240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34651240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    981808704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               981808704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1371                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11587327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11587327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11587327                       # Request fanout histogram
system.membus.respLayer1.occupancy        59809974384                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40731117401                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7189039669.230769                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45610622963.948296                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 456831589500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   136180567500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 934575157000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13340138                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13340138                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13340138                       # number of overall hits
system.cpu2.icache.overall_hits::total       13340138                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        80603                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         80603                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        80603                       # number of overall misses
system.cpu2.icache.overall_misses::total        80603                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1820483000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1820483000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1820483000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1820483000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13420741                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13420741                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13420741                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13420741                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22585.797055                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22585.797055                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22585.797055                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22585.797055                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        73003                       # number of writebacks
system.cpu2.icache.writebacks::total            73003                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7568                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7568                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7568                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7568                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        73035                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        73035                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        73035                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        73035                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1622118500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1622118500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1622118500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1622118500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005442                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005442                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005442                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005442                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22210.152667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22210.152667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22210.152667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22210.152667                       # average overall mshr miss latency
system.cpu2.icache.replacements                 73003                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13340138                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13340138                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        80603                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        80603                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1820483000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1820483000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13420741                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13420741                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22585.797055                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22585.797055                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7568                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7568                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        73035                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        73035                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1622118500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1622118500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005442                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005442                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22210.152667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22210.152667                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990958                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12971398                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            73003                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           177.683082                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        300494000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990958                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999717                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999717                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26914517                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26914517                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17882444                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17882444                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17882444                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17882444                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4337394                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4337394                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4337394                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4337394                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 376339373708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 376339373708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 376339373708                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 376339373708                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22219838                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22219838                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22219838                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22219838                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.195204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.195204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.195204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.195204                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86766.241136                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86766.241136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86766.241136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86766.241136                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5532421                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       267675                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            67622                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3053                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.813922                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.676056                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1381272                       # number of writebacks
system.cpu2.dcache.writebacks::total          1381272                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3369741                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3369741                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3369741                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3369741                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       967653                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       967653                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       967653                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       967653                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  83810146029                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  83810146029                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  83810146029                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  83810146029                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043549                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043549                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043549                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043549                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 86611.777186                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86611.777186                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 86611.777186                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86611.777186                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1381272                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14822911                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14822911                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2362790                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2362790                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 188189428000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 188189428000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17185701                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17185701                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.137486                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.137486                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79647.123951                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79647.123951                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1821147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1821147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       541643                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       541643                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  38541822500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38541822500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031517                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031517                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 71157.242870                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71157.242870                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3059533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3059533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1974604                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1974604                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 188149945708                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 188149945708                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5034137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5034137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.392243                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.392243                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 95284.900521                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95284.900521                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1548594                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1548594                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       426010                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       426010                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45268323529                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45268323529                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 106261.175862                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 106261.175862                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          361                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          361                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          229                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6199000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6199000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.388136                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.388136                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27069.868996                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27069.868996                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.206780                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.206780                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31836.065574                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31836.065574                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          189                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1270500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1270500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.466667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.466667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6722.222222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6722.222222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          182                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1115500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1115500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449383                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449383                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6129.120879                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6129.120879                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       406000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       406000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       379000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       379000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634833                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634833                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415366                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415366                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48123194500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48123194500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050199                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050199                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395512                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395512                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 115857.327032                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 115857.327032                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415366                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415366                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47707828500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47707828500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395512                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395512                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 114857.327032                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 114857.327032                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.010318                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19900117                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1382919                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.389937                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        300505500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.010318                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969072                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969072                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         47925010                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        47925010                       # Number of data accesses
system.cpu3.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6788602360.714286                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   43982508818.129883                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 456831667500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120351394000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 950404330500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     17257264                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17257264                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     17257264                       # number of overall hits
system.cpu3.icache.overall_hits::total       17257264                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        51782                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         51782                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        51782                       # number of overall misses
system.cpu3.icache.overall_misses::total        51782                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1166597000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1166597000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1166597000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1166597000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     17309046                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17309046                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     17309046                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17309046                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002992                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002992                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22529.006218                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22529.006218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22529.006218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22529.006218                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        48191                       # number of writebacks
system.cpu3.icache.writebacks::total            48191                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3559                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3559                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3559                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3559                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        48223                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        48223                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        48223                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        48223                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1053876000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1053876000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1053876000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1053876000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002786                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002786                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002786                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002786                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21854.218941                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21854.218941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21854.218941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21854.218941                       # average overall mshr miss latency
system.cpu3.icache.replacements                 48191                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     17257264                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17257264                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        51782                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        51782                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1166597000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1166597000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     17309046                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17309046                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002992                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002992                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22529.006218                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22529.006218                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3559                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3559                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        48223                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        48223                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1053876000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1053876000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002786                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002786                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21854.218941                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21854.218941                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990823                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16860925                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            48191                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           349.877052                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        305832000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990823                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999713                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999713                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         34666315                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        34666315                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16083117                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16083117                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16083117                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16083117                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4188618                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4188618                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4188618                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4188618                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 367204373184                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 367204373184                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 367204373184                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 367204373184                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20271735                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20271735                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20271735                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20271735                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206624                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206624                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206624                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206624                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87667.190750                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87667.190750                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87667.190750                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87667.190750                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5307778                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       282433                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            61565                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3147                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.214213                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.746743                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1260170                       # number of writebacks
system.cpu3.dcache.writebacks::total          1260170                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3285933                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3285933                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3285933                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3285933                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       902685                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       902685                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       902685                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       902685                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  77334182857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  77334182857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  77334182857                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  77334182857                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044529                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044529                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044529                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044529                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85671.283844                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85671.283844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85671.283844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85671.283844                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1260170                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13514373                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13514373                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2289975                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2289975                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 185104224000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 185104224000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15804348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15804348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.144895                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.144895                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80832.421315                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80832.421315                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1774484                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1774484                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       515491                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       515491                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  36862677000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  36862677000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 71509.836253                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71509.836253                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2568744                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2568744                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1898643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1898643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 182100149184                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 182100149184                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4467387                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4467387                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.425001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.425001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95910.684201                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95910.684201                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1511449                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1511449                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       387194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       387194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  40471505857                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  40471505857                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086671                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086671                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 104525.136900                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 104525.136900                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          254                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7713000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7713000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.448763                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.448763                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30366.141732                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30366.141732                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          130                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          130                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.229682                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.229682                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33776.923077                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33776.923077                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          147                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       751500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       751500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.406077                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.406077                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5112.244898                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5112.244898                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          145                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       635500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       635500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.400552                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.400552                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4382.758621                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4382.758621                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       498000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       498000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       469000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       469000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691174                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691174                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359060                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359060                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39052817000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39052817000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341886                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341886                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108764.042221                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108764.042221                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359060                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359060                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38693757000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38693757000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341886                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341886                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107764.042221                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107764.042221                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.730178                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18035169                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1261596                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.295519                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        305843500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.730178                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.835318                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.835318                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43907415                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43907415                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    353295892.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   624394323.315224                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       118000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1958344000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1065809582000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4946142500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    207361630                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       207361630                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    207361630                       # number of overall hits
system.cpu0.icache.overall_hits::total      207361630                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30651164                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30651164                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30651164                       # number of overall misses
system.cpu0.icache.overall_misses::total     30651164                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 401147571492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 401147571492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 401147571492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 401147571492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    238012794                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    238012794                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    238012794                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    238012794                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.128779                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.128779                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.128779                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.128779                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13087.515094                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13087.515094                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13087.515094                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13087.515094                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14338                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              586                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    24.467577                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     28557298                       # number of writebacks
system.cpu0.icache.writebacks::total         28557298                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2093833                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2093833                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2093833                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2093833                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     28557331                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     28557331                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     28557331                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     28557331                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 353058271992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 353058271992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 353058271992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 353058271992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119982                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119982                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119982                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119982                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12363.139678                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12363.139678                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12363.139678                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12363.139678                       # average overall mshr miss latency
system.cpu0.icache.replacements              28557298                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    207361630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      207361630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30651164                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30651164                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 401147571492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 401147571492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    238012794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    238012794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.128779                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.128779                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13087.515094                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13087.515094                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2093833                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2093833                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     28557331                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     28557331                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 353058271992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 353058271992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119982                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119982                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12363.139678                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12363.139678                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          235917456                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         28557298                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.261197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        504582918                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       504582918                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    513118780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       513118780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    513118780                       # number of overall hits
system.cpu0.dcache.overall_hits::total      513118780                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31063589                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31063589                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31063589                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31063589                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 927988393997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 927988393997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 927988393997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 927988393997                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    544182369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    544182369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    544182369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    544182369                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057083                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29873.830548                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29873.830548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29873.830548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29873.830548                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10646375                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       204251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           173197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2261                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.469743                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.336577                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22203081                       # number of writebacks
system.cpu0.dcache.writebacks::total         22203081                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9324916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9324916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9324916                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9324916                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21738673                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21738673                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21738673                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21738673                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 412556350736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 412556350736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 412556350736                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 412556350736                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039947                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18977.991469                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18977.991469                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18977.991469                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18977.991469                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22203081                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    373954870                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      373954870                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23975071                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23975071                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 598635047000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 598635047000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    397929941                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    397929941                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060249                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060249                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24969.062532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24969.062532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4741069                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4741069                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19234002                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19234002                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 321874085000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 321874085000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048335                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048335                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16734.639260                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16734.639260                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139163910                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139163910                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7088518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7088518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 329353346997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 329353346997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048468                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048468                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46462.934424                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46462.934424                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4583847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4583847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2504671                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2504671                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  90682265736                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  90682265736                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36205.260386                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36205.260386                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2319                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2319                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1818                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1818                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12760000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12760000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439449                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439449                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7018.701870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7018.701870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1246000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1246000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008219                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008219                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3165500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3165500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074239                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074239                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10551.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10551.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2873500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2873500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073002                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073002                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9740.677966                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9740.677966                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        26500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        26500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584716                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584716                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465729                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465729                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54725732500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54725732500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117505.528966                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117505.528966                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465729                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465729                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54260003500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54260003500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116505.528966                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116505.528966                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          535914281                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22204173                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.135746                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1112686189                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1112686189                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            28462904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20642022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               60725                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              404202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               65257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              391196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               43362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              402914                       # number of demand (read+write) hits
system.l2.demand_hits::total                 50472582                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           28462904                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20642022                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              60725                       # number of overall hits
system.l2.overall_hits::.cpu1.data             404202                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              65257                       # number of overall hits
system.l2.overall_hits::.cpu2.data             391196                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              43362                       # number of overall hits
system.l2.overall_hits::.cpu3.data             402914                       # number of overall hits
system.l2.overall_hits::total                50472582                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1560238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1057590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            990068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            857244                       # number of demand (read+write) misses
system.l2.demand_misses::total                4585757                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94424                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1560238                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13554                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1057590                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7778                       # number of overall misses
system.l2.overall_misses::.cpu2.data           990068                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4861                       # number of overall misses
system.l2.overall_misses::.cpu3.data           857244                       # number of overall misses
system.l2.overall_misses::total               4585757                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8520400994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 173011917961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1349790495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131827183729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    765882997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 124446176692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    482758498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 109046607223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     549450718589                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8520400994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 173011917961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1349790495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131827183729                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    765882997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 124446176692                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    482758498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 109046607223                       # number of overall miss cycles
system.l2.overall_miss_latency::total    549450718589                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        28557328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22202260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           74279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1461792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           73035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1381264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           48223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1260158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55058339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       28557328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22202260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          74279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1461792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          73035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1381264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          48223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1260158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55058339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.182474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.723489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.106497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.716784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.100803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.680267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083289                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.182474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.723489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.106497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.716784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.100803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.680267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083289                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90235.543866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110888.158064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99586.136565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124648.666997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98467.857675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125694.575213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99312.589591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 127206.031448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119816.797660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90235.543866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110888.158064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99586.136565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124648.666997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98467.857675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125694.575213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99312.589591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 127206.031448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119816.797660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1484536                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     27522                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      53.939975                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6150405                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3755354                       # number of writebacks
system.l2.writebacks::total                   3755354                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         300253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         129904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         130564                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         125943                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              690524                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        300253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        129904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        130564                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        125943                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             690524                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1259985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       859504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       731301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3895233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1259985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       859504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       731301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7835418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11730651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7521407495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 135306021717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1135554495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 108587659450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    629564498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101746774442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    390803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  88013968456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 443331753553                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7521407495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 135306021717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1135554495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 108587659450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    629564498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101746774442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    390803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  88013968456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 795921257075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1239253010628                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.165013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.634622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.093818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.622259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.086162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.580325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.165013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.634622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.093818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.622259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.086162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.580325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80448.883820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107387.009938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92645.385902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117052.170077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91880.399591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118378.476938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94056.077016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120352.588682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113813.924238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80448.883820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107387.009938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92645.385902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117052.170077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91880.399591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118378.476938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94056.077016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120352.588682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101579.935758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105642.304986                       # average overall mshr miss latency
system.l2.replacements                       16993064                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5745855                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5745855                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5745855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5745855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48872686                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48872686                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48872686                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48872686                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7835418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7835418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 795921257075                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 795921257075                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101579.935758                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101579.935758                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                110                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       604500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       198500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        51000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       913000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.948718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.378788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.448980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.456140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.521327                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16337.837838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1961.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         8300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       746500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       585000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       440000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       556000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2327500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.948718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.448980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.438596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.511848                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20175.675676                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        24375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        22240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21550.925926                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.931507                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.236842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.416667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.352941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.597561                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6555.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   602.040816                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           98                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1348000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       302499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1948999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.931507                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.236842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.416667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.352941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.597561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19823.529412                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19887.744898                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1943582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           135005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           156791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2364230                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1025320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         764202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         705048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         588342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3082912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 118539875640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  96366105385                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  89893798861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  76007815387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  380807595273                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2968902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       893054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       840053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       745133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5447142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.345353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.855718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.839290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.789580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115612.565482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126100.305135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127500.253686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129189.851119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123522.045155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       171334                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61862                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        61552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        59096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           353844                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       853986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       702340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       643496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       529246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2729068                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  94950263891                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  82619083133                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  76652232648                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  64170959129                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 318392538801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.287644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.786447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.766018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.710271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111184.801497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117634.027868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119118.429094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121249.776340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116667.132809                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      28462904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         60725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         65257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         43362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28632248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8520400994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1349790495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    765882997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    482758498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11118832984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     28557328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        74279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        73035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        48223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       28752865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.182474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.106497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.100803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90235.543866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99586.136565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98467.857675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99312.589591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92182.967442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          931                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          926                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          706                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3860                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4155                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7521407495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1135554495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    629564498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    390803000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9677329488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.165013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.093818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.086162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80448.883820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92645.385902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91880.399591                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94056.077016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82884.362291                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18698440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       275350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       256191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       246123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19476104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       534918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       293388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       285020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       268902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1382228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54472042321                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35461078344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  34552377831                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  33038791836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 157524290332                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19233358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       568738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       541211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       515025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20858332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.515858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.526634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.522114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101832.509508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120867.514500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121227.906221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122865.548921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113964.042352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       128919                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        68042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        69012                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        66847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       332820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       405999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       225346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       216008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       202055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1049408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40355757826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25968576317                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25094541794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  23843009327                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 115261885264                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.396221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.399120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.392321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99398.663115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115238.683256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116174.131486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118002.570226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109835.150165                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          189                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           44                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               335                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          188                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             756                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9220952                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11180442                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      7124449                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      7960207                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35486050                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          435                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          240                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          202                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1091                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.565517                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.783333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.794393                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.752475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.692942                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 37483.544715                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 59470.436170                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 41908.523529                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 52369.782895                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 46939.219577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          119                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          101                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          418                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          338                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2784237                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1440986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1476987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1329735                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7031945                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.314943                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.287500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.322430                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.311881                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.309808                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20322.897810                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20883.855072                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21405.608696                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21106.904762                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20804.571006                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   116676953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16993814                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.865849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.012084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.631522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.638115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.517565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.025317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.457935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.389087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.283319                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 894420678                       # Number of tag accesses
system.l2.tags.data_accesses                894420678                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80961728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        784448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59525504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        438528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55165696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        265984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      46950464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    491390144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          741466048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5983552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       784448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       438528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       265984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7472512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240342656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240342656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1265027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         930086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         861964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         733601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7677971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11585407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3755354                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3755354                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5588158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         75611763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           732612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55592048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           409550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         51520337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           248408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         43847969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    458918998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             692469843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5588158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       732612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       409550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       248408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6978727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224460771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224460771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224460771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5588158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        75611763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          732612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55592048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          409550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        51520337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          248408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        43847969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    458918998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            916930614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3735437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1236997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    926675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    857404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    728579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7673627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002863672750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230559                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230560                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18280585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3528933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11585407                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3755354                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11585407                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3755354                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45367                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            675511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            688699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            754135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            897630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            725997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            715157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            717046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            691882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            691424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            675428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           859991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           671518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           693218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           690649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           682838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           708917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           239471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           234534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233220                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 615831322805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57700200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            832207072805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53364.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72114.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8174940                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1633069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11585407                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3755354                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  958711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1065784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1278534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1269733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1286203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1258243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1037102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  867486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  665638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  426527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 361349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 379535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 255727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 139216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 104875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  68732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  40291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  16760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 117350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 165276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 201638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 236398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 241396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 243890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 236694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  31237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  33745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  35055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  35942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  36432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  42776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  30827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5467432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.808918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.197394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.092846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1943417     35.55%     35.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2856520     52.25%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       307129      5.62%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       143132      2.62%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41275      0.75%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21480      0.39%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19306      0.35%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14638      0.27%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       120535      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5467432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.052221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.003796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.447140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230555    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230560                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           211875     91.90%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1105      0.48%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11120      4.82%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4100      1.78%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1469      0.64%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              557      0.24%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              216      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               83      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230559                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              738562560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2903488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239066304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               741466048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240342656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       689.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    692.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    224.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1070755716500                       # Total gap between requests
system.mem_ctrls.avgGap                      69798.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5983552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79167808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       784448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59307200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       438528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54873856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       265984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     46629056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    491112128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239066304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5588157.843185083009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 73936385.478553667665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 732611.539729386801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55388169.909335851669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 409549.993491536123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 51247782.051899746060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 248407.731020260369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 43547799.869829230011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 458659353.167903661728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 223268761.053446054459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1265027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       930086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       861964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       733601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7677971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3755354                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3639294896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  82780028573                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    617520483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69666644175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    339661662                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  65688395841                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    215028463                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  57342979234                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 551917519478                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25835697294345                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38925.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65437.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50381.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74903.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49571.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76207.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51739.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78166.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71883.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6879696.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19340167980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10279527885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40512238620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9769986900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84524063520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     155340150030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     280357440480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       600123575415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.467305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 727098892026                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35754680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 307902152474                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19697367900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10469376555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         41883646980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9728832420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84524063520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     262372880430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     190224614880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       618900782685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.003711                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 491570184239                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35754680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 543430860261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7590244844.262295                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47060277357.824265                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 456831869000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   144745853500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 926009871000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14106207                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14106207                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14106207                       # number of overall hits
system.cpu1.icache.overall_hits::total       14106207                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        82866                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         82866                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        82866                       # number of overall misses
system.cpu1.icache.overall_misses::total        82866                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2406982000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2406982000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2406982000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2406982000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14189073                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14189073                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14189073                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14189073                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005840                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005840                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005840                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005840                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29046.677769                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29046.677769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29046.677769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29046.677769                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        74247                       # number of writebacks
system.cpu1.icache.writebacks::total            74247                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8587                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8587                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        74279                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        74279                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        74279                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        74279                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2157407000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2157407000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2157407000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2157407000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005235                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005235                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005235                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005235                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29044.642497                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29044.642497                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29044.642497                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29044.642497                       # average overall mshr miss latency
system.cpu1.icache.replacements                 74247                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14106207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14106207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        82866                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        82866                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2406982000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2406982000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14189073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14189073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005840                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005840                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29046.677769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29046.677769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        74279                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        74279                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2157407000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2157407000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005235                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005235                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29044.642497                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29044.642497                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991107                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14032138                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            74247                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           188.992660                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        294813000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991107                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28452425                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28452425                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18943220                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18943220                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18943220                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18943220                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4471560                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4471560                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4471560                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4471560                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 381782482286                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 381782482286                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 381782482286                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 381782482286                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23414780                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23414780                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23414780                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23414780                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190972                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190972                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190972                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190972                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85380.154194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85380.154194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85380.154194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85380.154194                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5500236                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       240324                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66271                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2840                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    82.996122                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.621127                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1461789                       # number of writebacks
system.cpu1.dcache.writebacks::total          1461789                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3454301                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3454301                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3454301                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3454301                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1017259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1017259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1017259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1017259                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87160621727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87160621727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87160621727                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87160621727                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043445                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043445                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043445                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043445                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85681.838870                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85681.838870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85681.838870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85681.838870                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1461789                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15746751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15746751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2440048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2440048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 191669674500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 191669674500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18186799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18186799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78551.600010                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78551.600010                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1870896                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1870896                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       569152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       569152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  39722456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39722456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69792.351604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69792.351604                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3196469                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3196469                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2031512                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2031512                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 190112807786                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 190112807786                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5227981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5227981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.388584                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.388584                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93581.927050                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93581.927050                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1583405                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1583405                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       448107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       448107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47438165227                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47438165227                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105863.477310                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105863.477310                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6867500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6867500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.407540                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.407540                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30253.303965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30253.303965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          104                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3922000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3922000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.186715                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.186715                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37711.538462                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37711.538462                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.447570                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.447570                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6471.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6471.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          171                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       987500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       987500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437340                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437340                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5774.853801                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5774.853801                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       443000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       443000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       417000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       417000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603810                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603810                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446385                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446385                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52466730500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52466730500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050195                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050195                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425050                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425050                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 117536.947926                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 117536.947926                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446385                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446385                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52020345500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52020345500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425050                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425050                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 116536.947926                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 116536.947926                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.876696                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21010241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1463517                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.355994                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        294824500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.876696                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902397                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902397                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50395395                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50395395                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1070755724500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49613517                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9501209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49313195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13237710                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12602173                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1005                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1713                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5450494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5450494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      28752868                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20860651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1091                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     85671956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66610621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       222805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4387862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       219073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4146169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       144637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3782635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165185758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3655336000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2841941888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9505664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    187109248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9346432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176802304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6170496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    161300928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7047512960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29602336                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240711360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84668109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.356806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78331287     92.52%     92.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5742087      6.78%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 135268      0.16%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 312046      0.37%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 147419      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84668109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110134905321                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2078485599                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         110109748                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1896276666                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          72771049                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33312219667                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       42848932020                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2199233881                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         112215283                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1107962778500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1043443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                  1046378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1479.24                       # Real time elapsed on the host
host_tick_rate                               25152768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543505482                       # Number of instructions simulated
sim_ops                                    1547846560                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037207                       # Number of seconds simulated
sim_ticks                                 37207054000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.307737                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13095176                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13186461                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1705207                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         16434476                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             20772                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37444                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16672                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16548021                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7587                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2079                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1687201                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7223822                       # Number of branches committed
system.cpu0.commit.bw_lim_events               318365                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          69360                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20255288                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26561032                       # Number of instructions committed
system.cpu0.commit.committedOps              26592686                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     64167966                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.414423                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.009643                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     48827980     76.09%     76.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9996692     15.58%     91.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3051203      4.76%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       721409      1.12%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       651113      1.01%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       440726      0.69%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       148987      0.23%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11491      0.02%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       318365      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     64167966                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               43600                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26527203                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5569864                       # Number of loads committed
system.cpu0.commit.membars                      47639                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        48062      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18177958     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4983      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5571543     20.95%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786709     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26592686                       # Class of committed instruction
system.cpu0.commit.refs                       8358874                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26561032                       # Number of Instructions Simulated
system.cpu0.committedOps                     26592686                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.758489                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.758489                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             20471886                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                18485                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11901274                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              52453770                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7000017                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 37994758                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1689052                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                40282                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               587215                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16548021                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4152152                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     60130238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                44499                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          350                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      57700937                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3414116                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.225855                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5905252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13115948                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.787529                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          67742928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.853801                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.773000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                22583136     33.34%     33.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                34871116     51.48%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8305249     12.26%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1833737      2.71%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   53818      0.08%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14350      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36954      0.05%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9126      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35442      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            67742928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1930                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1359                       # number of floating regfile writes
system.cpu0.idleCycles                        5525379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1914713                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11147392                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.565637                       # Inst execution rate
system.cpu0.iew.exec_refs                    13683843                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4286200                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11475778                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9546439                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             37975                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1125655                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5293264                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           46832346                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              9397643                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1314155                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             41443254                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 52550                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2086439                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1689052                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2195396                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        40676                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            7852                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3976575                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2504254                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           236                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       870574                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1044139                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 21344573                       # num instructions consuming a value
system.cpu0.iew.wb_count                     39515888                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751600                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16042575                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539331                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      40362859                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                60794474                       # number of integer regfile reads
system.cpu0.int_regfile_writes               24926407                       # number of integer regfile writes
system.cpu0.ipc                              0.362517                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.362517                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49741      0.12%      0.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             28622619     66.94%     67.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5650      0.01%     67.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1369      0.00%     67.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     67.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                855      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              9      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9538333     22.31%     89.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4537462     10.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            420      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           287      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              42757409                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2256                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4491                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2218                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2357                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     189827                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004440                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 146514     77.18%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   106      0.06%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    110      0.06%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 18963      9.99%     87.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24113     12.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              42895239                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         153581483                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     39513670                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         67069874                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  46719923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 42757409                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             112423                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20239662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138401                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         43063                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9932688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     67742928                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.631172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.930809                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           38484090     56.81%     56.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20637298     30.46%     87.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5818711      8.59%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1401153      2.07%     97.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1002128      1.48%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             185780      0.27%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             161396      0.24%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              45534      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               6838      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       67742928                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.583573                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            63973                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            8018                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9546439                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5293264                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        73268307                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1145805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               14180078                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16574245                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                284157                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8726830                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                781685                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4718                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             74989315                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              50088617                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           30225951                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36520717                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                714406                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1689052                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2135365                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                13651710                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1959                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        74987356                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4490886                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             35468                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1544663                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         35655                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   110677906                       # The number of ROB reads
system.cpu0.rob.rob_writes                   97272151                       # The number of ROB writes
system.cpu0.timesIdled                          74277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1649                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.322633                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12980903                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13069431                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1608845                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         15953173                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8078                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13326                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5248                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16008173                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1013                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1849                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1606184                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7041927                       # Number of branches committed
system.cpu1.commit.bw_lim_events               311187                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          70888                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19717824                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25453836                       # Number of instructions committed
system.cpu1.commit.committedOps              25487528                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     60298856                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.422687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.018394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     45577221     75.59%     75.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9630999     15.97%     91.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2863399      4.75%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       764230      1.27%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       572397      0.95%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       428057      0.71%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       141890      0.24%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9476      0.02%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       311187      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     60298856                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11405                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25426729                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5413198                       # Number of loads committed
system.cpu1.commit.membars                      50600                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        50600      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17641021     69.21%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5415047     21.25%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380440      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25487528                       # Class of committed instruction
system.cpu1.commit.refs                       7795487                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25453836                       # Number of Instructions Simulated
system.cpu1.committedOps                     25487528                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.556911                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.556911                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19047175                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2733                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11824130                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              50601035                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5593541                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 36950180                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1607108                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 7374                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               566459                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16008173                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4022825                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     57678587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                30583                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      55583518                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3219538                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.245965                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4475980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12988981                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.854038                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          63764463                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.873078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.752906                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19924299     31.25%     31.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34088484     53.46%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7910156     12.41%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1769332      2.77%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   23825      0.04%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5497      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1764      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7638      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33468      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            63764463                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1318719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1825135                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10902937                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.614483                       # Inst execution rate
system.cpu1.iew.exec_refs                    12910719                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3764800                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10913239                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9304387                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             34031                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1053120                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4703405                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           45190118                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9145919                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1252093                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39992483                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 51614                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1581839                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1607108                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1693523                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18379                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             269                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3891189                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2321116                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       801229                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1023906                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20906673                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38190015                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.751865                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15718992                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.586788                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38999428                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                58653362                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24309297                       # number of integer regfile writes
system.cpu1.ipc                              0.391097                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.391097                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51512      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             27949446     67.77%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 410      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             9283171     22.51%     90.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3959757      9.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41244576                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     162831                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003948                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 149659     91.91%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 12367      7.59%     99.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  805      0.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41355895                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         146552707                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38190015                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         64892720                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  45080512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 41244576                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             109606                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19702590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136261                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         38718                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9438191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     63764463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.646827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.939271                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           35618531     55.86%     55.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19774331     31.01%     86.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5660859      8.88%     95.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1356365      2.13%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             966737      1.52%     99.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             172706      0.27%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             162270      0.25%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              45978      0.07%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               6686      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       63764463                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.633721                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            66278                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           11048                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9304387                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4703405                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    912                       # number of misc regfile reads
system.cpu1.numCycles                        65083182                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9261645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               13106054                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16038168                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                293594                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7232717                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                757323                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3321                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72266854                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              48298448                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29426643                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 35544948                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 84908                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1607108                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1485899                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13388475                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72266854                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4787737                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             32461                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1389762                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         32756                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   105187496                       # The number of ROB reads
system.cpu1.rob.rob_writes                   93877450                       # The number of ROB writes
system.cpu1.timesIdled                          15641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.518608                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12948596                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13011231                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1403206                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14984259                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              6744                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14124                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7380                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15039066                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          962                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1938                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1400189                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7056835                       # Number of branches committed
system.cpu2.commit.bw_lim_events               367631                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          71981                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       18097363                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25358000                       # Number of instructions committed
system.cpu2.commit.committedOps              25392202                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     58974867                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.430560                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.058038                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     44660285     75.73%     75.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9427333     15.99%     91.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2492126      4.23%     95.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       930307      1.58%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       404637      0.69%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       538232      0.91%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       141272      0.24%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        13044      0.02%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       367631      0.62%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     58974867                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11505                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25330880                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5441138                       # Number of loads committed
system.cpu2.commit.membars                      51320                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        51320      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17682159     69.64%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5443076     21.44%     91.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2215227      8.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25392202                       # Class of committed instruction
system.cpu2.commit.refs                       7658303                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25358000                       # Number of Instructions Simulated
system.cpu2.committedOps                     25392202                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.501765                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.501765                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19187062                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 3068                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11845055                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              48169037                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5833260                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 35175579                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1401163                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 7889                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               542919                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15039066                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4556836                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     55737599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                31877                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      52633895                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                2808370                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.237061                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4997996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12955340                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.829667                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          62139983                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.848442                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.746891                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                20447875     32.91%     32.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32344328     52.05%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 7903603     12.72%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1371169      2.21%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   23653      0.04%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6867      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    1784      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    8161      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   32543      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            62139983                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1299771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1590206                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                10659364                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.612722                       # Inst execution rate
system.cpu2.iew.exec_refs                    12363650                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3449454                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11136453                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9053994                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             34300                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           842827                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4159994                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           43473046                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8914196                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1120012                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38870931                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 53473                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1812556                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1401163                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1921086                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        19613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             290                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3612856                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1942829                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       609360                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        980846                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20567265                       # num instructions consuming a value
system.cpu2.iew.wb_count                     37334589                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.748707                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15398851                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.588505                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      38050572                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56982518                       # number of integer regfile reads
system.cpu2.int_regfile_writes               23919002                       # number of integer regfile writes
system.cpu2.ipc                              0.399718                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.399718                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            52294      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             27339050     68.36%     68.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 598      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     68.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9040426     22.61%     91.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3558295      8.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39990943                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     177648                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004442                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163639     92.11%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 13373      7.53%     99.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  636      0.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              40116297                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         142426707                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     37334589                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         61553896                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  43363182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39990943                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             109864                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       18080844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127190                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         37883                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8089130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     62139983                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.643562                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.953319                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           35155275     56.57%     56.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           18868672     30.36%     86.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5404816      8.70%     95.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1221141      1.97%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1086546      1.75%     99.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             172344      0.28%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182942      0.29%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              42316      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               5931      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       62139983                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.630377                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            66901                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11279                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9053994                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4159994                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    969                       # number of misc regfile reads
system.cpu2.numCycles                        63439754                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10905421                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               13511554                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16092716                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                244153                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7257937                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                904613                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4805                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68778089                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              46123518                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           28547784                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33994354                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 88230                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1401163                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1567720                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12455068                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68778089                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4407255                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             32648                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1312141                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         32951                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   102091081                       # The number of ROB reads
system.cpu2.rob.rob_writes                   90145094                       # The number of ROB writes
system.cpu2.timesIdled                          15482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.707225                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12122555                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12158151                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1083491                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13339736                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10033                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12486                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2453                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13397108                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1023                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2020                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1052737                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7047731                       # Number of branches committed
system.cpu3.commit.bw_lim_events               585066                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14764298                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25123581                       # Number of instructions committed
system.cpu3.commit.committedOps              25160113                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     54746103                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.459578                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.183858                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     41651862     76.08%     76.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8577071     15.67%     91.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1909640      3.49%     95.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       972107      1.78%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       255034      0.47%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       648448      1.18%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       123588      0.23%     98.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        23287      0.04%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       585066      1.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     54746103                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11479                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25094935                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5414797                       # Number of loads committed
system.cpu3.commit.membars                      54766                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54766      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17657484     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5416817     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030626      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25160113                       # Class of committed instruction
system.cpu3.commit.refs                       7447443                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25123581                       # Number of Instructions Simulated
system.cpu3.committedOps                     25160113                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.331307                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.331307                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             18459945                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30993                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11113472                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              43444634                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5913678                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31367286                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1053751                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                77303                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               495480                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13397108                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5021933                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     50728918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                35565                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      47449122                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2169010                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.228734                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5476629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12132588                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.810116                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          57290140                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.832674                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.769733                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                20049160     35.00%     35.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                28288939     49.38%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7885056     13.76%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  920038      1.61%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25905      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7047      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   79558      0.14%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6836      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27601      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            57290140                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1280628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1187939                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9979633                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.620668                       # Inst execution rate
system.cpu3.iew.exec_refs                    11370757                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3104336                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10107842                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8379700                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44918                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           556720                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3557817                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           39906863                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8266421                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           883179                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             36353027                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 69478                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1712334                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1053751                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1827289                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        20056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             203                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2964903                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1525171                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       374111                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        813828                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19700464                       # num instructions consuming a value
system.cpu3.iew.wb_count                     35257379                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.740493                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14588058                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.601962                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      35786699                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                53427099                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22678988                       # number of integer regfile writes
system.cpu3.ipc                              0.428944                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.428944                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55773      0.15%      0.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             25650971     68.89%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 212      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     69.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8367183     22.47%     91.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3161787      8.49%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              37236206                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     213703                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005739                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 198752     93.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     93.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 14152      6.62%     99.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  799      0.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              37394136                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         132085465                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     35257379                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         54653620                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  39773784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 37236206                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133079                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14746750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           109210                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         56433                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5953692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     57290140                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.649958                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.983452                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           32624717     56.95%     56.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           17136001     29.91%     86.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4874106      8.51%     95.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1054187      1.84%     97.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1156741      2.02%     99.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             161053      0.28%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             233077      0.41%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              43323      0.08%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               6935      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       57290140                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.635747                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            53951                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2105                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8379700                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3557817                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1007                       # number of misc regfile reads
system.cpu3.numCycles                        58570768                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15774542                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               12355673                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16051956                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                216414                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6997384                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1026349                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4802                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             62228247                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              41834656                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           26333133                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 30531293                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                113870                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1053751                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1634319                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10281177                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        62228247                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4717720                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43270                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1258634                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43318                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    94079754                       # The number of ROB reads
system.cpu3.rob.rob_writes                   82393535                       # The number of ROB writes
system.cpu3.timesIdled                          15269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2240384                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                20731                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2319057                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              40619                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 47181                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2605573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5176529                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       118531                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70814                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2141332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2046960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4372755                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2117774                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2423298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931087                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1640176                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4426                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3246                       # Transaction distribution
system.membus.trans_dist::ReadExReq            174051                       # Transaction distribution
system.membus.trans_dist::ReadExResp           173884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2423301                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           241                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7773710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7773710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    225809216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               225809216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6399                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2605265                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2605265    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2605265                       # Request fanout histogram
system.membus.respLayer1.occupancy        13412898440                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9645852174                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1058                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          530                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10353665.094340                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   17657118.835407                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          530    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    115891000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            530                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    31719611500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5487442500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4540180                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4540180                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4540180                       # number of overall hits
system.cpu2.icache.overall_hits::total        4540180                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16655                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16655                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16655                       # number of overall misses
system.cpu2.icache.overall_misses::total        16655                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1034102494                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1034102494                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1034102494                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1034102494                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4556835                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4556835                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4556835                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4556835                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003655                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003655                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003655                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003655                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62089.612369                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62089.612369                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62089.612369                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62089.612369                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2626                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.049180                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15694                       # number of writebacks
system.cpu2.icache.writebacks::total            15694                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          961                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          961                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15694                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15694                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15694                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15694                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    958513495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    958513495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    958513495                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    958513495                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003444                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003444                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003444                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003444                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61075.155792                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61075.155792                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61075.155792                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61075.155792                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15694                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4540180                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4540180                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16655                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16655                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1034102494                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1034102494                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4556835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4556835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003655                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003655                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62089.612369                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62089.612369                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          961                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15694                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15694                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    958513495                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    958513495                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003444                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003444                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61075.155792                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61075.155792                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4997649                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15726                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           317.795307                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9129364                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9129364                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7445713                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7445713                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7445713                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7445713                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3554435                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3554435                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3554435                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3554435                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 230932077272                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 230932077272                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 230932077272                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 230932077272                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11000148                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11000148                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11000148                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11000148                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.323126                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.323126                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.323126                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.323126                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 64970.122473                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 64970.122473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 64970.122473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 64970.122473                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1833366                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20248                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21050                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            229                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    87.095772                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    88.419214                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496842                       # number of writebacks
system.cpu2.dcache.writebacks::total           496842                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3054182                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3054182                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3054182                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3054182                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500253                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500253                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500253                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500253                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31841922467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31841922467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31841922467                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31841922467                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.045477                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.045477                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.045477                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.045477                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 63651.637206                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63651.637206                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 63651.637206                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63651.637206                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496842                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5852842                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5852842                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2949833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2949833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 195593768500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 195593768500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8802675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8802675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.335106                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.335106                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 66306.726008                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66306.726008                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2560812                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2560812                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389021                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389021                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  25987496000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  25987496000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.044193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.044193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 66802.296020                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66802.296020                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1592871                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1592871                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       604602                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       604602                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  35338308772                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  35338308772                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197473                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197473                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.275135                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.275135                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58448.878389                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58448.878389                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       493370                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       493370                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111232                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111232                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   5854426467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5854426467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 52632.573963                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52632.573963                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17697                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17697                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          700                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          700                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28027500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28027500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.038050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.038050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 40039.285714                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 40039.285714                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          139                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          561                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          561                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18701000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18701000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.030494                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030494                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33335.115865                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33335.115865                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16858                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16858                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          783                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          783                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6427500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6427500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17641                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17641                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044385                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044385                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8208.812261                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8208.812261                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          774                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          774                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5727500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5727500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7399.870801                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7399.870801                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1062500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1062500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       988500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       988500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          654                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1284                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1284                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14810000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14810000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1938                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1938                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.662539                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.662539                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 11534.267913                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 11534.267913                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1283                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1283                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13526000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13526000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.662023                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.662023                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 10542.478566                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 10542.478566                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.405981                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7985538                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501036                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.938052                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.405981                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.981437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         22577257                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        22577257                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1138                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          570                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13898165.789474                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32310171.158586                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          570    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    215595500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            570                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    29285099500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7921954500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5005384                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5005384                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5005384                       # number of overall hits
system.cpu3.icache.overall_hits::total        5005384                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16548                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16548                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16548                       # number of overall misses
system.cpu3.icache.overall_misses::total        16548                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1034971000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1034971000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1034971000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1034971000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5021932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5021932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5021932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5021932                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003295                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003295                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003295                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003295                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62543.570220                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62543.570220                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62543.570220                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62543.570220                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1821                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.921053                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15486                       # number of writebacks
system.cpu3.icache.writebacks::total            15486                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1062                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1062                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1062                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1062                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15486                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15486                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15486                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15486                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    958797000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    958797000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    958797000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    958797000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003084                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003084                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003084                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003084                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61913.793103                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61913.793103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61913.793103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61913.793103                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15486                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5005384                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5005384                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16548                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16548                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1034971000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1034971000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5021932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5021932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003295                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003295                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62543.570220                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62543.570220                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1062                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15486                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15486                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    958797000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    958797000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003084                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003084                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61913.793103                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61913.793103                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5465432                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15518                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           352.199510                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10059350                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10059350                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6597844                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6597844                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6597844                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6597844                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3564461                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3564461                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3564461                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3564461                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 229075920197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 229075920197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 229075920197                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 229075920197                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10162305                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10162305                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10162305                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10162305                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.350753                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.350753                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.350753                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.350753                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 64266.636722                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 64266.636722                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 64266.636722                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 64266.636722                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1862354                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        26648                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            21340                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            342                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.270572                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.918129                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496041                       # number of writebacks
system.cpu3.dcache.writebacks::total           496041                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3064993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3064993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3064993                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3064993                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499468                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499468                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499468                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499468                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31308084964                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31308084964                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31308084964                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31308084964                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.049149                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.049149                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.049149                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.049149                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 62682.864496                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62682.864496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 62682.864496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62682.864496                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496041                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5223150                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5223150                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2927382                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2927382                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 190907003500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 190907003500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8150532                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8150532                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.359165                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.359165                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 65214.243819                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 65214.243819                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2539321                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2539321                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388061                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388061                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  25372094500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  25372094500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.047612                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047612                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 65381.717050                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65381.717050                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1374694                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1374694                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       637079                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       637079                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  38168916697                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  38168916697                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.316675                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.316675                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 59912.376168                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59912.376168                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       525672                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       525672                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111407                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111407                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   5935990464                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5935990464                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055378                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055378                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 53282.024146                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53282.024146                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          829                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          829                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     34033000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     34033000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.042350                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.042350                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 41053.075995                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 41053.075995                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          666                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          666                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     21430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     21430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.034023                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.034023                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32177.927928                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32177.927928                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17996                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17996                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          685                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          685                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5085500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5085500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18681                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18681                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.036668                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036668                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7424.087591                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7424.087591                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          674                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          674                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4473500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4473500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.036079                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.036079                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6637.240356                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6637.240356                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       891000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       891000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       829000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       829000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1369                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1369                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     16044999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     16044999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2020                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2020                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.677723                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.677723                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11720.233017                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11720.233017                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1367                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1367                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14675999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14675999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.676733                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.676733                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10735.917337                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10735.917337                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.316185                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7139641                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500355                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.269151                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.316185                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20905492                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20905492                       # Number of data accesses
system.cpu0.numPwrStateTransitions                270                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4244222.222222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10396187.934331                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          135    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     58512000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36634084000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    572970000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4074298                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4074298                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4074298                       # number of overall hits
system.cpu0.icache.overall_hits::total        4074298                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77854                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77854                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77854                       # number of overall misses
system.cpu0.icache.overall_misses::total        77854                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4450211995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4450211995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4450211995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4450211995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4152152                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4152152                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4152152                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4152152                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018750                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018750                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018750                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018750                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57160.993591                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57160.993591                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57160.993591                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57160.993591                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8653                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              216                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.060185                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72680                       # number of writebacks
system.cpu0.icache.writebacks::total            72680                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5144                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5144                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5144                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5144                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72710                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72710                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72710                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72710                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4145848995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4145848995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4145848995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4145848995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.017511                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017511                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.017511                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017511                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57018.965686                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57018.965686                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57018.965686                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57018.965686                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72680                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4074298                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4074298                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4450211995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4450211995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4152152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4152152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018750                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018750                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57160.993591                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57160.993591                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5144                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5144                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72710                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72710                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4145848995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4145848995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.017511                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017511                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57018.965686                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57018.965686                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.989883                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4148511                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72741                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            57.031262                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.989883                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999684                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999684                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8377013                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8377013                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8201470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8201470                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8201470                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8201470                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3832572                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3832572                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3832572                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3832572                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 247117844153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 247117844153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 247117844153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 247117844153                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12034042                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12034042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12034042                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12034042                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.318478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.318478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.318478                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.318478                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64478.330519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64478.330519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64478.330519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64478.330519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2891475                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14458                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            48678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            179                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.400037                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.770950                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550837                       # number of writebacks
system.cpu0.dcache.writebacks::total           550837                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3279013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3279013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3279013                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3279013                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553559                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  35729748718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  35729748718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  35729748718                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  35729748718                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045999                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64545.511351                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64545.511351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64545.511351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64545.511351                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550837                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6282662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6282662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2982018                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2982018                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 195841647000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 195841647000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      9264680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9264680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.321870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.321870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65674.200156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65674.200156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2577174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2577174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  27047026000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  27047026000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.043698                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043698                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 66808.513897                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66808.513897                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1918808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1918808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       850554                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       850554                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  51276197153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  51276197153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769362                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769362                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.307130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.307130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60285.645771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60285.645771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       701839                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       701839                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148715                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148715                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8682722718                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8682722718                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58384.982806                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58384.982806                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24892500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24892500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.063057                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.063057                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21835.526316                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21835.526316                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14769.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14769.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16032                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16032                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1518                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1518                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21233000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21233000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086496                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086496                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13987.483531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13987.483531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1511                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1511                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19728000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19728000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086097                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086097                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 13056.254136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13056.254136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1352                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1352                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          727                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          727                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9402999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9402999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2079                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2079                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.349687                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.349687                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12933.973865                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12933.973865                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          725                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          725                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8673499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8673499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.348725                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.348725                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11963.446897                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11963.446897                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.920523                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8792306                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553285                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.891098                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.920523                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997516                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997516                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24696753                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24696753                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               34438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              235546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7598                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              227865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              228239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7628                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              226224                       # number of demand (read+write) hits
system.l2.demand_hits::total                   975181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              34438                       # number of overall hits
system.l2.overall_hits::.cpu0.data             235546                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7598                       # number of overall hits
system.l2.overall_hits::.cpu1.data             227865                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7643                       # number of overall hits
system.l2.overall_hits::.cpu2.data             228239                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7628                       # number of overall hits
system.l2.overall_hits::.cpu3.data             226224                       # number of overall hits
system.l2.overall_hits::total                  975181                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             38239                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            313746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            267219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            269213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            270402                       # number of demand (read+write) misses
system.l2.demand_misses::total                1183119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            38239                       # number of overall misses
system.l2.overall_misses::.cpu0.data           313746                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8391                       # number of overall misses
system.l2.overall_misses::.cpu1.data           267219                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8051                       # number of overall misses
system.l2.overall_misses::.cpu2.data           269213                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7858                       # number of overall misses
system.l2.overall_misses::.cpu3.data           270402                       # number of overall misses
system.l2.overall_misses::total               1183119                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3652990395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  32186392371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    875455920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  27890291034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    838181426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  28522708546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    839215925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  28010273634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     122815509251                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3652990395                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  32186392371                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    875455920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  27890291034                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    838181426                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  28522708546                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    839215925                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  28010273634                       # number of overall miss cycles
system.l2.overall_miss_latency::total    122815509251                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          549292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2158300                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         549292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2158300                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.526150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.571183                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.524798                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.539745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.512999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.541184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.507426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.544478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.548172                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.526150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.571183                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.524798                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.539745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.512999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.541184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.507426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.544478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.548172                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95530.489683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102587.419030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104332.727923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104372.410023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 104108.983480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105948.481485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 106797.648893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103587.523887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103806.556442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95530.489683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102587.419030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104332.727923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104372.410023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 104108.983480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105948.481485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 106797.648893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103587.523887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103806.556442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1044988                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     60209                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.356010                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    877623                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931087                       # number of writebacks
system.l2.writebacks::total                    931087                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         111060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          85985                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2922                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          86452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2955                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          90192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              383075                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        111060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         85985                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2922                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         86452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2955                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         90192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             383075                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       202686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       181234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       182761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       180210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            800044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       202686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       181234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       182761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       180210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1825505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2625549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3227000907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  22390729444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    551487949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  20307766098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    508288957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  20678825120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    502940955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  20292559205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  88459598635                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3227000907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  22390729444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    551487949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  20307766098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    508288957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  20678825120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    502940955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  20292559205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 173501863865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 261961462500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.517096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.368995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.346488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.366067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.326813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.367394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.316609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.362869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370682                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.517096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.368995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.346488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.366067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.326813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.367394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.316609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.362869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.216489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85867.882893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110470.034655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 99546.561191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112052.738989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 99100.985962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113146.815349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 102578.208240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112605.067449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110568.417031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85867.882893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110470.034655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 99546.561191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112052.738989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 99100.985962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113146.815349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 102578.208240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112605.067449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95043.214817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99773.975843                       # average overall mshr miss latency
system.l2.replacements                        4635962                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1160020                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1160020                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1160020                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1160020                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1825505                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1825505                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 173501863865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 173501863865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95043.214817                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95043.214817                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  360                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                672                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1968500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       516000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       684000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3861500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1032                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.591837                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.547794                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.651163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11579.411765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2541.871921                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4590.604027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         4620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5746.279762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          169                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3534500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4091000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3095000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3312500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14033000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.954802                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.588921                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.536765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.620833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.645349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20914.201183                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20252.475248                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21198.630137                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22231.543624                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21070.570571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            76                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                286                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          509                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              744                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3909999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       492000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       769499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       393000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5564498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          559                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1030                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.910555                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.417989                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.522013                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.593496                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722330                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7681.726916                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6227.848101                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  9271.072289                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5383.561644                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7479.163978                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          509                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           82                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          742                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10189500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1623000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1871500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1469000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15153000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.910555                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.412698                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.515723                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.593496                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.720388                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20018.664047                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22823.170732                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20123.287671                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20421.832884                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            67315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            64257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            64347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            63721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                259640                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          79636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          46162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          46144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          46926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218868                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7678850378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5012837894                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4991739913                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   5078448419                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22761876604                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       146951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            478508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.541922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.418062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.417627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.424105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.457397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96424.360566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108592.303063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 108177.442636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 108222.486873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103998.193450                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29832                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4514                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4380                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6609                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        49804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        41648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        41764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        40317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5112595391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4340661905                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4315514923                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4311158929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18079931148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.338916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.377181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.377986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.364375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.362654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102654.312726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104222.577435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103330.976990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106931.540764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104187.279353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         34438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              57307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        38239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            62539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3652990395                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    875455920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    838181426                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    839215925                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6205843666                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.526150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.524798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.512999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.507426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.521828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95530.489683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104332.727923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 104108.983480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 106797.648893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99231.578151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          658                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2851                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2922                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2955                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9386                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3227000907                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    551487949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    508288957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    502940955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4789718768                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.517096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.346488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.326813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.316609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.443511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85867.882893                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99546.561191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 99100.985962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 102578.208240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90111.917822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       168231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       163608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       163892                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       162503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            658234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       234110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       221057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       223069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       223476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          901712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  24507541993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22877453140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  23530968633                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  22931825215                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  93847788981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       385979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.581870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.574674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.576464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.578985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.578041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104683.875072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103491.195212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 105487.399114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102614.263791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104077.342856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        81228                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81471                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        82072                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        83583                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       328354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       152882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       140997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       139893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       573358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  17278134053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15967104193                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  16363310197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15981400276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65589948719                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.379981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.362877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.364370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.362437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.367550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113016.143516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114389.008876                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116054.314610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114240.171245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114396.151652                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          220                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               252                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          632                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             719                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     31288000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       205998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       128998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       410499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     32033495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          852                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           971                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.741784                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.783784                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.809524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.740474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 49506.329114                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8583.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4448.206897                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 12073.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 44552.844228                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          489                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          499                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          143                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          220                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3117978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       390500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       525500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       593000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4626978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.167840                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.729730                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.226571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21804.041958                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19525                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19462.962963                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19766.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21031.718182                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999037                       # Cycle average of tags in use
system.l2.tags.total_refs                     5672141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4636756                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.223299                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.465014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.915732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.436423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.117595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.932850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.106711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.904331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.093619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.868014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.158746                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.038069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.471230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38715148                       # Number of tag accesses
system.l2.tags.data_accesses                 38715148                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2405184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      12995264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        354624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      11601408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        328320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      11699008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        313792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      11535872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    114986176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166219648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2405184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       354624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       328320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       313792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3401920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59589568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59589568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         203051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         181272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         182797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         180248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1796659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2597182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         64643226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        349268824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9531096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        311806681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8824133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        314429839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8433670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        310045294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3090440216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4467422978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     64643226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9531096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8824133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8433670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91432125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1601566413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1601566413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1601566413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        64643226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       349268824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9531096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       311806681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8824133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       314429839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8433670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       310045294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3090440216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6068989391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    199640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    180023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    181548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    179144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1794698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093839750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54724                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54723                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4173647                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             882167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2597185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931087                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2597185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8976                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2255                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            147257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            178772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            157294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            193766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            161102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            169345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            152742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            159973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            152765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           158147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           150740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           156169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           149032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           147720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 123340934669                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12941045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171869853419                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47654.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66404.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1988963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  851924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2597185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  232598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  281323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  251253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  225750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  204592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  171972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  141674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  114282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   94674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 101868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 180481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 214298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  24243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  54137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  58751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  61598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  57220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       676152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.898591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.672312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.801631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       128511     19.01%     19.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       238117     35.22%     54.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       150716     22.29%     76.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21143      3.13%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14786      2.19%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7149      1.06%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7663      1.13%     84.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5606      0.83%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102461     15.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       676152                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.293332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.840269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.424095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27871     50.93%     50.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         16033     29.30%     80.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          5901     10.78%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         2185      3.99%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          705      1.29%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          562      1.03%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          410      0.75%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          305      0.56%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          240      0.44%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          189      0.35%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          130      0.24%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           81      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           51      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           31      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           13      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54723                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.973120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.848486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.303560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42449     77.57%     77.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1223      2.23%     79.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2364      4.32%     84.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2320      4.24%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1890      3.45%     91.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1405      2.57%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1023      1.87%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              686      1.25%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              403      0.74%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              255      0.47%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              148      0.27%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              112      0.20%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               85      0.16%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               80      0.15%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               72      0.13%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               75      0.14%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               42      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               31      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               20      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               21      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54724                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              165645376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  574464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59445120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166219840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59589568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4451.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1597.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4467.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1601.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        47.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37207025500                       # Total gap between requests
system.mem_ctrls.avgGap                      10545.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2405248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12776960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       354624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     11521472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       328320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     11619072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       313792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     11465216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    114860672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59445120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 64644946.090061306953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 343401549.609383165836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9531095.904556162655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 309658270.713935017586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8824133.187217669562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 312281429.215008497238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8433669.593943126500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 308146299.354955613613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3087067092.170210361481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1597684138.066937446594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       203051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       181272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       182797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       180248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1796661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931087                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1663745613                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13949906650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    318075649                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  12757257448                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    291966597                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  13062611837                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    296047844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  12780952636                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 116749289145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1016597714740                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44269.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68701.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57404.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70376.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56913.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71459.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     60380.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70907.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64981.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1091839.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2336964840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1242133860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9004139760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2411577360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2937364560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16765204800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        169441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        34866826620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        937.102589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    256639424                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1242540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35707874576                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2490760440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1323862980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9475672500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2436941340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2937364560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16718750940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        208560480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35591913240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        956.590469                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    358511619                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1242540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35606002381                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                974                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          488                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean         9560875                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13159824.273149                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          488    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        82500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68679500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            488                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32541347000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4665707000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4005991                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4005991                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4005991                       # number of overall hits
system.cpu1.icache.overall_hits::total        4005991                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16833                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16833                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16833                       # number of overall misses
system.cpu1.icache.overall_misses::total        16833                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1068082997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1068082997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1068082997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1068082997                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4022824                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4022824                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4022824                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4022824                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004184                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004184                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004184                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004184                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63451.731539                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63451.731539                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63451.731539                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63451.731539                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1700                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.589744                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15989                       # number of writebacks
system.cpu1.icache.writebacks::total            15989                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          844                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          844                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          844                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          844                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15989                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15989                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    996483998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    996483998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    996483998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    996483998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003975                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003975                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62323.097004                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62323.097004                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62323.097004                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62323.097004                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15989                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4005991                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4005991                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1068082997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1068082997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4022824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4022824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004184                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63451.731539                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63451.731539                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          844                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          844                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    996483998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    996483998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62323.097004                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62323.097004                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4170328                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16021                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           260.303851                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8061637                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8061637                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7850296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7850296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7850296                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7850296                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3553025                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3553025                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3553025                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3553025                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 225304973752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 225304973752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 225304973752                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 225304973752                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11403321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11403321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11403321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11403321                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.311578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.311578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.311578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.311578                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63412.155488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63412.155488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63412.155488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63412.155488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1753922                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        11574                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19741                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            173                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.846664                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.901734                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494255                       # number of writebacks
system.cpu1.dcache.writebacks::total           494255                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3055394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3055394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3055394                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3055394                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497631                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497631                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31198494969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31198494969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31198494969                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31198494969                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043639                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043639                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043639                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043639                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62694.034272                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62694.034272                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62694.034272                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62694.034272                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494255                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6095596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6095596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2944812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2944812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 189672379000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189672379000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9040408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9040408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.325739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.325739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64408.994190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64408.994190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2558325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2558325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  25324009000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  25324009000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.042751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65523.572591                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65523.572591                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1754700                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1754700                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       608213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       608213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  35632594752                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35632594752                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.257400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.257400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 58585.717096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58585.717096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       497069                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       497069                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111144                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111144                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5874485969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5874485969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52854.728721                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52854.728721                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17452                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17452                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          732                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          732                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     32574000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     32574000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.040255                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.040255                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        44500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          189                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          189                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          543                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          543                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21532500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21532500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029861                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029861                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 39654.696133                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39654.696133                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          792                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          792                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6316000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6316000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.045408                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.045408                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7974.747475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7974.747475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5601000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5601000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.044892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7153.256705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7153.256705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       950500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       950500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       882500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       882500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1186                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1186                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     15198999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     15198999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1849                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1849                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.641428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.641428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12815.344857                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12815.344857                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     14012999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     14012999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.641428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.641428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11815.344857                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11815.344857                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.459183                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8387176                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498352                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.829823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.459183                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983099                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983099                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23379912                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23379912                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  37207054000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1690156                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1869532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1219379                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3704875                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2764626                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4762                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3532                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8294                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          210                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           481441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          481441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119878                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1570290                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          971                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          971                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1657629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1490097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1497662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1495286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6500247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9302848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70408576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2046592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63317760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2008832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63634816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1982208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63530688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276232320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7420345                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60455168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9600828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.251847                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.506653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7396360     77.04%     77.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2085269     21.72%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44927      0.47%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  54267      0.57%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20005      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9600828                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4360542751                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         754287912                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24998504                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753297340                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24707929                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         831842441                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109368145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         750196444                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25381548                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
