Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun May 15 20:48:49 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   200         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1237)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (550)
5. checking no_input_delay (29)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1237)
---------------------------
 There are 180 register/latch pins with no clock driven by root clock pin: m_fpga_clk (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT3_UD_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_mode_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (550)
--------------------------------------------------
 There are 550 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  586          inf        0.000                      0                  586           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           586 Endpoints
Min Delay           586 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.607ns  (logic 5.184ns (35.492%)  route 9.423ns (64.508%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  s_clk_g/O
                         net (fo=2, routed)           3.266     4.787    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.911 r  clk_gen/CNT0/m_adc_clk_OBUF_inst_i_1/O
                         net (fo=31, routed)          6.156    11.067    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.539    14.607 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.607    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.924ns  (logic 5.134ns (36.876%)  route 8.789ns (63.124%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[7]/C
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  main_ctrl/s_hot_reg[7]/Q
                         net (fo=18, routed)          1.188     1.706    main_ctrl/s_hot_reg_n_0_[7]
    SLICE_X74Y106        LUT4 (Prop_lut4_I3_O)        0.150     1.856 f  main_ctrl/s_hot[5]_i_2/O
                         net (fo=4, routed)           0.661     2.516    main_ctrl/s_hot[5]_i_2_n_0
    SLICE_X76Y107        LUT6 (Prop_lut6_I4_O)        0.328     2.844 r  main_ctrl/s_hot[5]_i_1/O
                         net (fo=2, routed)           0.825     3.670    main_ctrl/s_hot[5]_i_1_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.794 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.993     4.786    main_ctrl/m_debug_led_OBUF[2]_inst_i_5_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.910 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.123    10.033    m_debug_led_OBUF[2]
    B24                  OBUF (Prop_obuf_I_O)         3.890    13.924 r  m_debug_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.924    m_debug_led[2]
    B24                                                               r  m_debug_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.400ns  (logic 4.680ns (34.924%)  route 8.720ns (65.076%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  s_clk_g/O
                         net (fo=2, routed)           3.266     4.787    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.911 r  clk_gen/CNT0/m_adc_clk_OBUF_inst_i_1/O
                         net (fo=31, routed)          5.453    10.365    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         3.035    13.400 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.400    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.294ns  (logic 4.589ns (34.521%)  route 8.705ns (65.479%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[12]/C
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC_LATCH/latched_input_reg[12]/Q
                         net (fo=3, routed)           1.139     1.657    PC_LATCH/Q[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I4_O)        0.124     1.781 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.959     3.740    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I2_O)        0.152     3.892 r  PC_LATCH/m_debug_header_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.607     9.499    m_debug_header_OBUF[4]
    F18                  OBUF (Prop_obuf_I_O)         3.795    13.294 r  m_debug_header_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.294    m_debug_header[4]
    F18                                                               r  m_debug_header[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m_debug_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.255ns  (logic 4.912ns (37.057%)  route 8.343ns (62.943%))
  Logic Levels:           6  (FDSE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDSE                         0.000     0.000 r  main_ctrl/s_hot_reg[0]/C
    SLICE_X76Y108        FDSE (Prop_fdse_C_Q)         0.518     0.518 f  main_ctrl/s_hot_reg[0]/Q
                         net (fo=18, routed)          0.860     1.378    main_ctrl/Q[0]
    SLICE_X75Y108        LUT2 (Prop_lut2_I0_O)        0.124     1.502 f  main_ctrl/m_debug_led_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           0.632     2.134    main_ctrl/m_debug_led_OBUF[2]_inst_i_3_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I4_O)        0.124     2.258 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_4/O
                         net (fo=7, routed)           1.002     3.259    main_ctrl/debug0__0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.383 r  main_ctrl/m_debug_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.844     4.228    main_ctrl/m_debug_led_OBUF[1]_inst_i_2_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.352 r  main_ctrl/m_debug_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.005     9.357    m_debug_led_OBUF[1]
    B21                  OBUF (Prop_obuf_I_O)         3.898    13.255 r  m_debug_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.255    m_debug_led[1]
    B21                                                               r  m_debug_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.212ns  (logic 4.909ns (37.154%)  route 8.303ns (62.846%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[6]/C
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  main_ctrl/s_hot_reg[6]/Q
                         net (fo=24, routed)          1.049     1.567    main_ctrl/p_0_in
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     1.691 f  main_ctrl/m_debug_led_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.808     2.499    main_ctrl/m_debug_led_OBUF[2]_inst_i_9_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_8/O
                         net (fo=2, routed)           0.652     3.275    main_ctrl/m_debug_led_OBUF[2]_inst_i_8_n_0
    SLICE_X75Y108        LUT6 (Prop_lut6_I3_O)        0.124     3.399 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.655     4.054    main_ctrl/m_debug_led_OBUF[0]_inst_i_2_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.139     9.317    m_debug_led_OBUF[0]
    B22                  OBUF (Prop_obuf_I_O)         3.895    13.212 r  m_debug_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.212    m_debug_led[0]
    B22                                                               r  m_debug_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.193ns  (logic 4.548ns (34.477%)  route 8.644ns (65.523%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[12]/C
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC_LATCH/latched_input_reg[12]/Q
                         net (fo=3, routed)           1.139     1.657    PC_LATCH/Q[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I4_O)        0.124     1.781 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.967     3.748    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I3_O)        0.146     3.894 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           5.538     9.432    m_debug_header_OBUF[11]
    F19                  OBUF (Prop_obuf_I_O)         3.760    13.193 r  m_debug_header_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.193    m_debug_header[11]
    F19                                                               r  m_debug_header[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.042ns  (logic 4.346ns (33.323%)  route 8.696ns (66.677%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[12]/C
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC_LATCH/latched_input_reg[12]/Q
                         net (fo=3, routed)           1.139     1.657    PC_LATCH/Q[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I4_O)        0.124     1.781 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.959     3.740    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I2_O)        0.124     3.864 r  PC_LATCH/m_debug_header_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.598     9.462    m_debug_header_OBUF[3]
    A17                  OBUF (Prop_obuf_I_O)         3.580    13.042 r  m_debug_header_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.042    m_debug_header[3]
    A17                                                               r  m_debug_header[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.962ns  (logic 4.334ns (33.435%)  route 8.628ns (66.565%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[12]/C
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC_LATCH/latched_input_reg[12]/Q
                         net (fo=3, routed)           1.139     1.657    PC_LATCH/Q[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I4_O)        0.124     1.781 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.389     3.171    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X75Y106        LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  PC_LATCH/m_debug_header_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           6.100     9.394    m_debug_led_OBUF[4]
    F17                  OBUF (Prop_obuf_I_O)         3.568    12.962 r  m_debug_header_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.962    m_debug_header[5]
    F17                                                               r  m_debug_header[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.822ns  (logic 4.538ns (35.393%)  route 8.284ns (64.607%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[12]/C
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC_LATCH/latched_input_reg[12]/Q
                         net (fo=3, routed)           1.139     1.657    PC_LATCH/Q[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I4_O)        0.124     1.781 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.528     3.309    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X74Y108        LUT5 (Prop_lut5_I4_O)        0.146     3.455 r  PC_LATCH/m_debug_header_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           5.617     9.072    m_debug_header_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         3.750    12.822 r  m_debug_header_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.822    m_debug_header[7]
    D18                                                               r  m_debug_header[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_gen/CNT0/s_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE                         0.000     0.000 r  clk_gen/s_data_reg[2]/C
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.113     0.254    clk_gen/CNT0/Q[2]
    SLICE_X83Y102        FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_gen/CNT0/s_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.400%)  route 0.123ns (46.600%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE                         0.000     0.000 r  clk_gen/s_data_reg[7]/C
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.123     0.264    clk_gen/CNT0/Q[7]
    SLICE_X82Y105        FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_gen/CNT0/s_REG_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE                         0.000     0.000 r  clk_gen/s_data_reg[3]/C
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_gen/s_data_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    clk_gen/CNT0/Q[3]
    SLICE_X85Y104        FDCE                                         r  clk_gen/CNT0/s_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCRAM_CTRL/counter/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCRAM_CTRL/counter/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.109%)  route 0.100ns (34.891%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE                         0.000     0.000 r  PCRAM_CTRL/counter/cnt_reg[6]/C
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCRAM_CTRL/counter/cnt_reg[6]/Q
                         net (fo=7, routed)           0.100     0.241    PCRAM_CTRL/counter/cnt_reg[10]_0[6]
    SLICE_X76Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  PCRAM_CTRL/counter/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.286    PCRAM_CTRL/counter/cnt[8]_i_1__0_n_0
    SLICE_X76Y102        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_gen/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.633%)  route 0.159ns (55.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE                         0.000     0.000 r  clk_gen/FSM_onehot_state_reg[4]/C
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clk_gen/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.159     0.287    clk_gen/FSM_onehot_state_reg_n_0_[4]
    SLICE_X85Y107        FDRE                                         r  clk_gen/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            clk_gen/s_wr_b_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDSE                         0.000     0.000 r  clk_gen/FSM_onehot_state_reg[1]/C
    SLICE_X84Y107        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  clk_gen/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.082     0.246    clk_gen/Q[0]
    SLICE_X85Y107        LUT6 (Prop_lut6_I4_O)        0.045     0.291 r  clk_gen/s_wr_b_i_1/O
                         net (fo=1, routed)           0.000     0.291    clk_gen/s_wr_b_i_1_n_0
    SLICE_X85Y107        FDSE                                         r  clk_gen/s_wr_b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_ctrl/len_latch/latched_input_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.227%)  route 0.151ns (51.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE                         0.000     0.000 r  IN_LATCH/latched_input_reg[6]/C
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN_LATCH/latched_input_reg[6]/Q
                         net (fo=2, routed)           0.151     0.292    main_ctrl/len_latch/latched_input_reg[7]_0[6]
    SLICE_X81Y104        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.970%)  route 0.153ns (52.030%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X81Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.153     0.294    clk_gen/CNT0/s_mode
    SLICE_X82Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.970%)  route 0.153ns (52.030%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X81Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.153     0.294    clk_gen/CNT0/s_mode
    SLICE_X82Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.970%)  route 0.153ns (52.030%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X81Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.153     0.294    clk_gen/CNT0/s_mode
    SLICE_X82Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[13]/CE
  -------------------------------------------------------------------    -------------------





