/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2010 Broadcom Corporation                                                         */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*                                                                                              */
/*     Date     : Generated on 09/22/2010 18:51:24                                   */
/*     RDB file : //ATHENA/                                                                    */
/************************************************************************************************/

/**** ARM ****/
#define BMARBH_BASE_ADDR          0x08010000 /* brcm_rdb_mharb.h */
#define BMARBL_BASE_ADDR          0x08018000 /* brcm_rdb_mlarb.h */
#define DMAC_BASE_ADDR            0x08020000 /* brcm_rdb_dmac.h */
#define LCDC_BASE_ADDR            0x08030000 /* brcm_rdb_lcdc.h */
#define MPHI_BASE_ADDR            0x08050000 /* brcm_rdb_mphi.h */
#define MP_BASE_ADDR              0x08070000 /* brcm_rdb_mp.h */
#define NVSRAM_BASE_ADDR          0x08090000 /* brcm_rdb_nvsram.h */
#define DP_BASE_ADDR              0x080A0000 /* brcm_rdb_datapacker.h */
#define DES_BASE_ADDR             0x080B0000 /* brcm_rdb_des.h */
#define SDIO1_BASE_ADDR           0x08110000 /* brcm_rdb_sdhost_ss.h */
#define SDIO2_BASE_ADDR           0x08120000 /* brcm_rdb_sdhost_ss.h */
#define CLK_BASE_ADDR             0x08140000 /* brcm_rdb_clk.h */
#define CIPHER_BASE_ADDR          0x08150000 /* brcm_rdb_cipher.h */
#define CRC_BASE_ADDR             0x08180000 /* brcm_rdb_crc.h */
#define VIDEO_DEC_BASE_ADDR       0x081A0000 /* brcm_rdb_decoderh264.h */
#define VIDEO_ENC_BASE_ADDR       0x081A8000 /* brcm_rdb_encoderh264.h */
#define ECT0_CTI0_BASE_ADDR       0x081C0000 /* brcm_rdb_ect.h */
#define ECT0_CTI1_BASE_ADDR       0x081C1000 /* brcm_rdb_ect.h */
#define ECT1_CTI0_BASE_ADDR       0x081C2000 /* brcm_rdb_ect.h */
#define ECT1_CTI1_BASE_ADDR       0x081C3000 /* brcm_rdb_ect.h */
#define HSOTG_BASE_ADDR           0x08200000 /* brcm_rdb_hsotg.h */
#define HSOTG_CTRL_BASE_ADDR      0x08280000 /* brcm_rdb_hsotg_ctrl.h */
#define FSHOST_BASE_ADDR          0x08300000 /* brcm_rdb_fshost.h */
#define FSHOST_CTRL_BASE_ADDR     0x08380000 /* brcm_rdb_fshost_ctrl.h */
#define SDIO3_BASE_ADDR           0x08400000 /* brcm_rdb_sdhost_ss.h */
#define EMI_BASE_ADDR             0x08420000 /* brcm_rdb_emi.h */
#define CAM_BASE_ADDR             0x08440000 /* brcm_rdb_camintf.h */
#define HUCM_BASE_ADDR            0x08480000 /* brcm_rdb_hucm.h */
#define DSI_BASE_ADDR             0x084A0000 /* brcm_rdb_dsi.h */
#define L210_BASE_ADDR            0x084A1000 /* brcm_rdb_l210.h */
#define SLPTMR_BASE_ADDR          0x08800000 /* brcm_rdb_slptimer.h */
#define SLPTMR2_BASE_ADDR         0x08800100 /* brcm_rdb_slptimer.h */
#define INTC_BASE_ADDR            0x08810000 /* brcm_rdb_intc.h */
#define UARTA_BASE_ADDR           0x08820000 /* brcm_rdb_uarta.h */
#define UARTB_BASE_ADDR           0x08821000 /* brcm_rdb_uartb.h */
#define UARTC_BASE_ADDR           0x08822000 /* brcm_rdb_uartc.h */
#define AUXADC_BASE_ADDR          0x08830020 /* brcm_rdb_auxadc.h */
#define GPTIMER_BASE_ADDR         0x08830100 /* brcm_rdb_gptimers.h */
#define BB2PMU_ADCSYNC_BASE_ADDR  0x08830200 /* brcm_rdb_bb2pmu_adcsync.h */
#define SIMI_BASE_ADDR            0x08860000 /* brcm_rdb_simi.h */
#define SCLKCAL_BASE_ADDR         0x08870010 /* brcm_rdb_sclkcal.h */
#define SYSCFG_BASE_ADDR          0x08880000 /* brcm_rdb_syscfg.h */
#define GEA_BASE_ADDR             0x08890000 /* brcm_rdb_gea.h */
#define WATCHDOG_BASE_ADDR        0x088A0000 /* brcm_rdb_wti.h */
#define BSC1_BASE_ADDR            0x088A0000 /* brcm_rdb_i2c_mm_hs.h */
#define WATCHDOG2_BASE_ADDR       0x088A0010 /* brcm_rdb_wti.h */
#define BSC2_BASE_ADDR            0x088B0000 /* brcm_rdb_i2c_mm_hs.h */
#define I2S_BASE_ADDR             0x088C0000 /* brcm_rdb_i2s.h */
#define GPIO_BASE_ADDR            0x088CE000 /* brcm_rdb_gpio.h */
#define KEYPAD_BASE_ADDR          0x088CE000 /* brcm_rdb_keypad.h */
#define SPI_BASE_ADDR             0x088D0000 /* brcm_rdb_spi.h */
#define SOFTRST_BASE_ADDR         0x088E0000 /* brcm_rdb_softrst.h */
#define BSC3_BASE_ADDR            0x088F0000 /* brcm_rdb_i2c_mm_hs.h */
#define MSPRO_BASE_ADDR           0x08900000 /* brcm_rdb_mspro.h */
#define AUXMIC_BASE_ADDR          0x08911000 /* brcm_rdb_auxmic.h */
#define SPI2_BASE_ADDR            0x08920000 /* brcm_rdb_spi.h */
#define SIMI2_BASE_ADDR           0x08930000 /* brcm_rdb_simi.h */
#define PWM_BASE_ADDR             0x08940000 /* brcm_rdb_pwm_top.h */
#define V3D_BASE_ADDR             0x08950000 /* brcm_rdb_v3d.h */
#define PWRWDOG_BASE_ADDR         0x08960000 /* brcm_rdb_pwrwdog.h */
#define HTM0_BASE_ADDR            0x08C00000 /* brcm_rdb_htm.h */
#define HTM1_BASE_ADDR            0x08C01000 /* brcm_rdb_htm.h */
#define TFUNNEL_BASE_ADDR         0x08C02000 /* brcm_rdb_cstf.h */
#define TPIU_BASE_ADDR            0x08C03000 /* brcm_rdb_cstpiu.h */
#define APS_ETM_BASE_ADDR         0x08C04000 /* brcm_rdb_etm.h */
#define MDM_ETM_BASE_ADDR         0x08C05000 /* brcm_rdb_etm.h */
#define CRYPTO_BASE_ADDR          0x0C080000 /* brcm_rdb_crypto.h */
#define PKA_BASE_ADDR             0x0C0C8000 /* brcm_rdb_pka.h */
#define OTP_BASE_ADDR             0x0C0C9000 /* brcm_rdb_otp.h */
#define RNG_BASE_ADDR             0x0C0CA000 /* brcm_rdb_rng.h */

/**** WCDMA ****/
#define WCDMACM_BASE_ADDR         0x08168000 /* brcm_rdb_combiner.h */
#define WCDMAMPD0_15_BASE_ADDR    0x08168400 /* brcm_rdb_mpdxx_apb.h */
#define WCDMAMPD0_30_BASE_ADDR    0x08168500 /* brcm_rdb_mpdxx_apb.h */
#define WCDMASSYNC_BASE_ADDR      0x08168C00 /* brcm_rdb_ssync_apb.h */
#define WCDMAPSYNC_BASE_ADDR      0x08169000 /* brcm_rdb_psync_for_10ppm.h */
#define WCDMATX_BASE_ADDR         0x08169100 /* brcm_rdb_tx.h */
#define WCDMAFNGMUX_BASE_ADDR     0x08169200 /* brcm_rdb_rake_fng_top.h */
#define WCDMARXBIT_BASE_ADDR      0x08169280 /* brcm_rdb_rxbitlevel.h */
#define WCDMARXDEINT_BASE_ADDR    0x08169300 /* brcm_rdb_deinterleaver.h */
#define WCDMAAGC_BASE_ADDR        0x08169380 /* brcm_rdb_rf_interface_block1_top.h */
#define WCDMATWIF_BASE_ADDR       0x08169400 /* brcm_rdb_rf_interface_block5_top.h */
#define WCDMASTTD_BASE_ADDR       0x08169480 /* brcm_rdb_sttd_apb.h */
#define WCDMAAFC_BASE_ADDR        0x08169500 /* brcm_rdb_afc_top.h */
#define WCDMATNYRAKE_1_BASE_ADDR  0x08169600 /* brcm_rdb_tiny_fng_core_top.h */
#define WCDMATNYRAKE_2_BASE_ADDR  0x08169700 /* brcm_rdb_tiny_fng_core_top.h */
#define WCDMATNYRAKE_3_BASE_ADDR  0x08169800 /* brcm_rdb_tiny_fng_core_top.h */
#define WCDMATNYCTRL_BASE_ADDR    0x08169900 /* brcm_rdb_rake_tiny_fng_top.h */
#define WCDMASCRAMXY_BASE_ADDR    0x08169980 /* brcm_rdb_sc_xy_state_derive.h */
#define WCDMABBRX_BASE_ADDR       0x08169A00 /* brcm_rdb_bbrx.h */
#define WCDMAPRISM_BASE_ADDR      0x08169B00 /* brcm_rdb_prism.h */
#define WCDMACPP_BASE_ADDR        0x08169C00 /* brcm_rdb_cpp_cluster.h */
#define WCDMACPCHARQ_BASE_ADDR    0x08169E00 /* brcm_rdb_cpc_harq.h */
#define WCDMAMC_BASE_ADDR         0x08169F00 /* brcm_rdb_master_timer.h */
#define WCDMASPINCLK1_BASE_ADDR   0x08169F80 /* brcm_rdb_modem_clocks_part_1.h */
#define WCDMASPINCLK2_BASE_ADDR   0x08169FC0 /* brcm_rdb_modem_clocks_part_2.h */
#define WCDMAHTDM_BASE_ADDR       0x0816A100 /* brcm_rdb_hsdpa_turbo_decoder_module.h */
#define WCDMASCCH_BASE_ADDR       0x0816A200 /* brcm_rdb_hs_scch.h */
#define WCDMAHARQ_BASE_ADDR       0x0816A300 /* brcm_rdb_harq.h */
#define WCDMATNYRAKE_4_BASE_ADDR  0x0816A400 /* brcm_rdb_tiny_fng_core_top.h */
#define WCDMATNYRAKE_5_BASE_ADDR  0x0816A500 /* brcm_rdb_tiny_fng_core_top.h */
#define WCDMATNYRAKE_6_BASE_ADDR  0x0816A600 /* brcm_rdb_tiny_fng_core_top.h */
#define WCDMARFIC_BASE_ADDR       0x0816A780 /* brcm_rdb_rfic_mst.h */
#define WCDMARFICBUFF_BASE_ADDR   0x0816A800 /* brcm_rdb_rfic_reg_file.h */
#define WCDMAMPD1_15_BASE_ADDR    0x0816AA00 /* brcm_rdb_mpdxx_apb.h */
#define WCDMAMPD1_30_BASE_ADDR    0x0816AB00 /* brcm_rdb_mpdxx_apb.h */
#define WCDMASCHED_BASE_ADDR      0x0816AC00 /* brcm_rdb_rfic_scheduler.h */
#define WCDMABBRFTX_BASE_ADDR     0x0816AE00 /* brcm_rdb_bb_tx_filters_and_2091_if.h */
#define WCDMARXADC_BASE_ADDR      0x0816B000 /* brcm_rdb_rf_interface_block2_top.h */
#define WCDMAGP_BASE_ADDR         0x0816B080 /* brcm_rdb_rf_interface_block3_top.h */
#define WCDMAPDM_BASE_ADDR        0x0816B100 /* brcm_rdb_pdm_top.h */
#define WCDMATXDAC_BASE_ADDR      0x0816B180 /* brcm_rdb_rf_interface_block4_top.h */
#define WCDMAGPTIMER_BASE_ADDR    0x0816C000 /* brcm_rdb_wcdma_gp_timers.h */
#define WCDMAL2INT_BASE_ADDR      0x0816C180 /* brcm_rdb_layer_2_int_cont.h */
#define WCDMAL1IRQ_BASE_ADDR      0x0816C280 /* brcm_rdb_layer_1_int_cont.h */
#define WCDMAL1FIQ_BASE_ADDR      0x0816C2C0 /* brcm_rdb_layer_1_int_cont.h */
#define WCDMAASICCLK_BASE_ADDR    0x0816C300 /* brcm_rdb_modem_cfg_and_core_clks.h */
#define WCDMAGPIO_BASE_ADDR       0x0816C500 /* brcm_rdb_wcdma_gpio.h */
#define WCDMAUART1_BASE_ADDR      0x0816C600 /* brcm_rdb_wcdma_uart.h */
#define WCDMARAKE_1_BASE_ADDR     0x0816D000 /* brcm_rdb_fng_core_top.h */
#define WCDMARAKE_2_BASE_ADDR     0x0816D200 /* brcm_rdb_fng_core_top.h */
#define WCDMARAKE_3_BASE_ADDR     0x0816D400 /* brcm_rdb_fng_core_top.h */
#define WCDMARAKE_4_BASE_ADDR     0x0816D600 /* brcm_rdb_fng_core_top.h */
#define WCDMARAKE_5_BASE_ADDR     0x0816D800 /* brcm_rdb_fng_core_top.h */
#define WCDMARAKE_6_BASE_ADDR     0x0816DA00 /* brcm_rdb_fng_core_top.h */
#define WCDMARAKE_7_BASE_ADDR     0x0816DC00 /* brcm_rdb_edch_fng_core_top.h */
#define WCDMARAKE_8_BASE_ADDR     0x0816DE00 /* brcm_rdb_edch_fng_core_top.h */
#define WCDMAL2INT_ASYNC_BASE_ADDR 0x0816F000 /* brcm_rdb_layer_2_int_cont.h */

/**** ARMDSP ****/
#define AHB_TL3R_BASE_ADDR        0x30400000 /* brcm_rdb_dsp_tl3r.h */
#define AHB_INTC_BASE_ADDR        0x30800000 /* brcm_rdb_dsp_intc.h */
#define AHB_TPIF_BASE_ADDR        0x30800000 /* brcm_rdb_dsp_tpif.h */
#define AHB_CIPHER_BASE_ADDR      0x30800000 /* brcm_rdb_dsp_cipher.h */
#define AHB_EQUALIZER_BASE_ADDR   0x30800000 /* brcm_rdb_dsp_equalizer.h */
#define AHB_EVENT_CTRL_BASE_ADDR  0x30800000 /* brcm_rdb_dsp_event_ctrl.h */
#define AHB_RF_GPO_BASE_ADDR      0x30800000 /* brcm_rdb_dsp_rf_gpo.h */
#define ARM_RFSPI_BASE_ADDR       0x30800000 /* brcm_rdb_dsp_rfspi.h */
#define AHB_3WIRE_INTF_BASE_ADDR  0x30800000 /* brcm_rdb_dsp_3wire_intf.h */
#define AHB_SYS_TIMER_BASE_ADDR   0x30800000 /* brcm_rdb_dsp_sys_timer.h */
#define AHB_DIGRF_BASE_ADDR       0x30800000 /* brcm_rdb_dsp_digrf.h */
#define AHB_AC_BASE_ADDR          0x30800000 /* brcm_rdb_dsp_ac.h */
#define AHB_RX_CONTROL_BASE_ADDR  0x30800000 /* brcm_rdb_dsp_rx_control.h */
#define AHB_TX_CONTROL_BASE_ADDR  0x30800000 /* brcm_rdb_dsp_tx_control.h */
#define AHB_AUDIO_BASE_ADDR       0x30800000 /* brcm_rdb_dsp_audio.h */
#define AHB_PCM_BASE_ADDR         0x30800000 /* brcm_rdb_dsp_pcm.h */

/**** WCMDA_BOOT ****/
#define WCDMA_BOOT_BASE_ADDR      0xFFFF0000 /* brcm_rdb_wcdma_boot.h */

