///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// bimc_seq_hwiobase.h : automatically generated by Autoseq  3.0 12/9/2016 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __BIMC_SEQ_BASE_H__
#define __BIMC_SEQ_BASE_H__

#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block bimc
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_BIMC_GLOBAL0_OFFSET                                      0x00000000
#define SEQ_BIMC_GLOBAL1_OFFSET                                      0x00001000
#define SEQ_BIMC_GLOBAL2_OFFSET                                      0x00002000
#define SEQ_BIMC_BIMC_CONFIG_APU_OFFSET                              0x00004000
#define SEQ_BIMC_BIMC_PERFMON_OFFSET                                 0x00003000
#define SEQ_BIMC_BIMC_DTE_OFFSET                                     0x00006000
#define SEQ_BIMC_BIMC_M_APP_MPORT_OFFSET                             0x00008000
#define SEQ_BIMC_BIMC_M_GPU_MPORT_OFFSET                             0x0000c000
#define SEQ_BIMC_BIMC_M_MMSS_MPORT_OFFSET                            0x00010000
#define SEQ_BIMC_BIMC_M_SYS_MPORT_OFFSET                             0x00014000
#define SEQ_BIMC_BIMC_M_PIMEM_MPORT_OFFSET                           0x00018000
#define SEQ_BIMC_BIMC_M_MDSP_MPORT_OFFSET                            0x0001c000
#define SEQ_BIMC_BIMC_M_CDSP_MPORT_OFFSET                            0x00020000
#define SEQ_BIMC_BIMC_M_APP_PROF_OFFSET                              0x00009000
#define SEQ_BIMC_BIMC_M_GPU_PROF_OFFSET                              0x0000d000
#define SEQ_BIMC_BIMC_M_MMSS_PROF_OFFSET                             0x00011000
#define SEQ_BIMC_BIMC_M_SYS_PROF_OFFSET                              0x00015000
#define SEQ_BIMC_BIMC_M_PIMEM_PROF_OFFSET                            0x00019000
#define SEQ_BIMC_BIMC_M_MDSP_PROF_OFFSET                             0x0001d000
#define SEQ_BIMC_BIMC_M_CDSP_PROF_OFFSET                             0x00021000
#define SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET                             0x00030000
#define SEQ_BIMC_BIMC_S_DDR1_SCMO_OFFSET                             0x0003c000
#define SEQ_BIMC_BIMC_S_APP_SWAY_OFFSET                              0x00048000
#define SEQ_BIMC_BIMC_S_SYS0_SWAY_OFFSET                             0x00050000
#define SEQ_BIMC_BIMC_S_DEFAULT_SWAY_OFFSET                          0x00058000
#define SEQ_BIMC_BIMC_S_DDR0_ARB_OFFSET                              0x00031000
#define SEQ_BIMC_BIMC_S_DDR1_ARB_OFFSET                              0x0003d000
#define SEQ_BIMC_BIMC_S_APP_ARB_OFFSET                               0x00049000
#define SEQ_BIMC_BIMC_S_SYS0_ARB_OFFSET                              0x00051000
#define SEQ_BIMC_BIMC_S_DEFAULT_ARB_OFFSET                           0x00059000
#define SEQ_BIMC_BIMC_S_DDR0_OFFSET                                  0x00032000
#define SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET                              0x00034000
#define SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET                             0x00035000
#define SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET                         0x00036000
#define SEQ_BIMC_BIMC_S_DDR0_DTTS_SRAM_OFFSET                        0x00037000
#define SEQ_BIMC_BIMC_S_DDR1_OFFSET                                  0x0003e000
#define SEQ_BIMC_BIMC_S_DDR1_DPE_OFFSET                              0x00040000
#define SEQ_BIMC_BIMC_S_DDR1_SHKE_OFFSET                             0x00041000
#define SEQ_BIMC_BIMC_S_DDR1_DTTS_CFG_OFFSET                         0x00042000
#define SEQ_BIMC_BIMC_S_DDR1_DTTS_SRAM_OFFSET                        0x00043000


#endif

