<stg><name>Ethernet_demux</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:30  %state_V_load = load i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="4">
<![CDATA[
codeRepl:31  %trunc_ln209 = trunc i4 %state_V_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
codeRepl:33  switch i4 %state_V_load, label %6 [
    i4 0, label %0
    i4 3, label %1
    i4 4, label %2
    i4 5, label %3
    i4 6, label %4
    i4 7, label %5
  ]

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="146" op_0_bw="146" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:0  %empty_11 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="146">
<![CDATA[
:1  %tmp_user_V_4 = extractvalue { i128, i1, i16, i1 } %empty_11, 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="146">
<![CDATA[
:2  %tmp_last_V_3 = extractvalue { i128, i1, i16, i1 } %empty_11, 3

]]></Node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 %tmp_user_V_4, i1* @eth_data_in_user_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  %select_ln313 = select i1 %tmp_last_V_3, i4 0, i4 7

]]></Node>
<StgValue><ssdm name="select_ln313"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %select_ln313, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="146" op_0_bw="146" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:0  %empty_10 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="146">
<![CDATA[
:1  %tmp_data_V_3 = extractvalue { i128, i1, i16, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="146">
<![CDATA[
:2  %tmp_user_V_3 = extractvalue { i128, i1, i16, i1 } %empty_10, 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="146">
<![CDATA[
:3  %tmp_keep_V_2 = extractvalue { i128, i1, i16, i1 } %empty_10, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="146">
<![CDATA[
:4  %tmp_last_V_2 = extractvalue { i128, i1, i16, i1 } %empty_10, 3

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  store i1 %tmp_user_V_3, i1* @eth_data_in_user_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
:7  %tmp_V = call i80 @_ssdm_op_Read.ap_none.i80P(i80* %rx_tstamp_in_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:9  %select_ln304 = select i1 %tmp_last_V_2, i4 0, i4 6

]]></Node>
<StgValue><ssdm name="select_ln304"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  store i4 %select_ln304, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="146" op_0_bw="146" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:0  %empty_9 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="146">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i128, i1, i16, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="146">
<![CDATA[
:2  %tmp_user_V_2 = extractvalue { i128, i1, i16, i1 } %empty_9, 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="146">
<![CDATA[
:3  %tmp_keep_V_1 = extractvalue { i128, i1, i16, i1 } %empty_9, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="146">
<![CDATA[
:4  %tmp_last_V_1 = extractvalue { i128, i1, i16, i1 } %empty_9, 3

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  store i1 %tmp_user_V_2, i1* @eth_data_in_user_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:7  %select_ln293 = select i1 %tmp_last_V_1, i4 0, i4 5

]]></Node>
<StgValue><ssdm name="select_ln293"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:8  store i4 %select_ln293, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="146" op_0_bw="146" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:0  %empty_8 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="146">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i128, i1, i16, i1 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="146">
<![CDATA[
:2  %tmp_user_V_1 = extractvalue { i128, i1, i16, i1 } %empty_8, 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="146">
<![CDATA[
:3  %tmp_keep_V = extractvalue { i128, i1, i16, i1 } %empty_8, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="146">
<![CDATA[
:4  %tmp_last_V = extractvalue { i128, i1, i16, i1 } %empty_8, 3

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  store i1 %tmp_user_V_1, i1* @eth_data_in_user_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  %select_ln276 = select i1 %tmp_last_V, i4 0, i4 4

]]></Node>
<StgValue><ssdm name="select_ln276"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:7  store i4 %select_ln276, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  store i4 4, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="146" op_0_bw="146" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:0  %empty = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="146">
<![CDATA[
:1  %tmp_data_V_4 = extractvalue { i128, i1, i16, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="96" op_0_bw="128">
<![CDATA[
:2  %trunc_ln647 = trunc i128 %tmp_data_V_4 to i96

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  store i4 3, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="!0"/>
<literal name="state_V_load" val="!3"/>
<literal name="state_V_load" val="!4"/>
<literal name="state_V_load" val="!5"/>
<literal name="state_V_load" val="!6"/>
<literal name="state_V_load" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  store i4 0, i4* @state_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %sync_data_out_V_data_V, i1* %sync_data_out_V_user_V, i16* %sync_data_out_V_keep_V, i1* %sync_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_3, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i80P(i80* %rx_tstamp_out_V_V, i80 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln303"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mgmt_data_out_V_data_V, i1* %mgmt_data_out_V_user_V, i16* %mgmt_data_out_V_keep_V, i1* %mgmt_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V_2, i16 %tmp_keep_V_1, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln292"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %tmp_data_V_1, i1 %tmp_user_V_1, i16 %tmp_keep_V, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln287"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="96">
<![CDATA[
:3  %p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i32.i96(i32 0, i96 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1">
<![CDATA[
:4  %tmp_user_V = load i1* @eth_data_in_user_V, align 16

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %p_Result_s, i1 %tmp_user_V, i16 4095, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i128* %eth_data_rx_V_data_V), !map !67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_rx_V_user_V), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %eth_data_rx_V_keep_V), !map !77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_rx_V_last_V), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i128* %cu_data_out_V_data_V), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cu_data_out_V_user_V), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cu_data_out_V_keep_V), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cu_data_out_V_last_V), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i128* %sync_data_out_V_data_V), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_out_V_user_V), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %sync_data_out_V_keep_V), !map !109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_out_V_last_V), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i128* %mgmt_data_out_V_data_V), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_out_V_user_V), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %mgmt_data_out_V_keep_V), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_out_V_last_V), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i80* %rx_tstamp_in_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i80* %rx_tstamp_out_V_V), !map !137

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i3* %ethernet_demux_state_out_V), !map !141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @Ethernet_demux_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i80* %rx_tstamp_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln192"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i80* %rx_tstamp_out_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln193"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i128* %mgmt_data_out_V_data_V, i1* %mgmt_data_out_V_user_V, i16* %mgmt_data_out_V_keep_V, i1* %mgmt_data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln194"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i128* %sync_data_out_V_data_V, i1* %sync_data_out_V_user_V, i16* %sync_data_out_V_keep_V, i1* %sync_data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln195"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln196"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln197"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln198"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i3* %ethernet_demux_state_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln199"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln200"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecReset(i4* @state_V, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln207"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
codeRepl:32  call void @_ssdm_op_Write.ap_none.i3P(i3* %ethernet_demux_state_out_V, i3 %trunc_ln209)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %7

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %sync_data_out_V_data_V, i1* %sync_data_out_V_user_V, i16* %sync_data_out_V_keep_V, i1* %sync_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_3, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i80P(i80* %rx_tstamp_out_V_V, i80 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln303"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %7

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mgmt_data_out_V_data_V, i1* %mgmt_data_out_V_user_V, i16* %mgmt_data_out_V_keep_V, i1* %mgmt_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V_2, i16 %tmp_keep_V_1, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln292"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %7

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %tmp_data_V_1, i1 %tmp_user_V_1, i16 %tmp_keep_V, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln287"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %7

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %p_Result_s, i1 %tmp_user_V, i16 4095, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_load" val="!0"/>
<literal name="state_V_load" val="!3"/>
<literal name="state_V_load" val="!4"/>
<literal name="state_V_load" val="!5"/>
<literal name="state_V_load" val="!6"/>
<literal name="state_V_load" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln324"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
