// Seed: 1714506582
module module_0;
  wor id_1;
  integer id_3 (
      .id_0(1'd0),
      .id_1({id_1 == id_1, id_2})
  );
  id_4(
      .id_0(id_2), .id_1(1'b0), .id_2(1'b0), .id_3(id_2)
  );
  if (1) wor id_5 = 1;
  wire id_6;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign id_1 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  initial begin : LABEL_0
    id_1 = id_1;
  end
  module_0 modCall_1 ();
  wire id_4 = id_2;
  wire id_5;
endmodule
