// Seed: 1027717457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  output id_12;
  inout id_11;
  output id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  type_18 id_13 (
      .id_0(1),
      .id_1(1)
  );
  logic id_14;
  type_20(
      1, 1 - 1
  ); defparam id_15.id_16 = id_1 | id_7;
  logic id_17;
  assign id_5 = 1;
endmodule
module module_1 (
    input sample,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output id_15,
    input id_16,
    output id_17,
    output id_18,
    input id_19,
    output logic id_20,
    output id_21,
    output id_22,
    input id_23,
    output logic id_24,
    output id_25,
    output id_26,
    output id_27
);
  logic id_28;
  type_39(
      id_20, id_25[1]
  );
  logic id_29;
endmodule
