# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd" \
"../../../../edit_rsa_accelerator.srcs/sources_1/imports/Project/Mon_Pro_control.vhd" \
"../../../../edit_rsa_accelerator.srcs/sources_1/imports/new/MonPro.vhd" \
"../../../../../rsa_accelerator/hdl/rsa_modexp.vhd" \
"../../../../../rsa_accelerator/hdl/tb_mon_expo.vhd" \

# Do not sort compile order
nosort
