{
	"author": [
		"Junhyung Um",
		"Woo-Cheol Kwon",
		"Sungpack Hong",
		"Young-Taek Kim",
		"Kyu-Myung Choi",
		"Jeong-Taek Kong",
		"Soo-Kwan Eo",
		"Taewhan Kim"
	],
	"booktitle": "Proceedings of the 10th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2006p",
	"dblpkey": "conf/date/UmKHKCKEK06",
	"doi": "10.1145/1131639",
	"ee": "http://doi.acm.org/10.1145/1131639",
	"pages": "560-564",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": [
		"a",
		"systemat",
		"ip",
		"and",
		"bus",
		"subsystem",
		"model",
		"for",
		"platform",
		"base",
		"system",
		"design"
	],
	"tag": [
		"design",
		"modelling"
	],
	"title": "A systematic IP and bus subsystem modeling for platform-based system design",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}