// Seed: 2333658347
module module_0 ();
  logic id_1 = -1'h0, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  output wire id_4;
  inout wire id_3;
  inout reg id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wand id_6 = 1'h0;
  assign id_2 = $unsigned(96);
  ;
  always @(*) id_2 = #1 -1 | -1'h0;
endmodule
module module_2 #(
    parameter id_11 = 32'd48,
    parameter id_3  = 32'd72
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  module_0 modCall_1 ();
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire _id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wand id_6;
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = -1'd0;
  wire [id_3 : ""] id_18;
  logic id_19[-1 'b0 ==  id_11 : -1];
  ;
  assign id_14 = id_16;
endmodule
