
---------- Begin Simulation Statistics ----------
simSeconds                                   0.329172                       # Number of seconds simulated (Second)
simTicks                                 329172184000                       # Number of ticks simulated (Tick)
finalTick                                329172184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    582.59                       # Real time elapsed on the host (Second)
hostTickRate                                565010627                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     698132                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      101168649                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   171646                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     173652                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        329172184                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           101168649                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                    1378165                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               3.291722                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.303792                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass         1323      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       66212167     65.45%     65.45% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         17229      0.02%     65.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv          12194      0.01%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt           25      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc         1158      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd          1013      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu          1058      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp          2099      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc         3517      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      21507035     21.26%     86.75% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     13409816     13.25%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       101168649                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                16699258                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15298729                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            463759                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             13275483                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                13164716                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991656                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  334846                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           41270                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              40457                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              813                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         6158                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       25862042                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          25862042                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      25862042                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         25862042                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      8370846                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8370846                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      8370846                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8370846                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 457627807000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 457627807000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 457627807000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 457627807000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     34232888                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      34232888                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     34232888                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     34232888                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.244526                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.244526                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.244526                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.244526                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54669.242153                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54669.242153                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54669.242153                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54669.242153                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8312505                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8312505                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        40567                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         40567                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        40567                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        40567                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      8330279                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      8330279                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      8330279                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      8330279                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 437566796000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 437566796000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 437566796000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 437566796000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.243341                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.243341                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.243341                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.243341                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52527.267814                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52527.267814                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 52527.267814                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 52527.267814                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                8329260                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       444000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       444000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       222000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       222000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       440000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       440000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       220000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       220000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     20835764                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20835764                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        31582                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         31582                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1438260000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1438260000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20867346                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20867346                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001513                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001513                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 45540.497752                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 45540.497752                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          104                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          104                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        31478                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        31478                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1371917000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1371917000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 43583.359807                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 43583.359807                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          307                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             307                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       244000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       244000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.009677                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.009677                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 81333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 81333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       238000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       238000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.009677                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.009677                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 79333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 79333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data            7                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            7                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data      8251708                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total      8251708                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data 448514596000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 448514596000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data      8251715                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total      8251715                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999999                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999999                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 54354.152619                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 54354.152619                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data      8251708                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total      8251708                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data 432011180000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 432011180000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.999999                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 52354.152619                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 52354.152619                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5026271                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5026271                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        87556                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        87556                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   7674951000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   7674951000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5113827                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5113827                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.017121                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.017121                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 87657.624834                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 87657.624834                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        40463                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        40463                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        47093                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        47093                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4183699000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4183699000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009209                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009209                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 88839.084365                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 88839.084365                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.748657                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             34192639                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            8330284                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.104619                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              224000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.748657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          262                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          441                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          280                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           76796696                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          76796696                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            53324248                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               10128                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           22840265                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13287400                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                 316                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       38103343                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          38103343                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      38103343                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         38103343                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       649246                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          649246                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       649246                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         649246                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  17094098000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  17094098000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  17094098000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  17094098000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     38752589                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      38752589                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     38752589                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     38752589                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.016754                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.016754                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.016754                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.016754                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 26329.154126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 26329.154126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 26329.154126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 26329.154126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       648734                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            648734                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       649246                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       649246                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       649246                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       649246                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  15795606000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  15795606000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  15795606000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  15795606000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.016754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.016754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.016754                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016754                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 24329.154126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 24329.154126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 24329.154126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 24329.154126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 648734                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     38103343                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        38103343                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       649246                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        649246                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  17094098000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  17094098000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     38752589                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     38752589                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.016754                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.016754                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 26329.154126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 26329.154126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       649246                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       649246                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  15795606000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  15795606000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.016754                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.016754                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 24329.154126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 24329.154126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           477.819466                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             38752589                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             649246                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              59.688606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              108000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   477.819466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.933241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.933241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          146                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          273                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           78154424                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          78154424                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  101168649                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   157                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 646751                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  33713                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    680464                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                646751                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 33713                       # number of overall hits (Count)
system.l2.overallHits::total                   680464                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2495                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                44863                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   47358                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2495                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               44863                       # number of overall misses (Count)
system.l2.overallMisses::total                  47358                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       257650000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4610109000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4867759000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      257650000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4610109000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4867759000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             649246                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              78576                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                727822                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            649246                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             78576                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               727822                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.003843                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.570950                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.065068                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.003843                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.570950                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.065068                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 103266.533066                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 102759.712904                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    102786.414122                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 103266.533066                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 102759.712904                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   102786.414122                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              8265140                       # number of writebacks (Count)
system.l2.writebacks::total                   8265140                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2495                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            44863                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               47358                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2495                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           44863                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              47358                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    207750000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3712849000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3920599000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    207750000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3712849000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3920599000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.003843                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.570950                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.065068                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.003843                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.570950                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.065068                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 83266.533066                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 82759.712904                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82786.414122                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 83266.533066                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 82759.712904                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82786.414122                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        8267353                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             10                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                10                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data      8251698                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total         8251698                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      8251708                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       8251708                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.999999                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999999                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data      8251698                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total      8251698                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data 239299249000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total 239299249000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999999                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 29000.000848                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 29000.000848                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          646751                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             646751                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2495                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2495                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    257650000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    257650000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       649246                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         649246                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.003843                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.003843                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 103266.533066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 103266.533066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2495                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2495                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    207750000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    207750000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.003843                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.003843                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 83266.533066                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 83266.533066                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               9094                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  9094                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            38002                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               38002                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   3851141000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3851141000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          47096                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             47096                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.806905                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.806905                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 101340.482080                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 101340.482080                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        38002                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           38002                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   3091101000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3091101000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.806905                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.806905                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 81340.482080                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 81340.482080                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          24619                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             24619                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6861                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6861                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    758968000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    758968000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        31480                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         31480                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.217948                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.217948                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 110620.609241                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 110620.609241                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6861                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6861                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    621748000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    621748000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.217948                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.217948                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 90620.609241                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 90620.609241                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       648734                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           648734                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       648734                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       648734                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      8312505                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          8312505                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      8312505                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      8312505                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32257.159456                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9705822                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    8300130                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.169358                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       87000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   23384.492682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       338.564469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      8534.102305                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.713638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.010332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.260440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.984410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32767                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  130                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  517                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                32117                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  151960306                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 151960306                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   8265140.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2495.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     44863.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006190858500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       379570                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       379570                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             6922584                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            7905902                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       47358                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    8265140                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     47358                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8265140                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 47358                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8265140                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   46873                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     459                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 379227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 394143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 614946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 505507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 820296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 516103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 432648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 438395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 439826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 430336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 396726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 397495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 418535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 517103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 399131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 381492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 380903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 380347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   7339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   6668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   3281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   2868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       379570                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean       0.124762                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.720347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        379569    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        379570                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       379570                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      21.774959                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     21.719015                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.610783                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              297      0.08%      0.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               31      0.01%      0.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2262      0.60%      0.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              131      0.03%      0.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20           111313     29.33%     30.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              773      0.20%     30.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22           201601     53.11%     83.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              548      0.14%     83.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24            57197     15.07%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              208      0.05%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26             2191      0.58%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               62      0.02%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28             1425      0.38%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               47      0.01%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30              776      0.20%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                5      0.00%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32              260      0.07%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                6      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36              165      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                4      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38              160      0.04%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40               74      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41               26      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        379570                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3030912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            528968960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              9207679.58935437                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1606967373.64661407                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  329168174000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39599.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       159680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2871232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    528967744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 485095.666528129252                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 8722583.922826237977                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1606963679.531317949295                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2495                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        44863                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8265140                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     79553500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1410586500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7913048324250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31885.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31442.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    957400.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       159680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2871232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3030912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       159680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       159680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    528968960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    528968960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2495                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        44863                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           47358                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      8265140                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        8265140                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         485096                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        8722584                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           9207680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       485096                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        485096                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1606967374                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1606967374                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1606967374                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        485096                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       8722584                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1616175053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                47358                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8265121                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       516625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       516406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       516375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       516362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       516512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       516488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       516479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       516584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       516862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       516785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       516730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       516681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       516646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       516561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       516385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       516640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               602177500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             236790000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1490140000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12715.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31465.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               33500                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7706822                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           93.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       572157                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   929.812370                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   833.462468                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   253.085464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        23994      4.19%      4.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        11033      1.93%      6.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11790      2.06%      8.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6344      1.11%      9.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8096      1.41%     10.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10678      1.87%     12.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5750      1.00%     13.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        11066      1.93%     15.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       483406     84.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       572157                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3030912                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          528967744                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                9.207680                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1606.963680                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.55                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               93.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2046102660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1087529355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      172295340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21568157820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25984520640.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  68130514830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  69029053920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  188018174565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   571.184880                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 177998464000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10991760000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 140181960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2039098320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1083806460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      165840780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21575773800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25984520640.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  67904240790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  69219600480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  187972881270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   571.047283                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 178491535250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10991760000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 139688888750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9356                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       8265140                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1148                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              38002                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             38002                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9356                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        8251698                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     16612702                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                16612702                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    531999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                531999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8299056                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8299056    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8299056                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         49625904000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          251711000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       16565344                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      8266288                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             680726                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     16577645                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       648734                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            18968                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             47096                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            47096                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         649246                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         31480                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       8251708                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      8251708                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1947226                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24989828                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               26937054                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     83070720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    537029184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               620099904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         8267353                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 528968960                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          17246883                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.007873                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                17245814     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1069      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            17246883                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 329172184000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        35880002000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        1947739998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        8487528907                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      17957524                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      8977994                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1067                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       160015603                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       169156581                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
