
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
                                         tx_ready (net)
                  0.01    0.00    0.08 v _361_/A (INV_X1)
     1    1.66    0.01    0.01    0.09 ^ _361_/ZN (INV_X1)
                                         _146_ (net)
                  0.01    0.00    0.09 ^ _362_/B1 (OAI21_X1)
     1    1.06    0.00    0.01    0.10 v _362_/ZN (OAI21_X1)
                                         _031_ (net)
                  0.00    0.00    0.10 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_mosi$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.77    0.02    0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.10 ^ _386_/B (HA_X1)
     1    0.97    0.01    0.03    0.13 ^ _386_/CO (HA_X1)
                                         _201_ (net)
                  0.01    0.00    0.13 ^ _235_/A (BUF_X1)
     4    7.59    0.02    0.04    0.16 ^ _235_/Z (BUF_X1)
                                         _053_ (net)
                  0.02    0.00    0.16 ^ _236_/A (INV_X1)
     1    5.83    0.01    0.02    0.18 v _236_/ZN (INV_X1)
                                         _054_ (net)
                  0.01    0.00    0.18 v _237_/A3 (NOR3_X4)
     4   12.26    0.04    0.06    0.24 ^ _237_/ZN (NOR3_X4)
                                         _214_ (net)
                  0.04    0.00    0.24 ^ _249_/A (INV_X1)
     3   10.03    0.02    0.03    0.27 v _249_/ZN (INV_X1)
                                         _207_ (net)
                  0.02    0.00    0.27 v _389_/B (HA_X1)
     1    3.51    0.01    0.04    0.31 v _389_/CO (HA_X1)
                                         _210_ (net)
                  0.01    0.00    0.31 v _257_/A4 (OR4_X4)
     3    9.70    0.02    0.11    0.42 v _257_/ZN (OR4_X4)
                                         _069_ (net)
                  0.02    0.00    0.42 v _356_/B1 (OAI221_X2)
     1    3.40    0.04    0.05    0.47 ^ _356_/ZN (OAI221_X2)
                                         _142_ (net)
                  0.04    0.00    0.47 ^ _357_/A (BUF_X4)
     8   15.10    0.01    0.03    0.50 ^ _357_/Z (BUF_X4)
                                         _143_ (net)
                  0.01    0.00    0.50 ^ _358_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.56 v _358_/Z (MUX2_X1)
                                         _144_ (net)
                  0.01    0.00    0.56 v _359_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.59 v _359_/ZN (AND2_X2)
                                         _030_ (net)
                  0.00    0.00    0.59 v spi_mosi$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ spi_mosi$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_mosi$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.77    0.02    0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.10 ^ _386_/B (HA_X1)
     1    0.97    0.01    0.03    0.13 ^ _386_/CO (HA_X1)
                                         _201_ (net)
                  0.01    0.00    0.13 ^ _235_/A (BUF_X1)
     4    7.59    0.02    0.04    0.16 ^ _235_/Z (BUF_X1)
                                         _053_ (net)
                  0.02    0.00    0.16 ^ _236_/A (INV_X1)
     1    5.83    0.01    0.02    0.18 v _236_/ZN (INV_X1)
                                         _054_ (net)
                  0.01    0.00    0.18 v _237_/A3 (NOR3_X4)
     4   12.26    0.04    0.06    0.24 ^ _237_/ZN (NOR3_X4)
                                         _214_ (net)
                  0.04    0.00    0.24 ^ _249_/A (INV_X1)
     3   10.03    0.02    0.03    0.27 v _249_/ZN (INV_X1)
                                         _207_ (net)
                  0.02    0.00    0.27 v _389_/B (HA_X1)
     1    3.51    0.01    0.04    0.31 v _389_/CO (HA_X1)
                                         _210_ (net)
                  0.01    0.00    0.31 v _257_/A4 (OR4_X4)
     3    9.70    0.02    0.11    0.42 v _257_/ZN (OR4_X4)
                                         _069_ (net)
                  0.02    0.00    0.42 v _356_/B1 (OAI221_X2)
     1    3.40    0.04    0.05    0.47 ^ _356_/ZN (OAI221_X2)
                                         _142_ (net)
                  0.04    0.00    0.47 ^ _357_/A (BUF_X4)
     8   15.10    0.01    0.03    0.50 ^ _357_/Z (BUF_X4)
                                         _143_ (net)
                  0.01    0.00    0.50 ^ _358_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.56 v _358_/Z (MUX2_X1)
                                         _144_ (net)
                  0.01    0.00    0.56 v _359_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.59 v _359_/ZN (AND2_X2)
                                         _030_ (net)
                  0.00    0.00    0.59 v spi_mosi$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ spi_mosi$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.61e-04   3.71e-06   2.92e-06   2.68e-04  80.0%
Combinational          3.60e-05   2.56e-05   5.34e-06   6.70e-05  20.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.97e-04   2.93e-05   8.25e-06   3.35e-04 100.0%
                          88.8%       8.8%       2.5%
