/*
 *  Copyright (C) 2011 - 2014 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#define GPIO_ACTIVE_HIGH 1
#define GPIO_ACTIVE_LOW 0

#include <dt-bindings/interrupt-controller/irq.h>

/dts-v1/;
/include/ "zynq-7000.dtsi"

/ {
	model = "Zynq MLK Development Board";
	compatible = "xlnx,zynq-MZ7X", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		serial0 = &uart1;
		spi0 = &qspi;
		mmc0 = &sdhci0;
		mmc1 = &sdhci1;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x40000000>;
	};

	chosen {
		bootargs = "";
		stdout-path = "serial0:115200n8";
	};

	usb_phy0: phy0@e0002000 {
		compatible = "ulpi-phy";
		#phy-cells = <0>;
		reg = <0xe0002000 0x1000>;
		view-port = <0x0170>;
		drv-vbus;
	};

	led {
		compatible = "mlk,led";
		status = "okay";
		default-state = "on";
		led-gpio = <&gpio0 51 GPIO_ACTIVE_HIGH>;
	};

	key {
		compatible = "mlk,key";
		status = "okay";
		key-gpio = <&gpio0 50 GPIO_ACTIVE_LOW>;

		interrupt-parent=<&gpio0>;
		interrupts=<50 IRQ_TYPE_EDGE_BOTH>;
	};
};

/ {
	cpus {
		cpu@0 {
			operating-points = <666666 1000000 333333 1000000>;
		};
	};
};

&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&ethernet_phy>;
	xlnx,ptp-enet-clock = <0x69f6bcb>;
	local-mac-address = [00 0a 35 00 00 00];
	ethernet_phy: ethernet-phy@4 {
		reg = <0x4>;
		device_type = "ethernet-phy";
	};
};

&intc {
	num_cpus = <2>;
	num_interrupts = <96>;
};
&qspi {
	u-boot,dm-pre-reloc;
	status = "okay";
	is-dual = <0>;
	num-cs = <1>;
	flash@0 {
		compatible = "w25q128";
		reg = <0x0>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <50000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0x00000000 {
			label = "qspi-fsbl-uboot";
			reg = <0x0 0x150000>;
		};
		partition@0x00150000 {
			label = "qspi-linux";
			reg = <0x150000 0x400000>;
		};
		partition@0x00550000 {
			label = "qspi-device-tree";
			reg = <0x550000 0x20000>;
		};
		partition@0x00570000 {
			label = "qspi-rootfs";
			reg = <0x570000 0x800000>;
		};
	};
};

&sdhci0 {
	status = "okay";
	xlnx,has-cd = <0x1>;
	xlnx,has-power = <0x0>;
	xlnx,has-wp = <0x0>;
};
&sdhci1 {
	status = "okay";
	xlnx,has-cd = <0x0>;
	xlnx,has-power = <0x0>;
	xlnx,has-wp = <0x0>;
};

&uart1 {
	cts-override ;
	device_type = "serial";
	port-number = <0>;
	status = "okay";
	u-boot,dm-pre-reloc;
};
&clkc {
	fclk-enable = <0x7>;
	ps-clk-frequency = <33333333>;
};
&gpio0 {
	emio-gpio-width = <64>;
	gpio-mask-high = <0x0>;
	gpio-mask-low = <0x5600>;
};
&usb0 {
	status = "okay";
	phy_type = "ulpi";
	dr_mode = "host";
	usb-phy = <&usb_phy0>;
	usb-reset = <&gpio0 46 0>;
};