Ireneusz Brzozowski , Andrzej Kos, Power dissipation reduction during synthesis of two-level logic based on probability of input vectors changes, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium
Tzyy-Kuen Tien , Chih-Shen Tsai , Shih-Chieh Chang , Chingwei Yeh, Power minimization for dynamic PLAs, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Tzyy-Kuen Tien , Chih-Shen Tsai , Shih-Chieh Chang , Chingwei Yeh, Power minimization for dynamic PLAs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.6, p.616-624, June 2006
Nicola Nicolici , Bashir M. Al-Hashimi, Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits, Proceedings of the conference on Design, automation and test in Europe, p.715-722, March 27-30, 2000, Paris, France
