
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.06

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.04

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.04

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency dpath.a_reg.out[11]$_DFFE_PP_/CLK ^
  -0.38 target latency dpath.b_reg.out[13]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.52    0.52 ^ input external delay
     1    0.00    0.00    0.00    0.52 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.52 ^ input34/A (sg13g2_buf_1)
     3    0.02    0.08    0.09    0.61 ^ input34/X (sg13g2_buf_1)
                                         net48 (net)
                  0.08    0.00    0.61 ^ _332_/A (sg13g2_nor2_1)
     1    0.00    0.03    0.05    0.67 v _332_/Y (sg13g2_nor2_1)
                                         _002_ (net)
                  0.03    0.00    0.67 v ctrl.state.out[2]$_DFF_P_/D (sg13g2_dfrbp_1)
                                  0.67   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
     8    0.06    0.23    0.20    0.20 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.23    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sg13g2_buf_1)
     5    0.02    0.10    0.18    0.39 ^ clkbuf_3_1__f_clk/X (sg13g2_buf_1)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    0.39 ^ ctrl.state.out[2]$_DFF_P_/CLK (sg13g2_dfrbp_1)
                          0.00    0.39   clock reconvergence pessimism
                         -0.02    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[11] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
     8    0.06    0.23    0.20    0.20 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.23    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sg13g2_buf_1)
     5    0.02    0.10    0.18    0.39 ^ clkbuf_3_0__f_clk/X (sg13g2_buf_1)
                                         clknet_3_0__leaf_clk (net)
                  0.10    0.00    0.39 ^ dpath.b_reg.out[2]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     7    0.03    0.13    0.31    0.70 ^ dpath.b_reg.out[2]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[2] (net)
                  0.13    0.00    0.70 ^ _353_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.12    0.83 v _353_/X (sg13g2_xor2_1)
                                         _063_ (net)
                  0.08    0.00    0.83 v _355_/A (sg13g2_nor2_1)
     2    0.01    0.11    0.12    0.95 ^ _355_/Y (sg13g2_nor2_1)
                                         _065_ (net)
                  0.11    0.00    0.95 ^ _356_/D (sg13g2_nand4_1)
     3    0.01    0.19    0.22    1.17 v _356_/Y (sg13g2_nand4_1)
                                         _066_ (net)
                  0.19    0.00    1.17 v _371_/A (sg13g2_nand3_1)
     3    0.01    0.10    0.12    1.29 ^ _371_/Y (sg13g2_nand3_1)
                                         _081_ (net)
                  0.10    0.00    1.29 ^ _423_/B (sg13g2_nand4_1)
     4    0.02    0.23    0.24    1.53 v _423_/Y (sg13g2_nand4_1)
                                         _132_ (net)
                  0.23    0.00    1.53 v _444_/B2 (sg13g2_a221oi_1)
     3    0.01    0.23    0.27    1.80 ^ _444_/Y (sg13g2_a221oi_1)
                                         _152_ (net)
                  0.23    0.00    1.81 ^ _445_/B (sg13g2_nor2_1)
     3    0.01    0.09    0.12    1.92 v _445_/Y (sg13g2_nor2_1)
                                         _153_ (net)
                  0.09    0.00    1.92 v _617_/B (sg13g2_xnor2_1)
     1    0.01    0.06    0.12    2.05 v _617_/Y (sg13g2_xnor2_1)
                                         net53 (net)
                  0.06    0.00    2.05 v output39/A (sg13g2_buf_1)
     1    0.00    0.02    0.08    2.12 v output39/X (sg13g2_buf_1)
                                         resp_msg[11] (net)
                  0.02    0.00    2.12 v resp_msg[11] (out)
                                  2.12   data arrival time

                          2.60    2.60   clock core_clock (rise edge)
                          0.00    2.60   clock network delay (propagated)
                          0.00    2.60   clock reconvergence pessimism
                         -0.52    2.08   output external delay
                                  2.08   data required time
-----------------------------------------------------------------------------
                                  2.08   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[11] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
     8    0.06    0.23    0.20    0.20 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.23    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sg13g2_buf_1)
     5    0.02    0.10    0.18    0.39 ^ clkbuf_3_0__f_clk/X (sg13g2_buf_1)
                                         clknet_3_0__leaf_clk (net)
                  0.10    0.00    0.39 ^ dpath.b_reg.out[2]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     7    0.03    0.13    0.31    0.70 ^ dpath.b_reg.out[2]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[2] (net)
                  0.13    0.00    0.70 ^ _353_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.12    0.83 v _353_/X (sg13g2_xor2_1)
                                         _063_ (net)
                  0.08    0.00    0.83 v _355_/A (sg13g2_nor2_1)
     2    0.01    0.11    0.12    0.95 ^ _355_/Y (sg13g2_nor2_1)
                                         _065_ (net)
                  0.11    0.00    0.95 ^ _356_/D (sg13g2_nand4_1)
     3    0.01    0.19    0.22    1.17 v _356_/Y (sg13g2_nand4_1)
                                         _066_ (net)
                  0.19    0.00    1.17 v _371_/A (sg13g2_nand3_1)
     3    0.01    0.10    0.12    1.29 ^ _371_/Y (sg13g2_nand3_1)
                                         _081_ (net)
                  0.10    0.00    1.29 ^ _423_/B (sg13g2_nand4_1)
     4    0.02    0.23    0.24    1.53 v _423_/Y (sg13g2_nand4_1)
                                         _132_ (net)
                  0.23    0.00    1.53 v _444_/B2 (sg13g2_a221oi_1)
     3    0.01    0.23    0.27    1.80 ^ _444_/Y (sg13g2_a221oi_1)
                                         _152_ (net)
                  0.23    0.00    1.81 ^ _445_/B (sg13g2_nor2_1)
     3    0.01    0.09    0.12    1.92 v _445_/Y (sg13g2_nor2_1)
                                         _153_ (net)
                  0.09    0.00    1.92 v _617_/B (sg13g2_xnor2_1)
     1    0.01    0.06    0.12    2.05 v _617_/Y (sg13g2_xnor2_1)
                                         net53 (net)
                  0.06    0.00    2.05 v output39/A (sg13g2_buf_1)
     1    0.00    0.02    0.08    2.12 v output39/X (sg13g2_buf_1)
                                         resp_msg[11] (net)
                  0.02    0.00    2.12 v resp_msg[11] (out)
                                  2.12   data arrival time

                          2.60    2.60   clock core_clock (rise edge)
                          0.00    2.60   clock network delay (propagated)
                          0.00    2.60   clock reconvergence pessimism
                         -0.52    2.08   output external delay
                                  2.08   data required time
-----------------------------------------------------------------------------
                                  2.08   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.2037923336029053

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8789

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
finish max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.24357715249061584

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8119

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 3

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.20    0.20 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.19    0.39 ^ clkbuf_3_0__f_clk/X (sg13g2_buf_1)
   0.00    0.39 ^ dpath.b_reg.out[2]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.31    0.70 ^ dpath.b_reg.out[2]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
   0.12    0.83 v _353_/X (sg13g2_xor2_1)
   0.12    0.95 ^ _355_/Y (sg13g2_nor2_1)
   0.22    1.17 v _356_/Y (sg13g2_nand4_1)
   0.12    1.29 ^ _371_/Y (sg13g2_nand3_1)
   0.18    1.48 ^ _376_/X (sg13g2_and3_1)
   0.17    1.64 v _412_/Y (sg13g2_a221oi_1)
   0.20    1.84 v _434_/X (sg13g2_or2_1)
   0.26    2.10 ^ _577_/Y (sg13g2_a21oi_2)
   0.16    2.26 ^ _578_/X (sg13g2_buf_8)
   0.14    2.39 ^ fanout29/X (sg13g2_buf_4)
   0.18    2.57 v _589_/X (sg13g2_mux2_1)
   0.00    2.57 v dpath.b_reg.out[13]$_DFFE_PP_/D (sg13g2_dfrbp_1)
           2.57   data arrival time

   2.60    2.60   clock core_clock (rise edge)
   0.00    2.60   clock source latency
   0.00    2.60 ^ clk (in)
   0.20    2.80 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.18    2.98 ^ clkbuf_3_7__f_clk/X (sg13g2_buf_1)
   0.00    2.98 ^ dpath.b_reg.out[13]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.00    2.98   clock reconvergence pessimism
  -0.10    2.88   library setup time
           2.88   data required time
---------------------------------------------------------
           2.88   data required time
          -2.57   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.20    0.20 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.18    0.38 ^ clkbuf_3_4__f_clk/X (sg13g2_buf_1)
   0.00    0.39 ^ ctrl.state.out[1]$_DFF_P_/CLK (sg13g2_dfrbp_1)
   0.24    0.62 v ctrl.state.out[1]$_DFF_P_/Q (sg13g2_dfrbp_1)
   0.08    0.70 ^ _341_/Y (sg13g2_a21oi_1)
   0.04    0.74 v _342_/Y (sg13g2_nor2_1)
   0.00    0.74 v ctrl.state.out[1]$_DFF_P_/D (sg13g2_dfrbp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.20    0.20 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.18    0.38 ^ clkbuf_3_4__f_clk/X (sg13g2_buf_1)
   0.00    0.39 ^ ctrl.state.out[1]$_DFF_P_/CLK (sg13g2_dfrbp_1)
   0.00    0.39   clock reconvergence pessimism
  -0.02    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.38   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3766

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3883

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.1225

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0425

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-2.002356

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.84e-04   6.25e-05   1.80e-08   8.46e-04  49.4%
Combinational          3.49e-04   3.36e-04   5.21e-08   6.85e-04  40.0%
Clock                  4.64e-05   1.33e-04   1.12e-06   1.80e-04  10.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.18e-03   5.32e-04   1.19e-06   1.71e-03 100.0%
                          68.9%      31.1%       0.1%
