{
  "Top": "lenet_top",
  "RtlTop": "lenet_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "lenet_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv1_out": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv1_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv1_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "pool1_out": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pool1_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pool1_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv2_out": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv2_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv2_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "pool2_out": {
      "index": "4",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pool2_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pool2_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "flat_out": {
      "index": "5",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "flat_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "flat_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "fc1_out": {
      "index": "6",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "fc1_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "fc1_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top lenet_top -name lenet_top",
      "set_directive_top lenet_top -name lenet_top",
      "set_directive_top lenet_top -name lenet_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lenet_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "12.6",
    "Uncertainty": "3.402",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1618811"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 12.600 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lenet_top",
    "Version": "1.0",
    "DisplayName": "Lenet_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lenet_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/lenet_top.cpp",
      "..\/lenet_support.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/lenet_top_control_s_axi.vhd",
      "impl\/vhdl\/lenet_top_conv2d_6to16_layer.vhd",
      "impl\/vhdl\/lenet_top_conv2d_6to16_layer_conv2_biases.vhd",
      "impl\/vhdl\/lenet_top_conv2d_6to16_layer_conv2_weights.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_biases.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_0_0_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_0_1_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_0_2_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_0_3_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_0_4_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_1_0_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_1_1_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_1_2_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_1_3_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_1_4_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_2_0_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_2_1_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_2_2_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_2_3_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_2_4_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_3_0_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_3_1_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_3_2_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_3_3_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_3_4_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_4_0_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_4_1_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_4_2_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_4_3_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_conv1_weights_4_4_0.vhd",
      "impl\/vhdl\/lenet_top_conv2d_layer_padded_0_0.vhd",
      "impl\/vhdl\/lenet_top_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/lenet_top_fc_layer_400_120_s.vhd",
      "impl\/vhdl\/lenet_top_fc_layer_400_120_s_fc1_biases.vhd",
      "impl\/vhdl\/lenet_top_fc_layer_400_120_s_fc1_weights.vhd",
      "impl\/vhdl\/lenet_top_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/lenet_top_flatten_layer.vhd",
      "impl\/vhdl\/lenet_top_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/lenet_top_gmem_m_axi.vhd",
      "impl\/vhdl\/lenet_top_mac_muladd_10ns_4ns_10s_14_4_1.vhd",
      "impl\/vhdl\/lenet_top_maxpool2_layer.vhd",
      "impl\/vhdl\/lenet_top_maxpool_layer.vhd",
      "impl\/vhdl\/lenet_top_mul_4ns_10ns_13_1_1.vhd",
      "impl\/vhdl\/lenet_top_mul_10ns_4ns_13_1_1.vhd",
      "impl\/vhdl\/lenet_top_mul_mul_5ns_11ns_15_4_1.vhd",
      "impl\/vhdl\/lenet_top_mul_mul_11ns_5ns_15_4_1.vhd",
      "impl\/vhdl\/lenet_top_mux_165_32_1_1.vhd",
      "impl\/vhdl\/lenet_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lenet_top_control_s_axi.v",
      "impl\/verilog\/lenet_top_conv2d_6to16_layer.v",
      "impl\/verilog\/lenet_top_conv2d_6to16_layer_conv2_biases.v",
      "impl\/verilog\/lenet_top_conv2d_6to16_layer_conv2_biases_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_6to16_layer_conv2_weights.v",
      "impl\/verilog\/lenet_top_conv2d_6to16_layer_conv2_weights_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_biases.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_biases_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_0_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_0_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_1_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_1_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_2_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_2_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_3_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_3_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_4_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_0_4_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_0_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_0_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_1_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_1_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_2_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_2_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_3_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_3_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_4_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_1_4_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_0_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_0_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_1_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_1_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_2_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_2_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_3_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_3_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_4_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_2_4_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_0_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_0_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_1_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_1_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_2_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_2_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_3_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_3_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_4_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_3_4_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_0_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_0_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_1_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_1_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_2_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_2_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_3_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_3_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_4_0.v",
      "impl\/verilog\/lenet_top_conv2d_layer_conv1_weights_4_4_0_rom.dat",
      "impl\/verilog\/lenet_top_conv2d_layer_padded_0_0.v",
      "impl\/verilog\/lenet_top_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/lenet_top_fc_layer_400_120_s.v",
      "impl\/verilog\/lenet_top_fc_layer_400_120_s_fc1_biases.v",
      "impl\/verilog\/lenet_top_fc_layer_400_120_s_fc1_biases_rom.dat",
      "impl\/verilog\/lenet_top_fc_layer_400_120_s_fc1_weights.v",
      "impl\/verilog\/lenet_top_fc_layer_400_120_s_fc1_weights_rom.dat",
      "impl\/verilog\/lenet_top_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/lenet_top_flatten_layer.v",
      "impl\/verilog\/lenet_top_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/lenet_top_gmem_m_axi.v",
      "impl\/verilog\/lenet_top_mac_muladd_10ns_4ns_10s_14_4_1.v",
      "impl\/verilog\/lenet_top_maxpool2_layer.v",
      "impl\/verilog\/lenet_top_maxpool_layer.v",
      "impl\/verilog\/lenet_top_mul_4ns_10ns_13_1_1.v",
      "impl\/verilog\/lenet_top_mul_10ns_4ns_13_1_1.v",
      "impl\/verilog\/lenet_top_mul_mul_5ns_11ns_15_4_1.v",
      "impl\/verilog\/lenet_top_mul_mul_11ns_5ns_15_4_1.v",
      "impl\/verilog\/lenet_top_mux_165_32_1_1.v",
      "impl\/verilog\/lenet_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lenet_top_v1_0\/data\/lenet_top.mdd",
      "impl\/misc\/drivers\/lenet_top_v1_0\/data\/lenet_top.tcl",
      "impl\/misc\/drivers\/lenet_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lenet_top_v1_0\/src\/xlenet_top.c",
      "impl\/misc\/drivers\/lenet_top_v1_0\/src\/xlenet_top.h",
      "impl\/misc\/drivers\/lenet_top_v1_0\/src\/xlenet_top_hw.h",
      "impl\/misc\/drivers\/lenet_top_v1_0\/src\/xlenet_top_linux.c",
      "impl\/misc\/drivers\/lenet_top_v1_0\/src\/xlenet_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lenet_top_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/lenet_top_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/lenet_top_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/lenet_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/Baron\/Desktop\/EE_297_Repo\/EE_297\/vivado\/lenet_proj\/lenet\/.debug\/lenet_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "lenet_top_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_top_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_top_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name lenet_top_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_top_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_r_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of image_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "image_r_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of image_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "conv1_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv1_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of conv1_out"
            }]
        },
        {
          "offset": "0x20",
          "name": "conv1_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv1_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of conv1_out"
            }]
        },
        {
          "offset": "0x28",
          "name": "pool1_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of pool1_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pool1_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of pool1_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "pool1_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of pool1_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pool1_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of pool1_out"
            }]
        },
        {
          "offset": "0x34",
          "name": "conv2_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv2_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of conv2_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "conv2_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv2_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of conv2_out"
            }]
        },
        {
          "offset": "0x40",
          "name": "pool2_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of pool2_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pool2_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of pool2_out"
            }]
        },
        {
          "offset": "0x44",
          "name": "pool2_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of pool2_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pool2_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of pool2_out"
            }]
        },
        {
          "offset": "0x4c",
          "name": "flat_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of flat_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "flat_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of flat_out"
            }]
        },
        {
          "offset": "0x50",
          "name": "flat_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of flat_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "flat_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of flat_out"
            }]
        },
        {
          "offset": "0x58",
          "name": "fc1_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of fc1_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fc1_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of fc1_out"
            }]
        },
        {
          "offset": "0x5c",
          "name": "fc1_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of fc1_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fc1_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of fc1_out"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lenet_top",
      "Instances": [
        {
          "ModuleName": "conv2d_layer",
          "InstanceName": "grp_conv2d_layer_fu_170"
        },
        {
          "ModuleName": "maxpool_layer",
          "InstanceName": "grp_maxpool_layer_fu_232"
        },
        {
          "ModuleName": "maxpool2_layer",
          "InstanceName": "grp_maxpool2_layer_fu_240"
        },
        {
          "ModuleName": "conv2d_6to16_layer",
          "InstanceName": "grp_conv2d_6to16_layer_fu_248"
        },
        {
          "ModuleName": "fc_layer_400_120_s",
          "InstanceName": "grp_fc_layer_400_120_s_fu_260"
        },
        {
          "ModuleName": "flatten_layer",
          "InstanceName": "grp_flatten_layer_fu_272"
        }
      ]
    },
    "Info": {
      "conv2d_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxpool_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_6to16_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxpool2_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flatten_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fc_layer_400_120_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2d_layer": {
        "Latency": {
          "LatencyBest": "119549",
          "LatencyAvg": "119549",
          "LatencyWorst": "119549",
          "PipelineII": "119549",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_21_1_VITIS_LOOP_22_2",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5",
            "TripCount": "4704",
            "Latency": "117728",
            "PipelineII": "25",
            "PipelineDepth": "146"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "6408",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "8104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "maxpool_layer": {
        "Latency": {
          "LatencyBest": "4729",
          "LatencyAvg": "4729",
          "LatencyWorst": "4729",
          "PipelineII": "4729",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_1_VITIS_LOOP_56_2_VITIS_LOOP_57_3",
            "TripCount": "1176",
            "Latency": "4727",
            "PipelineII": "4",
            "PipelineDepth": "28"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1964",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2404",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_6to16_layer": {
        "Latency": {
          "LatencyBest": "1249601",
          "LatencyAvg": "1249601",
          "LatencyWorst": "1249601",
          "PipelineII": "1249601",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3",
            "TripCount": "1600",
            "Latency": "1249600",
            "PipelineII": "",
            "PipelineDepth": "781",
            "Loops": [{
                "Name": "VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6",
                "TripCount": "150",
                "Latency": "765",
                "PipelineII": "5",
                "PipelineDepth": "21"
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "984",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2012",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "maxpool2_layer": {
        "Latency": {
          "LatencyBest": "1622",
          "LatencyAvg": "1622",
          "LatencyWorst": "1622",
          "PipelineII": "1622",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3",
            "TripCount": "400",
            "Latency": "1620",
            "PipelineII": "4",
            "PipelineDepth": "25"
          }],
        "Area": {
          "FF": "1382",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2365",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flatten_layer": {
        "Latency": {
          "LatencyBest": "413",
          "LatencyAvg": "413",
          "LatencyWorst": "413",
          "PipelineII": "413",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3",
            "TripCount": "400",
            "Latency": "401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "59",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "171",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fc_layer_400_120_s": {
        "Latency": {
          "LatencyBest": "242886",
          "LatencyAvg": "242886",
          "LatencyWorst": "242886",
          "PipelineII": "242886",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_1",
            "TripCount": "120",
            "Latency": "242880",
            "PipelineII": "",
            "PipelineDepth": "2024",
            "Loops": [{
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "400",
                "Latency": "2014",
                "PipelineII": "5",
                "PipelineDepth": "20"
              }]
          }],
        "Area": {
          "BRAM_18K": "129",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "46",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "861",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1188",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lenet_top": {
        "Latency": {
          "LatencyBest": "1618811",
          "LatencyAvg": "1618811",
          "LatencyWorst": "1618811",
          "PipelineII": "1618812",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "12.60",
          "Uncertainty": "3.40",
          "Estimate": "9.198"
        },
        "Area": {
          "BRAM_18K": "139",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "49",
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "13162",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "19032",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "35",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-07 00:43:21 -0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
