# Day 2 of the SoC Workshop!

## ğŸ•’ Topic: Timing Libraries, Synthesis Approaches, Flip-Flop Coding & Optimization
Welcome back to **Day 2** of our RTL design journey ğŸš€.<br>
Today, weâ€™ll explore **timing libraries**, **synthesis styles**, and **flip-flop coding techniques**, along with some neat **optimization tricks**.

By the end of this session, you will:

âœ… Understand `.lib` files and their importance in digital design<br>
âœ… Compare **Hierarchical vs Flat Synthesis** with Yosys<br>
âœ… Implement different **Flip-Flop styles** in Verilog and analyze with GTKWave<br>
âœ… Learn smart **RTL optimizations** for multipliers

---
## ğŸ“‚ Contents

- âš¡ [**Introduction to Timing .lib**](Introduction-to-Timing-.lib)
    - ğŸ“˜ [SKY130 PDK](SKY130-PDK)
    - ğŸ” [Decoding sky130_fd_sc_hd__tt_025C_1v80.lib](Decoding-sky130-fd-sc-hd-tt-025C-1v80.lib)
    - ğŸ“ [Units and Exploration](Units-and-Exploration)
- ğŸ›  [**Hierarchical vs Flat Synthesis**](Hierarchical-vs-Flat-Synthesis)
    - ğŸ— [Hierarchical Synthesis](Hierarchical-Synthesis)
    - ğŸ§© [Flattened Synthesis]([Flattened-Synthesis)
    - âš–ï¸ [Key Differences & CMOS Tip](Key-Differences-&-CMOS-Tip)
- ğŸ”¹ [**Flip-Flop Coding Styles**](Flip-Flop-Coding-Styles)
    - â± [Async Reset DFF](Async-Reset-DFF)
    - ğŸ”´ [Async Set DFF](Async-Set-DFF)
    - â¹ [Sync Reset DFF](Sync-Reset-DFF)
    - ğŸ”„ [Combined Async + Sync Reset DFF](Combined-Async-+-Sync-Reset-DFF)
- ğŸ–¥ [**Optimizations in RTL**](Optimizations-in-RTL)
    - âœ– [Multiplier by 2]([Multiplier-by-2)
    - âœ– [Multiplier by 9]([Multiplier-by-9)
- ğŸ“ [**Summary**](Summary)

---
## âš¡ Introduction to Timing .lib

### ğŸ“˜ SKY130 PDK

The **SKY130 PDK** ğŸ­ is an open-source kit based on **SkyWater 130nm CMOS technology** ğŸ’»âš¡, containing libraries for synthesis, timing, power, and simulation ğŸ“Š.


### ğŸ” Decoding `sky130_fd_sc_hd__tt_025C_1v80.lib`

| ğŸ· Field | ğŸ“– Meaning |
| --- | --- |
| **tt** | Typical process corner âš–ï¸ |
| **025C** | Temperature = 25Â°C ğŸŒ¡ï¸ |
| **1v80** | Supply Voltage = 1.8V ğŸ”‹ |

ğŸ‘‰ This defines the **PVT (Process, Voltage, Temperature)** conditions under which the library is valid.


### ğŸ“ Units and Exploration

- â± **Time** â†’ ns
- ğŸ”‹ **Voltage** â†’ V
- ğŸ’¡ **Leakage Power** â†’ nW
- âš¡ **Current** â†’ mA
- ğŸª **Pull Resistance** â†’ kÎ©
- ğŸ§ª **Load Capacitance** â†’ pF

### ğŸ“– Exploring `.lib`:
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/sky130lib.png?raw=true">
</div>

---
## Hierarchical vs Flat Synthesis

### Example: Multiple Modules Design
```
module sub_module2 (input a, input b, output y);
  assign y = a | b;
endmodule

module sub_module1 (input a, input b, output y);
  assign y = a & b;
endmodule

module multiple_modules (input a, input b, input c, output y);
  wire net1;
  sub_module1 u1(.a(a), .b(b), .y(net1));  // net1 = a & b
  sub_module2 u2(.a(net1), .b(c), .y(y));  // y = (a & b) | c
endmodule
```

## ğŸ›  Hierarchical vs Flat Synthesis

### ğŸ— Hierarchical Synthesis

ğŸ’¡ Retains module boundaries â†’ easier debugging ğŸ and modular design ğŸ§±

**Yosys Flow:**

```bash
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
synth -top multiple_modules
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
write_verilog -noattr multiple_modules_hier.v

```

ğŸ“Œ **Command Purposes:**

- ğŸ“š `read_liberty` â†’ load timing library
- ğŸ“„ `read_verilog` â†’ read RTL code
- ğŸ· `synth -top` â†’ mark top module
- âš¡ `abc` â†’ technology mapping
- ğŸ‘€ `show` â†’ visualize netlist
- âœ `write_verilog` â†’ dump netlist

ğŸ“· **Hierarchical Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/multiple_module_netlist.png?raw=true" width="70%"/>
</div>

âœ… **Advantages:** Easy debug ğŸ, modular ğŸ”—<br>
âŒ **Disadvantages:** Limited optimization âš ï¸


### ğŸ§© Flattened Synthesis

ğŸ’¡ Merges all modules into one â†’ enables cross-module optimizations ğŸŒ

**Yosys Flow:**

```bash
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
synth -top multiple_modules
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
flatten
show
write_verilog -noattr multiple_modules_flat.v

```

ğŸ“· **Flattened Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/flat_netlist.png?raw=true" width="70%">
</div>

âœ… **Advantages:** Better optimization âš¡<br>
âŒ **Disadvantages:** Harder debugging ğŸ›, runtime â³

---

### âš–ï¸ Key Differences & CMOS Tip

- ğŸ— **Hierarchical** â†’ Preserves structure ğŸ§±
- ğŸŒ **Flattened** â†’ Maximum optimization ğŸš€

ğŸ“Œ **CMOS Fact:**

- âŒ OR gates = stacked PMOS â†’ high resistance
- âœ… OR = implemented using NAND + inverters ğŸŒ€

**OR gate (CMOS Logic):**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/OR_cmos.png?raw=true" width="30%">
</div>

**NAND gate (CMOS Logic):**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/NAND_cmos.png?raw=true" width="30%">
</div>

**OR gate using NAND:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/OR_using_NAND.png?raw=true" width="30%">
</div>

---
## ğŸ”¹ Flip-Flop Coding Styles

### â± D Flip-Flop with Asynchronous Reset
- Reset works **immediately**, ignoring the clock â°âŒ.
- Sets output `q` to `0` instantly when reset is high ğŸŸ¥âš¡.
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/DFF_Async_Reset.png" width="70%">
</div>
<br>
```verilog
module dff_asyncres (input clk, input async_reset, input d, output reg q);
  always @ (posedge clk, posedge async_reset)
    if (async_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```

ğŸ“Š **GTKWave:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/GTK_DFF_Async_Reset.png?raw=true">
</div>

ğŸª› **Synthesized Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/Netlist_DFF_Async_Reset.png?raw=true">
</div>
<br>

---
### ğŸ”´ D Flip-Flop with Asynchronous Set
- Set works **immediately**, ignoring the clock â°âœ….
- Forces output `q` to `1` instantly when set is high ğŸŸ©âš¡.
- 
```verilog
module dff_async_set (input clk, input async_set, input d, output reg q);
  always @ (posedge clk, posedge async_set)
    if (async_set)
      q <= 1'b1;
    else
      q <= d;
endmodule
```

ğŸ“Š **GTKWave:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/GTK_DFF_Async_Set.png?raw=true">
</div>

ğŸª› **Synthesized Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/Netlist_DFF_Async_Set.png?raw=true">
</div>
<br>

---
### â¹ D Flip-Flop with Synchronous Reset
- Reset waits for the **clock edge** â°ğŸ•¹ï¸.
- Output `q` becomes `0` only at the rising clock edge ğŸŸ¥â³.
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/DFF_Sync_Reset.png" width="70%">
</div>
<br>

```verilog
module dff_syncres (input clk, input sync_reset, input d, output reg q);
  always @ (posedge clk)
    if (sync_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```

ğŸ“Š **GTKWave:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/GTK_DFF_Sync_Reset.png?raw=true">
</div>

ğŸª› **Synthesized Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/Netlist_DFF_Sync_Reset.png?raw=true">
</div>
<br>

---

### ğŸ”„ D Flip-Flop with Both Sync & Async Reset
- Combines **asynchronous reset** and **synchronous reset** âš¡â¹.
- Output `q` can be reset immediately or at the clock edge depending on condition ğŸŸ¥ğŸ•¹ï¸.
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/DFF_Async_Sync_Reset.png" width="70%">
</div>
<br>

```verilog
module dff_asyncres_syncres (input clk, input async_reset, input sync_reset, input d, output reg q);
  always @ (posedge clk, posedge async_reset)
    if (async_reset)
      q <= 1'b0;
    else if (sync_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```

ğŸ“Š **GTKWave:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/GTK_DFF_Async_Sync_Reset.png?raw=true">
</div>
<br>

---

## ğŸ–¥ Optimizations in RTL

### âœ–2ï¸âƒ£ Multiplier by 2

```verilog
module mul2 (input [2:0] a, output [3:0] y);
  assign y = a * 2;   // Optimized as {a, 0}
endmodule
```

ğŸ“œ**Netlist Code:**
```verilog
/* Generated by Yosys 0.57+153 (git sha1 6b3a7e244, g++ 14.2.0-19ubuntu2 -fPIC -O3) */

module mul2(a, y);
  input [2:0] a;
  wire [2:0] a;
  output [3:0] y;
  wire [3:0] y;
  assign y = { a, 1'h0 };
endmodule
```

ğŸª› **Synthesized Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/Netlist_mult2.png?raw=true" width="70%"/>
</div>
<br>

---

### âœ–9ï¸âƒ£ Multiplier by 9

```verilog
module mult8 (input [2:0] a, output [5:0] y);
  assign y = a * 9;   // Optimized as {a, a}
endmodule
```

ğŸ“œ**Netlist Code:**
```verilog
/* Generated by Yosys 0.57+153 (git sha1 6b3a7e244, g++ 14.2.0-19ubuntu2 -fPIC -O3) */

module mult8(a, y);
  input [2:0] a;
  wire [2:0] a;
  output [5:0] y;
  wire [5:0] y;
  assign y = { a, a };
endmodule
```

ğŸª› **Synthesized Netlist:**
<div align="center">
<img src="https://github.com/GOKUL-D-10/SoC_Tapeout_Week1/blob/main/Day%202/images/Netlist_mult8.png?raw=true" width="70%"/>
</div>
<br>

---
## ğŸ—‚ï¸ NOTES & TIPs
- âš¡ **Use `dfflibmap`** after synthesis to map your RTL flip-flops to technology-specific cells.
- ğŸ“š Always **read the Liberty library** first (`read_liberty -lib â€¦`) to guide the synthesizer.
- ğŸ–¥ For simulation, compile both **RTL and testbench** in Icarus Verilog before viewing in GTKWave.
- ğŸ§© **Async reset/set DFFs** will override the clock, while **sync reset DFFs** trigger only on the clock edge.
- ğŸª› **Netlist check:** Use `show` in Yosys to visualize flip-flops and connections.
- âš¡ **Optimization tip:** Avoid unnecessary complex logic; use direct assignments for simple multipliers `{a,0}` instead of full multiplier logic.

---

## ğŸ“ Summary

âœ¨ Today, you explored:

- âš¡ `.lib` files and **PVT**
- ğŸ— Hierarchical vs ğŸ§© Flattened synthesis
- â± ğŸ”´ â¹ ğŸ”„ Different **DFF styles**
- âœ– Optimized multipliers (Ã—2, Ã—9)

ğŸš€ Keep experimenting with **Yosys, GTKWave & SKY130 PDK** to master RTL design ğŸ’¡
