<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1701489686191">
  <ports id="1" name="aximm1" type="PortType" coreId="1629551832" bitwidth="8" iftype="IfTypeFifo">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="2" name="aximm2" type="PortType" coreId="289" bitwidth="16" iftype="IfTypeFifo">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="3" name="aximm3" type="PortType" coreId="132" bitwidth="32" direction="DirOut" iftype="IfTypeFifo">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="4" name="aximm4" type="PortType" coreId="11" bitwidth="16" direction="DirOut" iftype="IfTypeFifo">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="5" name="in_r" type="PortType" originalName="in" coreId="1629548304" bitwidth="64">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="6" name="input_length" type="PortType" originalName="input_length" coreId="49" bitwidth="64">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="7" name="send_data" type="PortType" originalName="send_data" coreId="1722356528" bitwidth="64">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="8" name="output_length" type="PortType" originalName="output_length" coreId="1633441072" bitwidth="64">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <edges id="59" source_obj="//@ports.7" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="61" source_obj="//@ports.6" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="63" source_obj="//@ports.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="65" source_obj="//@ports.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="74" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="75" source_obj="//@ports.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="76" source_obj="//@regions.0/@basic_blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="77" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="78" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="79" source_obj="//@regions.0/@basic_blocks.0/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="80" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="81" source_obj="//@regions.0/@basic_blocks.0/@node_objs.6" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="82" source_obj="//@regions.0/@basic_blocks.0/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.9"/>
  <edges id="85" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="86" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="87" source_obj="//@regions.0/@basic_blocks.0/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="88" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="91" source_obj="//@regions.0/@basic_blocks.0/@node_objs.11" sink_obj="//@ports.2"/>
  <edges id="92" source_obj="//@regions.0/@basic_blocks.0/@node_objs.11" sink_obj="//@ports.3"/>
  <edges id="93" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.11"/>
  <edges id="94" source_obj="//@regions.0/@basic_blocks.0/@node_objs.6" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.11"/>
  <edges id="95" source_obj="//@regions.0/@basic_blocks.0/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.11"/>
  <edges id="96" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="97" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.11"/>
  <edges id="568" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.0/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.11"/>
  <edges id="569" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.0/@node_objs.9" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="570" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.0/@node_objs.9" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.10"/>
  <edges id="571" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.0/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.11"/>
  <regions anchor_node="-1" region_type="16" typeName="Dataflow" id="188" RegionName="krnl_LZW">
    <basic_blocks id="56" name="krnl_LZW" type="BlockType">
      <node_objs xsi:type="cdfg:CdfgNode" id="11" name="output_length_read" originalName="output_length" coreName="s_axilite" implIndex="UNSUPPORTED" control="auto" coreId="122" bitwidth="64" opcode="read" m_display="0" m_delay="1.0" m_topoIndex="1" m_clusterGroupNumber="-1">
        <dataInputObjs>output_length</dataInputObjs>
        <dataOutputObjs>call</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="12" name="send_data_read" originalName="send_data" coreName="s_axilite" implIndex="UNSUPPORTED" control="auto" coreId="122" bitwidth="64" opcode="read" m_display="0" m_delay="1.0" m_topoIndex="2" m_clusterGroupNumber="-1">
        <dataInputObjs>send_data</dataInputObjs>
        <dataOutputObjs>call</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="13" name="input_length_read" originalName="input_length" coreName="s_axilite" implIndex="UNSUPPORTED" control="auto" coreId="122" bitwidth="64" opcode="read" m_display="0" m_delay="1.0" m_topoIndex="3" m_clusterGroupNumber="-1">
        <dataInputObjs>input_length</dataInputObjs>
        <dataOutputObjs>call</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="14" name="in_read" originalName="in" coreName="s_axilite" implIndex="UNSUPPORTED" control="auto" coreId="122" bitwidth="64" opcode="read" m_display="0" m_delay="1.0" m_topoIndex="4" m_clusterGroupNumber="-1">
        <dataInputObjs>in_r</dataInputObjs>
        <dataOutputObjs>call</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="15" name="in_len_V_loc_c7" rtlName="in_len_V_loc_c7_U" coreName="FIFO_SRL" implIndex="srl" control="auto" opType="fifo" coreId="81" bitwidth="13" opcode="alloca" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="16" name="output_length_c" lineNumber="279" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." rtlName="output_length_c_U" coreName="FIFO_SRL" implIndex="srl" control="auto" opType="fifo" coreId="81" contextFuncName="krnl_LZW" bitwidth="64" opcode="alloca" m_display="0" m_topoIndex="6" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="279" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="17" name="send_data_c" lineNumber="279" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." rtlName="send_data_c_U" coreName="FIFO_SRL" implIndex="srl" control="auto" opType="fifo" coreId="81" contextFuncName="krnl_LZW" bitwidth="64" opcode="alloca" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="279" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="18" name="in_c" lineNumber="279" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." rtlName="in_c_U" coreName="FIFO_SRL" implIndex="srl" control="auto" opType="fifo" coreId="81" contextFuncName="krnl_LZW" bitwidth="64" opcode="alloca" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="279" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="19" name="in_len_V_loc_c" rtlName="in_len_V_loc_c_U" coreName="FIFO_SRL" implIndex="srl" control="auto" opType="fifo" coreId="81" bitwidth="13" opcode="alloca" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="50" name="_ln279" lineNumber="279" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." rtlName="Block_split1_proc5_U0" coreId="1629551200" contextFuncName="krnl_LZW" opcode="call" nodeLabel="1.0" nodeLatency="1" m_display="0" m_delay="4.86" m_topoIndex="10" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="279" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
        <dataInputObjs>read</dataInputObjs>
        <dataInputObjs>aximm2</dataInputObjs>
        <dataInputObjs>read</dataInputObjs>
        <dataInputObjs>read</dataInputObjs>
        <dataInputObjs>read</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <constName>Block_split1_proc5</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="53" name="_ln290" lineNumber="290" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." rtlName="read_input_U0" coreId="1633449856" contextFuncName="krnl_LZW" opcode="call" nodeLabel="3.0" nodeLatency="1" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="290" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
        <dataInputObjs>aximm1</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <constName>read_input</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="54" name="_ln291" lineNumber="291" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." rtlName="compute_LZW_U0" coreId="0" contextFuncName="krnl_LZW" opcode="call" nodeLabel="5.0" nodeLatency="1" m_display="0" m_topoIndex="12" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="291" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>aximm3</dataOutputObjs>
        <dataOutputObjs>aximm4</dataOutputObjs>
        <constName>compute_LZW</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="55" name="_ln292" lineNumber="292" fileName="LZW_hybrid_hash_HW.cpp" fileDirectory=".." coreId="0" contextFuncName="krnl_LZW" opcode="ret" nodeLabel="6.0" m_display="0" m_topoIndex="13" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="LZW_hybrid_hash_HW.cpp" linenumber="292" fileDirectory="/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test" functionName="krnl_LZW"/>
      </node_objs>
      <fileValidLineNumbers fileName="LZW_hybrid_hash_HW.cpp">
        <validLinenumbers>279</validLinenumbers>
        <validLinenumbers>290</validLinenumbers>
        <validLinenumbers>291</validLinenumbers>
        <validLinenumbers>292</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <regnodes realName="in_c_reg_224">
    <nodeIds>18</nodeIds>
  </regnodes>
  <regnodes realName="send_data_read_reg_191">
    <nodeIds>12</nodeIds>
  </regnodes>
  <regnodes realName="output_length_c_reg_212">
    <nodeIds>16</nodeIds>
  </regnodes>
  <regnodes realName="input_length_read_reg_196">
    <nodeIds>13</nodeIds>
  </regnodes>
  <regnodes realName="output_length_read_reg_186">
    <nodeIds>11</nodeIds>
  </regnodes>
  <regnodes realName="in_len_V_loc_c7_reg_206">
    <nodeIds>15</nodeIds>
  </regnodes>
  <regnodes realName="in_len_V_loc_c_reg_230">
    <nodeIds>19</nodeIds>
  </regnodes>
  <regnodes realName="send_data_c_reg_218">
    <nodeIds>17</nodeIds>
  </regnodes>
  <regnodes realName="in_read_reg_201">
    <nodeIds>14</nodeIds>
  </regnodes>
  <expressionNodes realName="in_len_V_loc_c7_fu_104">
    <nodeIds>15</nodeIds>
  </expressionNodes>
  <expressionNodes realName="in_len_V_loc_c_fu_120">
    <nodeIds>19</nodeIds>
  </expressionNodes>
  <expressionNodes realName="send_data_c_fu_112">
    <nodeIds>17</nodeIds>
  </expressionNodes>
  <expressionNodes realName="in_c_fu_116">
    <nodeIds>18</nodeIds>
  </expressionNodes>
  <expressionNodes realName="output_length_c_fu_108">
    <nodeIds>16</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_compute_LZW_fu_148">
    <nodeIds>54</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_Block_split1_proc5_fu_161">
    <nodeIds>50</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_read_input_fu_175">
    <nodeIds>53</nodeIds>
  </moduleNodes>
  <ioNodes realName="input_length_read_read_fu_136">
    <nodeIds>13</nodeIds>
  </ioNodes>
  <ioNodes realName="output_length_read_read_fu_124">
    <nodeIds>11</nodeIds>
  </ioNodes>
  <ioNodes realName="send_data_read_read_fu_130">
    <nodeIds>12</nodeIds>
  </ioNodes>
  <ioNodes realName="in_read_read_fu_142">
    <nodeIds>14</nodeIds>
  </ioNodes>
  <ioPorts name="aximm1">
    <contents name="call">
      <nodeIds>53</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="aximm2">
    <contents name="call">
      <nodeIds>50</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="aximm3">
    <contents name="call">
      <nodeIds>54</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="aximm4">
    <contents name="call">
      <nodeIds>54</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="in_r">
    <contents name="read">
      <nodeIds>14</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_length">
    <contents name="read">
      <nodeIds>13</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="output_length">
    <contents name="read">
      <nodeIds>11</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="send_data">
    <contents name="read">
      <nodeIds>12</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="50" stage="2" latency="2"/>
    </states>
    <states id="3">
      <operations id="50" stage="1" latency="2"/>
    </states>
    <states id="4">
      <operations id="53" stage="2" latency="2"/>
    </states>
    <states id="5">
      <operations id="53" stage="1" latency="2"/>
    </states>
    <states id="6">
      <operations id="54" stage="2" latency="2"/>
    </states>
    <states id="7">
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="2"/>
      <operations id="55" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="krnl_LZW" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="33058" mMaxLatency="1269894" mIsDfPipe="true">
      <basicBlocks>56</basicBlocks>
      <mDfPipe allPipePinInst="//@CFGRegionsRoot/@cfgRegions.0/@mDfPipe/@processe_list.0/@pins.0/@inst //@CFGRegionsRoot/@cfgRegions.0/@mDfPipe/@processe_list.1/@pins.0/@inst //@CFGRegionsRoot/@cfgRegions.0/@mDfPipe/@processe_list.2/@pins.0/@inst">
        <processe_list name="Block_split1_proc5_U0" ssdmobj_id="50">
          <pins>
            <port name="input_length" type="SIOType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_70" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </pins>
          <pins>
            <port name="aximm2" type="BUSType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_66" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </pins>
          <pins>
            <port name="in" type="SIOType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_69" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </pins>
          <pins>
            <port name="send_data" type="SIOType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_71" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </pins>
          <pins>
            <port name="output_length" type="SIOType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_72" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </pins>
        </processe_list>
        <processe_list name="read_input_U0" ssdmobj_id="53">
          <pins>
            <port name="aximm1" type="BUSType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_65" chan_object_id="" chan_object_id_reference=""/>
            <inst name="read_input_U0" ssdmobj_id="53" object_id="_88"/>
          </pins>
        </processe_list>
        <processe_list name="compute_LZW_U0" ssdmobj_id="54">
          <pins>
            <port name="aximm3" dir="DirOut" type="BUSType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_67" chan_object_id="" chan_object_id_reference=""/>
            <inst name="compute_LZW_U0" ssdmobj_id="54" object_id="_92"/>
          </pins>
          <pins>
            <port name="aximm4" dir="DirOut" type="BUSType" need_hs="true" top_port_object_id="" top_port_object_id_reference="_68" chan_object_id="" chan_object_id_reference=""/>
            <inst name="compute_LZW_U0" ssdmobj_id="54" object_id="_92"/>
          </pins>
        </processe_list>
        <channel_list depth="2" bitwidth="13" suggested_type="2" suggested_depth="2" name="in_len_V_loc_c" ssdmobj_id="19">
          <source>
            <port name="in" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </source>
          <sink>
            <port name="out" dir="DirOut" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="read_input_U0" ssdmobj_id="53" object_id="_88"/>
          </sink>
        </channel_list>
        <channel_list depth="2" bitwidth="64" suggested_type="2" suggested_depth="2" name="in_c" ssdmobj_id="18">
          <source>
            <port name="in" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </source>
          <sink>
            <port name="out" dir="DirOut" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="read_input_U0" ssdmobj_id="53" object_id="_88"/>
          </sink>
        </channel_list>
        <channel_list depth="3" bitwidth="64" suggested_type="2" suggested_depth="3" name="send_data_c" ssdmobj_id="17">
          <source>
            <port name="in" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </source>
          <sink>
            <port name="out" dir="DirOut" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="compute_LZW_U0" ssdmobj_id="54" object_id="_92"/>
          </sink>
        </channel_list>
        <channel_list depth="3" bitwidth="64" suggested_type="2" suggested_depth="3" name="output_length_c" ssdmobj_id="16">
          <source>
            <port name="in" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="Block_split1_proc5_U0" ssdmobj_id="50" object_id="_76"/>
          </source>
          <sink>
            <port name="out" dir="DirOut" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="compute_LZW_U0" ssdmobj_id="54" object_id="_92"/>
          </sink>
        </channel_list>
        <channel_list depth="2" bitwidth="13" suggested_type="2" suggested_depth="2" name="in_len_V_loc_c7" ssdmobj_id="15">
          <source>
            <port name="in" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="read_input_U0" ssdmobj_id="53" object_id="_88"/>
          </source>
          <sink>
            <port name="out" dir="DirOut" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="compute_LZW_U0" ssdmobj_id="54" object_id="_92"/>
          </sink>
        </channel_list>
        <channel_list depth="2" bitwidth="8" suggested_type="0" suggested_depth="2" name="inStream_in" ssdmobj_id="10">
          <source>
            <port name="in" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="read_input_U0" ssdmobj_id="53" object_id="_88"/>
          </source>
          <sink>
            <port name="out" dir="DirOut" type="SIOType" top_port_object_id="" top_port_object_id_reference="" chan_object_id="" chan_object_id_reference=""/>
            <inst name="compute_LZW_U0" ssdmobj_id="54" object_id="_92"/>
          </sink>
        </channel_list>
      </mDfPipe>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
