Source Block: hdl/library/xilinx/common/ad_data_in.v@175:188@HdlStmIf
    .EN_VTC (~up_dld));
  end
  endgenerate

  generate
  if (IODELAY_FPGA_TECHNOLOGY == NONE) begin
  assign rx_data_idelay_s = rx_data_ibuf_s;
	assign up_drdata = 5'd0;
  end
  endgenerate

  // iddr

  generate

Diff Content:
- 181   assign rx_data_idelay_s = rx_data_ibuf_s;
- 182 	assign up_drdata = 5'd0;
+ 182     assign rx_data_idelay_s = rx_data_ibuf_s;
+ 182     assign up_drdata = 5'd0;

Clone Blocks:
