0.7
2020.2
Nov 18 2020
09:47:47
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.sim/GET_INSTRUCTION/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/GET_INSTRUCTION/new/get_instruction_hex.sv,1701504159,systemVerilog,,,,get_instruction_hex,,uvm,../../../../Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0;../../../../Dual_core_Microcontroller.srcs/sources_1/new,,,,,
