/* Generated by Yosys 0.34+27 (git sha1 7d30f716e, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module adder_i4_o3_lpp2_ppo2_et1_SOP1_iter1_id0(in0, in1, in2, in3, out0, out1, out2);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  input in0;
  wire in0;
  input in1;
  wire in1;
  input in2;
  wire in2;
  input in3;
  wire in3;
  output out0;
  wire out0;
  output out1;
  wire out1;
  output out2;
  wire out2;
  assign _08_ = ~in2;
  assign _09_ = ~in0;
  assign _00_ = ~in3;
  assign _01_ = ~in1;
  assign _02_ = ~(in2 & in0);
  assign _03_ = ~_02_;
  assign _04_ = ~(_01_ & _02_);
  assign _05_ = ~(in3 & _04_);
  assign out2 = ~_05_;
  assign _06_ = ~(_08_ & _09_);
  assign out0 = ~(_02_ & _06_);
  assign _07_ = ~(_00_ & _03_);
  assign out1 = ~(out0 & _07_);
endmodule
