<html><body><samp><pre>
<!@TC:1398381367>
#Build: Synplify Pro I-2013.09L , Build 064R, Nov 15 2013
#install: C:\lscc\diamond\3.1_x64\synpbase
#OS: Windows 7 6.2
#Hostname: FIREFLY

#Implementation: dac

<a name=compilerReport1>$ Start of Compile</a>
#Thu Apr 24 18:16:07 2014

Synopsys Verilog Compiler, version comp201309rc, Build 136R, built Nov 18 2013
@N: : <!@TM:1398381369> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\ecp3.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\top.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\ram.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\sdr_15bit.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\ddr1.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\pll_filter.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_parser.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_rx.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_top.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_tx.v"
@I::"C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\baud_gen.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module uart_parser
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_parser.v:6:7:6:18:@N:CG364:@XP_MSG">uart_parser.v(6)</a><!@TM:1398381369> | Synthesizing module uart_parser

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_parser.v:372:0:372:6:@W:CL271:@XP_MSG">uart_parser.v(372)</a><!@TM:1398381369> | Pruning bits 15 to 8 of addr_param[15:0] -- not in use ...</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_parser.v:509:0:509:6:@N:CL201:@XP_MSG">uart_parser.v(509)</a><!@TM:1398381369> | Trying to extract state machine for register tx_sm
Extracted state machine for register tx_sm
State machine has 5 reachable states with original encodings of:
   000
   001
   100
   101
   110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\KT\My Projects\dac_interface\lattice_project\dac\source\uart_parser.v:132:0:132:6:@N:CL201:@XP_MSG">uart_parser.v(132)</a><!@TM:1398381369> | Trying to extract state machine for register main_sm
Extracted state machine for register main_sm
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   1000
   1001
   1010
   1011
   1100
@END

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 24 18:16:09 2014

###########################################################]
Premap Report

<a name=mapperReport2>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 800R, Built Nov 18 2013 10:58:25</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\KT\My:@XP_FILE">My</a>
Printing clock  summary report in "C:\Users\KT\My Projects\dac_interface\lattice_project\dac\dac_dac_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1398381374> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1398381374> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

syn_allowed_resources : blockrams=72  set on top level netlist uart_parser


<a name=mapperReport3>Clock Summary</a>
**************

Start                 Requested     Requested     Clock        Clock                
Clock                 Frequency     Period        Type         Group                
------------------------------------------------------------------------------------
uart_parser|clock     287.1 MHz     3.483         inferred     Autoconstr_clkgroup_0
====================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:509:0:509:6:@W:MT529:@XP_MSG">uart_parser.v(509)</a><!@TM:1398381374> | Found inferred clock uart_parser|clock which controls 86 sequential elements including tx_data[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 142MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Apr 24 18:16:13 2014

###########################################################]
Map & Optimize Report

<a name=mapperReport4>Synopsys Lattice Technology Mapper, Version maplat, Build 800R, Built Nov 18 2013 10:58:25</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1398381383> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1398381383> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1398381383> | Auto Constrain mode is enabled 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:644:1:644:5:@N:FA239:@XP_MSG">uart_parser.v(644)</a><!@TM:1398381383> | ROM tx_char[6] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:644:1:644:5:@N:FA239:@XP_MSG">uart_parser.v(644)</a><!@TM:1398381383> | ROM tx_char[4:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:644:1:644:5:@N:FA239:@XP_MSG">uart_parser.v(644)</a><!@TM:1398381383> | ROM tx_char[6] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:644:1:644:5:@N:MO106:@XP_MSG">uart_parser.v(644)</a><!@TM:1398381383> | Found ROM, 'tx_char[6]', 15 words by 1 bits 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:644:1:644:5:@N:FA239:@XP_MSG">uart_parser.v(644)</a><!@TM:1398381383> | ROM tx_char[4:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:644:1:644:5:@N:MO106:@XP_MSG">uart_parser.v(644)</a><!@TM:1398381383> | Found ROM, 'tx_char[4:0]', 15 words by 5 bits 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Encoding state machine main_sm[10:0] (view:work.uart_parser(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   1000 -> 00001000000
   1001 -> 00010000000
   1010 -> 00100000000
   1011 -> 01000000000
   1100 -> 10000000000
Encoding state machine tx_sm[4:0] (view:work.uart_parser(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   100 -> 00100
   101 -> 01000
   110 -> 10000
@N: : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:466:0:466:6:@N::@XP_MSG">uart_parser.v(466)</a><!@TM:1398381383> | Found counter in view:work.uart_parser(verilog) inst int_address[7:0]
@N: : <a href="c:\users\kt\my projects\dac_interface\lattice_project\dac\source\uart_parser.v:389:0:389:6:@N::@XP_MSG">uart_parser.v(389)</a><!@TM:1398381383> | Found counter in view:work.uart_parser(verilog) inst bin_byte_count[7:0]

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.68ns		 157 /        86
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.30ns		 166 /        86
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.30ns		 166 /        86
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 150MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1398381383> | The option to pack flops in the IOB has not been specified  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 150MB)



<a name=clockReport5>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clock@|E:addr_auto_inc@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock               port                   86         addr_auto_inc  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\KT\My Projects\dac_interface\lattice_project\dac\dac_dac.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 150MB)

Writing EDIF Netlist and constraint files
I-2013.09L 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1398381383> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 150MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1398381383> | Found inferred clock uart_parser|clock with period 4.02ns. Please declare a user-defined clock on object "p:clock"</font> 



<a name=timingReport6>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Apr 24 18:16:22 2014
#


Top view:               uart_parser
Requested Frequency:    249.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1398381383> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1398381383> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary7>Performance Summary </a>
*******************


Worst slack in design: -0.709

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
uart_parser|clock     249.1 MHz     211.7 MHz     4.015         4.724         -0.709     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





<a name=clockRelationships8>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
uart_parser|clock  uart_parser|clock  |  4.015       -0.709  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo9>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport10>Detailed Report for Clock: uart_parser|clock</a>
====================================



<a name=startingSlack11>Starting Points with Worst Slack</a>
********************************

                      Starting                                                         Arrival           
Instance              Reference             Type         Pin     Net                   Time        Slack 
                      Clock                                                                              
---------------------------------------------------------------------------------------------------------
bin_byte_count[1]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[1]     0.904       -0.709
bin_byte_count[2]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[2]     0.904       -0.709
bin_byte_count[3]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[3]     0.904       -0.709
bin_byte_count[5]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[5]     0.904       -0.709
bin_byte_count[6]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[6]     0.904       -0.709
bin_byte_count[7]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[7]     0.904       -0.709
main_sm[4]            uart_parser|clock     FD1P3DX      Q       main_sm[4]            1.018       -0.196
read_op               uart_parser|clock     FD1P3DX      Q       read_op               0.802       0.020 
s_tx_busy_0io         uart_parser|clock     IFS1P3DX     Q       s_tx_busy             0.964       0.023 
bin_byte_count[0]     uart_parser|clock     FD1P3DX      Q       bin_byte_count[0]     0.934       0.044 
=========================================================================================================


<a name=endingSlack12>Ending Points with Worst Slack</a>
******************************

                   Starting                                                    Required           
Instance           Reference             Type         Pin     Net              Time         Slack 
                   Clock                                                                          
--------------------------------------------------------------------------------------------------
int_address[0]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[1]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[2]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[3]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[4]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[5]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[6]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
int_address[7]     uart_parser|clock     FD1P3DX      SP      int_addresse     3.544        -0.709
tx_data_0io[0]     uart_parser|clock     OFS1P3DX     SP      N_460_i          3.544        -0.685
tx_data_0io[1]     uart_parser|clock     OFS1P3DX     SP      N_460_i          3.544        -0.685
==================================================================================================



<a name=worstPaths13>Worst Path Information</a>
<a href="C:\Users\KT\My Projects\dac_interface\lattice_project\dac\dac_dac.srr:srsfC:\Users\KT\My Projects\dac_interface\lattice_project\dac\dac_dac.srs:fp:19634:21044:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.015
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.544

    - Propagation time:                      4.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.709

    Number of logic level(s):                4
    Starting point:                          bin_byte_count[1] / Q
    Ending point:                            int_address[0] / SP
    The start point is clocked by            uart_parser|clock [rising] on pin CK
    The end   point is clocked by            uart_parser|clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bin_byte_count[1]             FD1P3DX      Q        Out     0.904     0.904       -         
bin_byte_count[1]             Net          -        -       -         -           3         
bin_byte_count_RNIQVK3[1]     ORCALUT4     A        In      0.000     0.904       -         
bin_byte_count_RNIQVK3[1]     ORCALUT4     Z        Out     0.782     1.686       -         
g0_5                          Net          -        -       -         -           2         
bin_byte_count_RNISBO9[0]     ORCALUT4     D        In      0.000     1.686       -         
bin_byte_count_RNISBO9[0]     ORCALUT4     Z        Out     0.923     2.609       -         
N_559_7                       Net          -        -       -         -           10        
addr_auto_inc_RNIBSCV         ORCALUT4     A        In      0.000     2.609       -         
addr_auto_inc_RNIBSCV         ORCALUT4     Z        Out     0.728     3.338       -         
N_103                         Net          -        -       -         -           1         
bin_write_op_RNIOB0R1         ORCALUT4     A        In      0.000     3.338       -         
bin_write_op_RNIOB0R1         ORCALUT4     Z        Out     0.914     4.252       -         
int_addresse                  Net          -        -       -         -           8         
int_address[0]                FD1P3DX      SP       In      0.000     4.252       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      4.015
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.544

    - Propagation time:                      4.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.709

    Number of logic level(s):                4
    Starting point:                          bin_byte_count[2] / Q
    Ending point:                            int_address[0] / SP
    The start point is clocked by            uart_parser|clock [rising] on pin CK
    The end   point is clocked by            uart_parser|clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bin_byte_count[2]             FD1P3DX      Q        Out     0.904     0.904       -         
bin_byte_count[2]             Net          -        -       -         -           3         
bin_byte_count_RNIQVK3[1]     ORCALUT4     B        In      0.000     0.904       -         
bin_byte_count_RNIQVK3[1]     ORCALUT4     Z        Out     0.782     1.686       -         
g0_5                          Net          -        -       -         -           2         
bin_byte_count_RNISBO9[0]     ORCALUT4     D        In      0.000     1.686       -         
bin_byte_count_RNISBO9[0]     ORCALUT4     Z        Out     0.923     2.609       -         
N_559_7                       Net          -        -       -         -           10        
addr_auto_inc_RNIBSCV         ORCALUT4     A        In      0.000     2.609       -         
addr_auto_inc_RNIBSCV         ORCALUT4     Z        Out     0.728     3.338       -         
N_103                         Net          -        -       -         -           1         
bin_write_op_RNIOB0R1         ORCALUT4     A        In      0.000     3.338       -         
bin_write_op_RNIOB0R1         ORCALUT4     Z        Out     0.914     4.252       -         
int_addresse                  Net          -        -       -         -           8         
int_address[0]                FD1P3DX      SP       In      0.000     4.252       -         
============================================================================================


Path information for path number 3: 
      Requested Period:                      4.015
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.544

    - Propagation time:                      4.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.709

    Number of logic level(s):                4
    Starting point:                          bin_byte_count[3] / Q
    Ending point:                            int_address[0] / SP
    The start point is clocked by            uart_parser|clock [rising] on pin CK
    The end   point is clocked by            uart_parser|clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bin_byte_count[3]             FD1P3DX      Q        Out     0.904     0.904       -         
bin_byte_count[3]             Net          -        -       -         -           3         
bin_byte_count_RNIQVK3[1]     ORCALUT4     C        In      0.000     0.904       -         
bin_byte_count_RNIQVK3[1]     ORCALUT4     Z        Out     0.782     1.686       -         
g0_5                          Net          -        -       -         -           2         
bin_byte_count_RNISBO9[0]     ORCALUT4     D        In      0.000     1.686       -         
bin_byte_count_RNISBO9[0]     ORCALUT4     Z        Out     0.923     2.609       -         
N_559_7                       Net          -        -       -         -           10        
addr_auto_inc_RNIBSCV         ORCALUT4     A        In      0.000     2.609       -         
addr_auto_inc_RNIBSCV         ORCALUT4     Z        Out     0.728     3.338       -         
N_103                         Net          -        -       -         -           1         
bin_write_op_RNIOB0R1         ORCALUT4     A        In      0.000     3.338       -         
bin_write_op_RNIOB0R1         ORCALUT4     Z        Out     0.914     4.252       -         
int_addresse                  Net          -        -       -         -           8         
int_address[0]                FD1P3DX      SP       In      0.000     4.252       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      4.015
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.544

    - Propagation time:                      4.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.709

    Number of logic level(s):                4
    Starting point:                          bin_byte_count[5] / Q
    Ending point:                            int_address[0] / SP
    The start point is clocked by            uart_parser|clock [rising] on pin CK
    The end   point is clocked by            uart_parser|clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bin_byte_count[5]             FD1P3DX      Q        Out     0.904     0.904       -         
bin_byte_count[5]             Net          -        -       -         -           3         
bin_byte_count_RNI6CL3[5]     ORCALUT4     A        In      0.000     0.904       -         
bin_byte_count_RNI6CL3[5]     ORCALUT4     Z        Out     0.782     1.686       -         
g0_4                          Net          -        -       -         -           2         
bin_byte_count_RNISBO9[0]     ORCALUT4     C        In      0.000     1.686       -         
bin_byte_count_RNISBO9[0]     ORCALUT4     Z        Out     0.923     2.609       -         
N_559_7                       Net          -        -       -         -           10        
addr_auto_inc_RNIBSCV         ORCALUT4     A        In      0.000     2.609       -         
addr_auto_inc_RNIBSCV         ORCALUT4     Z        Out     0.728     3.338       -         
N_103                         Net          -        -       -         -           1         
bin_write_op_RNIOB0R1         ORCALUT4     A        In      0.000     3.338       -         
bin_write_op_RNIOB0R1         ORCALUT4     Z        Out     0.914     4.252       -         
int_addresse                  Net          -        -       -         -           8         
int_address[0]                FD1P3DX      SP       In      0.000     4.252       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      4.015
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.544

    - Propagation time:                      4.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.709

    Number of logic level(s):                4
    Starting point:                          bin_byte_count[6] / Q
    Ending point:                            int_address[0] / SP
    The start point is clocked by            uart_parser|clock [rising] on pin CK
    The end   point is clocked by            uart_parser|clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bin_byte_count[6]             FD1P3DX      Q        Out     0.904     0.904       -         
bin_byte_count[6]             Net          -        -       -         -           3         
bin_byte_count_RNI6CL3[5]     ORCALUT4     B        In      0.000     0.904       -         
bin_byte_count_RNI6CL3[5]     ORCALUT4     Z        Out     0.782     1.686       -         
g0_4                          Net          -        -       -         -           2         
bin_byte_count_RNISBO9[0]     ORCALUT4     C        In      0.000     1.686       -         
bin_byte_count_RNISBO9[0]     ORCALUT4     Z        Out     0.923     2.609       -         
N_559_7                       Net          -        -       -         -           10        
addr_auto_inc_RNIBSCV         ORCALUT4     A        In      0.000     2.609       -         
addr_auto_inc_RNIBSCV         ORCALUT4     Z        Out     0.728     3.338       -         
N_103                         Net          -        -       -         -           1         
bin_write_op_RNIOB0R1         ORCALUT4     A        In      0.000     3.338       -         
bin_write_op_RNIOB0R1         ORCALUT4     Z        Out     0.914     4.252       -         
int_addresse                  Net          -        -       -         -           8         
int_address[0]                FD1P3DX      SP       In      0.000     4.252       -         
============================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage14>Resource Usage Report</a>
Part: lfe3_35ea-6

Register bits: 86 of 33264 (0%)
PIC Latch:       0
I/O cells:       49


Details:
CCU2C:          10
FD1P3BX:        1
FD1P3DX:        57
FD1S3BX:        1
FD1S3DX:        3
GSR:            1
IB:             21
IFS1P3DX:       10
INV:            1
OB:             28
OFS1P3DX:       14
ORCALUT4:       165
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 53MB peak: 150MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime
# Thu Apr 24 18:16:22 2014

###########################################################]

</pre></samp></body></html>
