set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[10]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[11]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[12]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[13]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[14]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[15]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[16]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[17]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[18]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[19]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[1]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[20]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[21]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[22]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[23]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[24]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[25]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[26]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[27]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[28]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[29]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[2]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[30]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[31]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[3]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[4]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[5]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[6]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[7]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[8]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[9]}]
set_property MARK_DEBUG true [get_nets top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TLAST]
set_property MARK_DEBUG true [get_nets top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TVALID]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[10]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[11]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[12]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[13]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[14]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[15]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[16]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[17]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[18]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[19]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[1]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[20]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[21]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[22]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[23]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[24]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[25]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[26]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[27]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[28]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[29]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[2]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[30]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[31]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[3]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[4]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[5]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[6]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[7]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[8]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[9]}]
set_property MARK_DEBUG true [get_nets top_i/hier_0/axis_interconnect_0_M02_AXIS_TLAST]
set_property MARK_DEBUG true [get_nets top_i/hier_0/axis_interconnect_0_M02_AXIS_TVALID]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/irq_dma_mm2s[0]}]
set_property MARK_DEBUG true [get_nets {top_i/hier_0/irq_dma_s2mm[0]}]

set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[22]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[48]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[54]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[86]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[34]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[14]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[35]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[79]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[11]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[89]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARREGION[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[116]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[23]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[81]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[93]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[14]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[61]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[16]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[16]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[18]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWBURST[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[12]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[29]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[115]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[13]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[126]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[42]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARBURST[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[98]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[66]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[42]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[18]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARBURST[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[8]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[86]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[22]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[9]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[52]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[10]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[94]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[27]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[95]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[84]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[92]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[18]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARREGION[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[79]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[24]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[75]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[41]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[101]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[65]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[46]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[21]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RRESP[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[108]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[13]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[15]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[31]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[26]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[11]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[8]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[70]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[15]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[27]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[9]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[12]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[33]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[17]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[100]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[19]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[20]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[22]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[30]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[84]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[25]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[28]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[119]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[30]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[110]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[59]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[44]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[25]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[107]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARADDR[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[27]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[8]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[104]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[115]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[47]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARLEN[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[76]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARREGION[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[19]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[40]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARREGION[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[11]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[37]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARSIZE[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARSIZE[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[27]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_ARSIZE[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWREGION[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[85]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[10]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[11]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[77]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[12]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[31]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[13]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[21]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[14]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[15]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[17]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[18]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RRESP[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[19]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[56]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[20]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[21]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[36]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[23]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[24]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[25]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[9]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[26]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[47]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[28]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[73]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[29]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[126]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[30]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[59]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[31]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[80]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[52]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[8]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[69]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWADDR[9]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWBURST[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[78]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[23]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[60]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWLEN[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWREGION[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWREGION[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[67]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWREGION[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWSIZE[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[70]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWSIZE[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[103]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_AWSIZE[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[65]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_BRESP[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_BRESP[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[69]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[0]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[101]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[102]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[103]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[105]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[106]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[107]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[108]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[64]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[109]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[10]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[110]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[91]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[111]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[112]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[113]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[114]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[2]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[116]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[39]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[117]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[118]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[11]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[8]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[120]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[121]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[122]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[123]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[100]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[124]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[125]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[12]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[127]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[10]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[13]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[14]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[15]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[16]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[49]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[17]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[19]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[29]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[1]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[68]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[20]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[124]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[21]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[10]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[22]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[23]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[24]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[89]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[25]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[91]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[26]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[37]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[28]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[72]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[29]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[26]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[30]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[31]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[32]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[13]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[36]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[38]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[39]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[15]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[40]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[41]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[96]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[43]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[105]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[45]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[46]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[20]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[48]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[82]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[49]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[125]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[50]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[51]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[32]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[53]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[54]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[55]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[56]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[57]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[87]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[58]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[60]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[61]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[43]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[50]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[62]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[117]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[63]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[64]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[28]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[97]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[66]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[67]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[62]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[68]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[118]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[6]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[71]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[35]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[72]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[73]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[74]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[55]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[74]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[127]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[75]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[76]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[77]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[78]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[71]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[80]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[82]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[83]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[85]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[58]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[87]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[57]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[88]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[90]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[92]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[93]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[121]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[94]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[95]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[96]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[12]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[97]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[98]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[99]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[119]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_RDATA[9]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[114]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[45]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[102]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[16]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[104]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[106]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[109]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[120]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[111]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[112]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[113]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[122]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[123]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[14]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[17]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[24]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[33]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[34]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[38]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[44]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[3]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[51]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[53]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[5]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[4]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[63]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[7]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[81]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[83]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[88]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[90]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WDATA[99]}]
set_property MARK_DEBUG false [get_nets {top_i/hier_0_M_AXI_DMA_PCIE_WSTRB[1]}]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_ARID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_AWVALID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_RID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_BID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_ARREADY]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_ARVALID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_BVALID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_WLAST]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_AWID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_AWREADY]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_BREADY]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_WREADY]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_RLAST]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_RREADY]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_RVALID]
set_property MARK_DEBUG false [get_nets top_i/hier_0_M_AXI_DMA_PCIE_WVALID]
set_property MARK_DEBUG true [get_nets top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TREADY]
set_property MARK_DEBUG true [get_nets top_i/hier_0/axis_interconnect_0_M02_AXIS_TREADY]

set_property MARK_DEBUG true [get_nets top_i/pcie_0/axi_pcie_0_INTX_MSI_Grant]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_0_MSI_Vector_Width[0]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_0_MSI_Vector_Width[1]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_0_MSI_Vector_Width[2]}]
set_property MARK_DEBUG true [get_nets top_i/pcie_0/axi_pcie_0_MSI_enable]
set_property MARK_DEBUG true [get_nets top_i/pcie_0/axi_pcie_intc_0_INTX_MSI_Request]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[0]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[1]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[2]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[3]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[4]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/msi_irq[0]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/msi_irq[1]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/msi_irq[2]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/msi_irq[3]}]
set_property MARK_DEBUG true [get_nets {top_i/pcie_0/msi_irq[4]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list top_i/pcie_0/axi_pcie_0/U0/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_i/pcie_0/axi_pcie_0_MSI_Vector_Width[0]} {top_i/pcie_0/axi_pcie_0_MSI_Vector_Width[1]} {top_i/pcie_0/axi_pcie_0_MSI_Vector_Width[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[0]} {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[1]} {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[2]} {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[3]} {top_i/pcie_0/axi_pcie_intc_0_MSI_Vector_Num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_i/pcie_0/msi_irq[0]} {top_i/pcie_0/msi_irq[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[0]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[1]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[2]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[3]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[4]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[5]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[6]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[7]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[8]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[9]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[10]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[11]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[12]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[13]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[14]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[15]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[16]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[17]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[18]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[19]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[20]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[21]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[22]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[23]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[24]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[25]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[26]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[27]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[28]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[29]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[30]} {top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[0]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[1]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[2]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[3]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[4]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[5]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[6]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[7]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[8]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[9]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[10]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[11]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[12]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[13]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[14]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[15]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[16]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[17]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[18]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[19]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[20]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[21]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[22]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[23]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[24]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[25]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[26]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[27]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[28]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[29]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[30]} {top_i/hier_0/axis_interconnect_0_M02_AXIS_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_i/hier_0/irq_dma_mm2s[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_i/hier_0/irq_dma_s2mm[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_i/hier_0/axi_dma_1_M_AXIS_MM2S_TVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_i/pcie_0/axi_pcie_0_INTX_MSI_Grant]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_i/pcie_0/axi_pcie_0_MSI_enable]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_i/pcie_0/axi_pcie_intc_0_INTX_MSI_Request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_i/hier_0/axis_interconnect_0_M02_AXIS_TLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_i/hier_0/axis_interconnect_0_M02_AXIS_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_i/hier_0/axis_interconnect_0_M02_AXIS_TVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_INT_USERCLK2_OUT]
