{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573820757209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573820757209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:25:56 2019 " "Processing started: Fri Nov 15 13:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573820757209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573820757209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_registr_sedmi_segment -c top_registr_sedmi_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_registr_sedmi_segment -c top_registr_sedmi_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573820757210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573820757720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/counter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758246 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/counter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573820758246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nasobicka_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nasobicka_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nasobicka_async-rtl " "Found design unit 1: nasobicka_async-rtl" {  } { { "nasobicka_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/nasobicka_async.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758252 ""} { "Info" "ISGN_ENTITY_NAME" "1 nasobicka_async " "Found entity 1: nasobicka_async" {  } { { "nasobicka_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/nasobicka_async.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573820758252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soucet_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soucet_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soucet_async-rtl " "Found design unit 1: soucet_async-rtl" {  } { { "soucet_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/soucet_async.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758258 ""} { "Info" "ISGN_ENTITY_NAME" "1 soucet_async " "Found entity 1: soucet_async" {  } { { "soucet_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/soucet_async.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573820758258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sedmi_segment_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sedmi_segment_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sedmi_segment_async-rtl " "Found design unit 1: sedmi_segment_async-rtl" {  } { { "sedmi_segment_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/sedmi_segment_async.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758264 ""} { "Info" "ISGN_ENTITY_NAME" "1 sedmi_segment_async " "Found entity 1: sedmi_segment_async" {  } { { "sedmi_segment_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/sedmi_segment_async.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573820758264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registr_8bit_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registr_8bit_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registr_8bit_async-rtl " "Found design unit 1: registr_8bit_async-rtl" {  } { { "registr_8bit_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/registr_8bit_async.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758270 ""} { "Info" "ISGN_ENTITY_NAME" "1 registr_8bit_async " "Found entity 1: registr_8bit_async" {  } { { "registr_8bit_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/registr_8bit_async.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573820758270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_registr_sedmi_segment.vhd 2 1 " "Using design file top_registr_sedmi_segment.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_registr_sedmi_segment-rtl " "Found design unit 1: top_registr_sedmi_segment-rtl" {  } { { "top_registr_sedmi_segment.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/top_registr_sedmi_segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758364 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_registr_sedmi_segment " "Found entity 1: top_registr_sedmi_segment" {  } { { "top_registr_sedmi_segment.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/top_registr_sedmi_segment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573820758364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573820758364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_registr_sedmi_segment " "Elaborating entity \"top_registr_sedmi_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573820758371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"counter:i_counter\"" {  } { { "top_registr_sedmi_segment.vhd" "i_counter" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/top_registr_sedmi_segment.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573820758378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sedmi_segment_async sedmi_segment_async:i_segment_0_3 " "Elaborating entity \"sedmi_segment_async\" for hierarchy \"sedmi_segment_async:i_segment_0_3\"" {  } { { "top_registr_sedmi_segment.vhd" "i_segment_0_3" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_top_registr_sedm_segment/top_registr_sedmi_segment.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573820758383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573820759094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573820759094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573820759149 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573820759149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573820759149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573820759149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573820759180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:25:59 2019 " "Processing ended: Fri Nov 15 13:25:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573820759180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573820759180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573820759180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573820759180 ""}
