
---------- Begin Simulation Statistics ----------
simSeconds                                   3.158945                       # Number of seconds simulated (Second)
simTicks                                 3158944944402                       # Number of ticks simulated (Tick)
finalTick                                3158944944402                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    657.25                       # Real time elapsed on the host (Second)
hostTickRate                               4806299783                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8631544                       # Number of bytes of host memory used (Byte)
simInsts                                    111134811                       # Number of instructions simulated (Count)
simOps                                      195542812                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   169090                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     297516                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        236926795                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.131886                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.469068                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       226434250                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   394927                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      235678452                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  64752                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             31286361                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          52258965                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2261                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           236063361                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.998369                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.615196                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 143013131     60.58%     60.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  33999073     14.40%     74.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  21177607      8.97%     83.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  15176426      6.43%     90.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   9309900      3.94%     94.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6487293      2.75%     97.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4662989      1.98%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1754648      0.74%     99.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    482294      0.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             236063361                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  456007     19.38%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    121      0.01%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      5      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     19.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1018030     43.26%     62.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                877160     37.28%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1540      0.07%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              183      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1740101      0.74%      0.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     160616493     68.15%     68.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       130951      0.06%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         45673      0.02%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8639      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6605      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       890959      0.38%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           26      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13929      0.01%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14184      0.01%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2876      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           15      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          870      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          183      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     57348679     24.33%     93.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     12897202      5.47%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       776728      0.33%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1183107      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      235678452                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.994731                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2353050                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009984                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                704028905                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               255762048                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       212947290                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   5809162                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2468074                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2434672                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   233386073                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2905328                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    505412                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          173070                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          863434                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       41482670                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      15099683                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3880048                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3224564                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1655      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1575388      6.70%      6.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1668491      7.10%     13.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1127      0.00%     13.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19366926     82.40%     96.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       877399      3.73%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11365      0.05%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       23502351                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1365      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       261061      6.62%      6.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       354765      9.00%     15.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          522      0.01%     15.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3218996     81.66%     97.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       100794      2.56%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4577      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3942080                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          436      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         2689      0.62%      0.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1843      0.42%      1.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          224      0.05%      1.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       429913     98.38%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          680      0.16%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1222      0.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       437007                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          290      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1314326      6.72%      6.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1313726      6.72%     13.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          605      0.00%     13.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     16147930     82.55%     95.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       776605      3.97%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6788      0.03%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     19560270                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          290      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         2686      0.67%      0.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1554      0.39%      1.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          212      0.05%      1.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       393731     98.42%     99.61% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          393      0.10%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1183      0.30%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       400049                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     10108440     43.01%     43.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     11812073     50.26%     93.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1575388      6.70%     99.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         6450      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     23502351                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       240884     55.39%     55.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       191135     43.95%     99.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         2689      0.62%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          147      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       434855                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19368581                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      9274142                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            437007                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2723                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       245542                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        191465                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             23502351                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               240971                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                16667637                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.709190                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3684                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           12492                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6450                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6042                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1655      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1575388      6.70%      6.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1668491      7.10%     13.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1127      0.00%     13.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19366926     82.40%     96.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       877399      3.73%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11365      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     23502351                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          284      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1575386     23.05%     23.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         2077      0.03%     23.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1127      0.02%     23.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5243552     76.72%     99.82% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          923      0.01%     99.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11365      0.17%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       6834714                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1843      0.76%      0.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       238448     98.95%     99.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          680      0.28%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       240971                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1843      0.76%      0.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       238448     98.95%     99.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          680      0.28%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       240971                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        12492                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         6450                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6042                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1446                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        13938                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1930679                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1930675                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             616348                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1314326                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1311640                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              2686                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        31265690                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          392666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            434829                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    231692998                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.843974                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.042999                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       178646806     77.10%     77.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        17360458      7.49%     84.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         7522029      3.25%     87.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8479919      3.66%     91.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2687402      1.16%     92.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1640047      0.71%     93.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1520354      0.66%     94.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1061292      0.46%     94.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        12774691      5.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    231692998                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      261298                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1314331                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1466987      0.75%      0.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    144416632     73.85%     74.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       129640      0.07%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        42135      0.02%     74.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7379      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6578      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       887657      0.45%     75.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     75.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13728      0.01%     75.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        13991      0.01%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1823      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            8      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          856      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv          176      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     35982236     18.40%     93.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     11083109      5.67%     99.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       309005      0.16%     99.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1179616      0.60%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    195542812                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      12774691                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            111134811                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              195542812                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      111134811                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        195542812                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.131886                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.469068                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           48553966                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2426006                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         192848477                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         36291241                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        12262725                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1466987      0.75%      0.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    144416632     73.85%     74.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       129640      0.07%     74.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        42135      0.02%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7379      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6578      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       887657      0.45%     75.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           24      0.00%     75.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13728      0.01%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        13991      0.01%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1823      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            8      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          856      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv          176      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     35982236     18.40%     93.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     11083109      5.67%     99.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       309005      0.16%     99.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1179616      0.60%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    195542812                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     19560270                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     18238261                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1321719                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     16147930                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3412050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1314331                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1314326                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                144050412                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              55286271                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  33742158                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2444586                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 539934                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11665829                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2861                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              229030702                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 15964                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           235173040                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         21442636                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        57913261                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       14066089                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.992598                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      106098708                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      75788422                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3058094                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1243550                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     277131609                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    158426352                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          71979350                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    115542236                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           13393911                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      66416953                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1085438                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                28804                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5227                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        17977                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  13382140                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                435645                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          236063361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.979822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.447692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                198210117     83.96%     83.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3042439      1.29%     85.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2483431      1.05%     86.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1551151      0.66%     86.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2788381      1.18%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3230340      1.37%     89.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2532578      1.07%     90.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1662820      0.70%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 20562104      8.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            236063361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             132020448                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.557220                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           23502351                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.099197                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    169051681                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    539934                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   16900671                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  6291460                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              226829177                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                16742                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 41482670                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                15099683                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                132126                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    278404                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  5739424                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         114602                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         256502                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       246953                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               503455                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                215528689                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               215381962                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 159645728                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 236559075                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.909065                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.674866                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     7113684                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5191428                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2616                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              114602                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2836958                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               436976                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               14078802                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           36291241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.755521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            22.062172                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6877065     18.95%     18.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             24775920     68.27%     87.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3583922      9.88%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               676625      1.86%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                82709      0.23%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3603      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  105      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    3      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 51      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                546      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2731      0.01%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6212      0.02%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               7888      0.02%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              11399      0.03%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               9227      0.03%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              10462      0.03%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              16238      0.04%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              22327      0.06%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              37624      0.10%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              51041      0.14%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              49427      0.14%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              38216      0.11%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              21943      0.06%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               5932      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             36291241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                40137474                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                14066110                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      5955                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     13374                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                13382845                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1107                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 539934                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                145540649                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                25815355                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          22080                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  34489730                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              29655613                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              227973010                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 26472                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4930908                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               14199087                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10574752                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           390684355                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   784935821                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                278412624                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3082716                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             337871587                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 52812765                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     760                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 750                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  19269125                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        445691943                       # The number of ROB reads (Count)
system.cpu.rob.writes                       457991845                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                111134811                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  195542812                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   813                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  13382101.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  31757092.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.026352432426                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         22385                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         22385                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            102169182                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              361194                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     45886649                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    12262738                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   45886649                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  12262738                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 1129748                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               11880446                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                7822587                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  14812                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                1691038                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               22976111                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               13382101                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               1824940                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1943                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                429516                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              10006339                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 32955660                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  9780944                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1228913                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   374851                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   153888                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   106787                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    69999                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    43278                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    20891                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     9621                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    6180                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    3489                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    1507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     553                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     217                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   11853                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   12175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   22359                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   22393                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   22396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   22402                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   22396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   22390                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   22394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   22393                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   22394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   22394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   22397                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   22386                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   22385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   22387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   22385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   22386                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        22385                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1999.408130                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    5587.518991                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191         21861     97.66%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383          479      2.14%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575            3      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-32767            4      0.02%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-49151            1      0.00%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-57343            3      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-65535            6      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::73728-81919            2      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::81920-90111            3      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::90112-98303            1      0.00%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::98304-106495            4      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::106496-114687            2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::114688-122879            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::131072-139263            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::139264-147455            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::155648-163839            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::180224-188415            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::212992-221183            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::221184-229375            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          22385                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        22385                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.077195                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.047938                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.996747                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             10218     45.65%     45.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               313      1.40%     47.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             11774     52.60%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                68      0.30%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                12      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          22385                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 72303872                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1054879538                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              83597584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               333934131.98585916                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               26463767.32463925                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3158944891070                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       54324.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    856454464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    190130925                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      2486073                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 271120414.908696651459                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 60188109.747507005930                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 786994.722527721315                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     13382101                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     32504548                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     12262738                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 349367598209                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 878506030528                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 81332051722063                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26107.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27027.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   6632454.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    856454464                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    198425074                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1054879538                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    856454464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    856454464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     83597584                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     83597584                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      13382101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      32504548                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         45886649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     12262738                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        12262738                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       271120415                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        62813717                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          333934132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    271120415                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      271120415                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       26463767                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          26463767                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      271120415                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       89277484                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         360397899                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              44756901                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               382273                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1909822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       3239166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        404701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1080863                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        398903                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       3259854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        511783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1360210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      19400125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       3304989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       413309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       407404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      3009177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      5057024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       589108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       410463                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          5690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         15410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        106163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        100555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         5489                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         7117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        34132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        25070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        52045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             388681734987                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           223784505000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        1227873628737                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8684.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27434.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             38624854                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              339509                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      6174807                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   467.853742                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   295.165516                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   378.991605                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1316956     21.33%     21.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1213206     19.65%     40.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       634739     10.28%     51.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       415821      6.73%     57.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       443512      7.18%     65.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       274740      4.45%     69.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       263286      4.26%     73.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       163644      2.65%     76.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1448903     23.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      6174807                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         2864441664                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        24465472                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               906.771632                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 7.744824                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     7.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      13118721840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       6972754635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     86860256280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      244859760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 249364365120.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1234917848370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 173104039200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1764582845205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    558.598797                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 438628198548                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 105484080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2614832665854                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      30969428700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      16460637930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    232704016860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1750605300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 249364365120.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1398321938880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  35500594560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1965071587350                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    622.065792                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  76636609949                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 105484080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2976824254453                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             45755998                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            45755996                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            12132089                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           12132089                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq       130649                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp       130649                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq       130649                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp       130649                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     26764201                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     26764201                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     89534571                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     89534571                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               116298772                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    856454400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    856454400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    282022650                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    282022650                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1138477050                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           58149387                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 58149387    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             58149387                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3158944944402                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        938804862625                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       924950640437                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1078449524460                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.181402                       # Number of seconds simulated (Second)
simTicks                                 181401984837                       # Number of ticks simulated (Tick)
finalTick                                3340346929239                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     33.34                       # Real time elapsed on the host (Second)
hostTickRate                               5440543483                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8632568                       # Number of bytes of host memory used (Byte)
simInsts                                    115800295                       # Number of instructions simulated (Count)
simOps                                      203313420                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3472928                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6097503                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         13605489                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.916201                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.342912                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10522412                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    55237                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10791703                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7966                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2806913                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5320899                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 261                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            13548937                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.796498                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.430833                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8945383     66.02%     66.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1812445     13.38%     79.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1198891      8.85%     88.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    637237      4.70%     92.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    477316      3.52%     96.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    236193      1.74%     98.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    139227      1.03%     99.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73786      0.54%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     28459      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              13548937                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   19256      7.85%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 118331     48.26%     56.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                107609     43.89%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       107115      0.99%      0.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7000084     64.87%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        18294      0.17%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           350      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           24      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           98      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           48      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          120      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           24      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2913667     27.00%     93.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       751817      6.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           58      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10791703                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.793187                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              245196                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.022721                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 35384753                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                13400136                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9451275                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       752                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      368                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              368                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    10929408                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          376                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     32841                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           12049                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           56552                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        1905664                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        885838                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       396825                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       295148                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        113085     10.70%     10.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       116994     11.07%     21.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     21.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       787900     74.53%     96.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        38939      3.68%     99.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          233      0.02%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1057151                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        32115      9.00%      9.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        36022     10.10%     19.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     19.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       274921     77.08%     96.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        13566      3.80%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           33      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        356657                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          379      1.08%      1.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          130      0.37%      1.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      1.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        34422     98.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        34932                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        80969     11.56%     11.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        80969     11.56%     23.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     23.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       512971     73.23%     96.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        25373      3.62%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          196      0.03%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       700478                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          379      1.27%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          126      0.42%      1.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      1.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        29380     98.31%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        29885                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       489041     46.26%     46.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       454811     43.02%     89.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       113085     10.70%     99.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          214      0.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1057151                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        19879     56.91%     56.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        14674     42.01%     98.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          379      1.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        34932                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            787900                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       299391                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             34932                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            106                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        20302                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         14630                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1057151                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                19922                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  697633                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.659918                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             108                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             233                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                214                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               19                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       113085     10.70%     10.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       116994     11.07%     21.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     21.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       787900     74.53%     96.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        38939      3.68%     99.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          233      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1057151                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       113085     31.45%     31.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          104      0.03%     31.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     31.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       246096     68.45%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0      0.00%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          233      0.06%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        359518                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          130      0.65%      0.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        19792     99.35%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        19922                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          130      0.65%      0.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        19792     99.35%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        19922                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          233                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          214                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          234                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               149109                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 149107                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              68137                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  80969                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               80590                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               379                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         2806089                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           54976                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             34784                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     13145960                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.591102                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.631866                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10561103     80.34%     80.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1119932      8.52%     88.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          346638      2.64%     91.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          405680      3.09%     94.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          147148      1.12%     95.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           51179      0.39%     96.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           85440      0.65%     96.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           47487      0.36%     97.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          381353      2.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     13145960                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       36650                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 80969                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        81388      1.05%      1.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5607621     72.16%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        18136      0.23%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          350      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           24      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           98      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           48      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          120      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           24      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1444662     18.59%     92.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       618083      7.95%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           50      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            4      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      7770608                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        381353                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              4665484                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                7770608                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        4665484                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          7770608                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.916201                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.342912                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            2062799                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                368                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           7647817                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1444712                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          618087                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        81388      1.05%      1.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5607621     72.16%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        18136      0.23%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          350      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           24      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           98      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           48      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          120      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           24      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1444662     18.59%     92.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       618083      7.95%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead           50      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            4      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      7770608                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       700478                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       619313                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        81165                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       512971                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       187507                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        80969                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        80969                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  7793918                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4066197                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1474064                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                165574                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  49184                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               436643                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   148                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10809624                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   976                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            10758862                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           865052                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         2901361                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         751160                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.790774                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        5127178                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3126307                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads            560                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites           316                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      13420602                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      6927677                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           3652521                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5418129                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             568110                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3996115                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   98664                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1499                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    748174                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 38815                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           13548937                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.817572                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.258667                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11778389     86.93%     86.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    78135      0.58%     87.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    85479      0.63%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   148108      1.09%     89.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   121122      0.89%     90.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    91455      0.67%     90.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   179560      1.33%     92.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   168815      1.25%     93.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   897874      6.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             13548937                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               6655732                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.489195                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1057151                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.077700                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      9499873                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     49184                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2189255                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   389076                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10577649                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1900                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1905664                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  885838                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 18413                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     33185                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   327071                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          15942                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          16082                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        20309                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                36391                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9456890                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9451643                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   6753287                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11709858                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.694693                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.576718                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       41679                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  460934                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   48                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               15942                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 267736                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 807403                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1444712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             16.740905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.071511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  34515      2.39%      2.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1131708     78.33%     80.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               233127     16.14%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                40476      2.80%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4552      0.32%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  308      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              192                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1444712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1750353                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  751160                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       157                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  748174                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  49184                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7891809                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2924155                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1521161                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1162628                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10683401                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3400                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 624253                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   3356                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 606983                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            17744531                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    38460379                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14256617                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       560                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              12989560                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  4754806                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1332632                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         23340030                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21557141                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4665484                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    7770608                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    98                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    748168.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1628109.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001843506412                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2458                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2458                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5307705                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               39739                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2448865                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      618087                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2448865                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    618087                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  114718                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 575957                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.28                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 342704                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                     50                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 229812                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                1128131                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 748168                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                126788                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                   108                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                 36615                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                454576                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1601732                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   587726                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    92396                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    27735                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     8290                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     5569                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     3950                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     2700                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     1682                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1025                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     670                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     367                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     160                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      71                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      45                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1389                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1406                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2460                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      949.628967                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     621.858337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     866.759201                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            616     25.06%     25.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511          268     10.90%     35.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767          301     12.25%     48.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023          397     16.15%     64.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279          283     11.51%     75.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535          198      8.06%     83.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791          108      4.39%     88.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047           54      2.20%     90.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303           53      2.16%     92.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559           41      1.67%     94.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815           26      1.06%     95.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071           23      0.94%     96.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327           16      0.65%     96.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583           26      1.06%     98.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            2      0.08%     98.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            8      0.33%     98.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351           14      0.57%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607           10      0.41%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            1      0.04%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            2      0.08%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375           11      0.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2458                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.138731                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.109852                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.989504                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1052     42.80%     42.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                17      0.69%     43.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1385     56.35%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2458                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  7341952                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 58169852                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3910072                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               320668222.30346000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21554736.58964328                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   181402011503                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       59147.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     47882752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      9472751                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       261469                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 263959360.990594297647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 52219665.669655181468                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1441378.936591817066                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       748168                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1700697                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data       618087                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  20053317718                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  45651622174                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 4695060213080                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26803.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26842.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   7596115.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     47882752                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     10287076                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        58169828                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     47882752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     47882752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      3910072                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3910072                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        748168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1700694                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2448862                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data       618087                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          618087                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       263959361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        56708729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          320668090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    263959361                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      263959361                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       21554737                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21554737                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      263959361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       78263466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         342222827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2334147                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                42127                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        207488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        415275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         11660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         59405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         11201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        175816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         27033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         28077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        946977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        223912                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        14762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        10717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       105546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        44037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        37974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        14267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         14042                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         11572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2986                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         6657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              21939683642                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            11670735000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         65704939892                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9399.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28149.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1978840                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               37143                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       360284                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   422.110380                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   265.655986                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   359.874377                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        83545     23.19%     23.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        79221     21.99%     45.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        38562     10.70%     55.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        24984      6.93%     62.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        24521      6.81%     69.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        18939      5.26%     74.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        16932      4.70%     79.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        11759      3.26%     82.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        61821     17.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       360284                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          149385408                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2696128                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               823.504815                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                14.862726                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.12                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        934997280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        496947660                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      6682718700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        9521280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 14319268080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  78636054870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3438526560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   104518034430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    576.168086                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   8308297819                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6057220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 167036467018                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1637480460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        870330120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      9983090880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      210381660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 14319268080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  78298168560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3723062400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   109041782160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    601.105783                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8793576574                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6057220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 166551188263                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2430540                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2430538                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              599762                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             599762                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq        18325                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp        18325                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq        18325                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp        18325                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1496336                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1496336                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      4637566                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      4637566                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6133902                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     47882752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     47882752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     14197156                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     14197156                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 62079908                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3066952                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3066952    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3066952                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 181401984837                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         49132624987                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        51903280619                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        56359092297                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.533328                       # Number of seconds simulated (Second)
simTicks                                 533327879803                       # Number of ticks simulated (Tick)
finalTick                                3873674809042                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     96.03                       # Real time elapsed on the host (Second)
hostTickRate                               5553653142                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8655096                       # Number of bytes of host memory used (Byte)
simInsts                                    132438853                       # Number of instructions simulated (Count)
simOps                                      234563191                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1379091                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2442514                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         40000591                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.404090                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.415958                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        31918554                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     9152                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       32981639                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    888                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               677903                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            840763                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 912                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            39901971                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.826567                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.521488                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  26422564     66.22%     66.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5342899     13.39%     79.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3439314      8.62%     88.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1600034      4.01%     92.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1161733      2.91%     95.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    795556      1.99%     97.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    728911      1.83%     98.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    325848      0.82%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     85112      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              39901971                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   53056     40.15%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     40.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.02%     40.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     40.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     40.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     40.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     40.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.01%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  16593     12.56%     52.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 13306     10.07%     62.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               768      0.58%     63.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            48384     36.61%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       360203      1.09%      1.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23779259     72.10%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        19193      0.06%     73.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1070      0.00%     73.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       147978      0.45%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          672      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          382      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       164255      0.50%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       131370      0.40%     74.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       410708      1.25%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           25      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5120347     15.52%     91.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2194593      6.65%     98.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       195081      0.59%     98.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       456495      1.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       32981639                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.824529                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              132155                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004007                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                102606179                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30995234                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        30155025                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3392106                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1612089                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1607620                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31032946                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1720645                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      5587                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           15338                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           98620                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4155861                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2666426                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        64583                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        36478                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           13      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        223672      7.02%      7.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       175710      5.52%     12.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        49341      1.55%     14.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2485821     78.03%     92.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       182775      5.74%     97.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        68540      2.15%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3185872                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           11      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2241      1.02%      1.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3544      1.61%      2.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           77      0.03%      2.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       210780     95.70%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1142      0.52%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2461      1.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        220256                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            3      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           44      0.22%      0.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          473      2.32%      2.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          100      0.49%      3.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        19120     93.74%     96.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          273      1.34%     98.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          383      1.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        20396                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       221433      7.47%      7.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       172169      5.81%     13.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        49264      1.66%     14.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2275023     76.71%     91.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       181633      6.12%     97.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        66083      2.23%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2965607                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           37      0.19%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          297      1.50%      1.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           96      0.49%      2.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        18829     95.19%     97.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          162      0.82%     98.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          357      1.80%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        19780                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1215037     38.14%     38.14% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1632122     51.23%     89.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       223672      7.02%     96.39% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       115041      3.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3185872                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2483     12.20%     12.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        17811     87.51%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           44      0.22%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           14      0.07%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        20352                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2485834                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1275754                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             20396                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            908                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         2579                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         17817                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3185872                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2049                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2002326                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.628502                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1190                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          117881                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             115041                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2840                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           13      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       223672      7.02%      7.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       175710      5.52%     12.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        49341      1.55%     14.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2485821     78.03%     92.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       182775      5.74%     97.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        68540      2.15%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3185872                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       223672     18.90%     18.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          677      0.06%     18.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        49341      4.17%     23.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       840894     71.05%     94.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          418      0.04%     94.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        68540      5.79%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1183546                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          473     23.08%     23.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1303     63.59%     86.68% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          273     13.32%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2049                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          473     23.08%     23.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1303     63.59%     86.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          273     13.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2049                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       117881                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       115041                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2840                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          483                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       118364                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               227292                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 227293                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               5862                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 221433                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              221396                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                37                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          674769                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            8240                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             20060                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     39811972                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.784934                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.736532                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        29026301     72.91%     72.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4017648     10.09%     83.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2034757      5.11%     88.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1867014      4.69%     92.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          700824      1.76%     94.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          638049      1.60%     96.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          236204      0.59%     96.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          178598      0.45%     97.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1112577      2.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     39811972                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        5186                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                221433                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       353914      1.13%      1.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     23306357     74.58%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        19073      0.06%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          873      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       147925      0.47%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          672      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          382      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       164200      0.53%     76.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       131370      0.42%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       410648      1.31%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           20      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3946884     12.63%     91.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2179842      6.98%     98.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       132857      0.43%     98.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       454749      1.46%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     31249771                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1112577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             16638558                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               31249771                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       16638558                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         31249771                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.404090                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.415958                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            6714332                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1607281                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          30051887                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4079741                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2634591                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       353914      1.13%      1.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     23306357     74.58%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        19073      0.06%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          873      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       147925      0.47%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          672      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          382      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       164200      0.53%     76.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       131370      0.42%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       410648      1.31%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           20      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3946884     12.63%     91.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2179842      6.98%     98.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       132857      0.43%     98.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       454749      1.46%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     31249771                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2965607                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2628825                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       336780                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2275023                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       690582                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       221433                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       221433                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 21831118                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13283732                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3925887                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                839181                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  22053                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1578543                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   798                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               32083411                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3721                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            32976045                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3028769                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         5314149                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2650623                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.824389                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       18333986                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      10518500                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2183855                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1086338                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      39440072                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     22013871                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           7964772                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     14129508                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          378                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1970835                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11836186                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   45618                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  712                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3340                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3199                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2192490                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3848                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           39901971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.820849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.248566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 34547843     86.58%     86.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   276642      0.69%     87.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   285081      0.71%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   319713      0.80%     88.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   603639      1.51%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   458777      1.15%     91.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   299513      0.75%     92.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   444085      1.11%     93.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2666678      6.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             39901971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              17334443                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.433355                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3185872                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.079646                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     28035725                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     22053                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     368280                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3030517                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               31927706                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  224                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4155861                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2666426                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3375                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4050                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2890633                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1716                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          33636                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2424                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                36060                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 31769172                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                31762645                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21207056                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  33064576                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.794054                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641383                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      991591                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   76139                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   25                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1716                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  31850                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   24                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1222063                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4079741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.524408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.613821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 990436     24.28%     24.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              2497695     61.22%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               507859     12.45%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                72044      1.77%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                10643      0.26%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  938      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  125      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               70                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4079741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4141594                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2650697                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       950                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      4726                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2192976                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       958                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  22053                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 22230073                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3837816                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10874                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4221472                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9579683                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               31943462                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 87471                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  55491                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  23480                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                9090515                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            52934492                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   109973348                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 38507833                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2184639                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              51633847                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1300574                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     382                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 383                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6246353                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         70619671                       # The number of ROB reads (Count)
system.cpu.rob.writes                        63939248                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 16638558                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   31249771                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    38                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   2192489.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3041265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.012146412418                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2026                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2026                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             13145375                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               32697                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      5341421                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2634662                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    5341421                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2634662                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  142301                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                2600028                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 831550                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    815                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 155737                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                2160830                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2192489                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                576991                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 17003                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                396680                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1643988                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4034031                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   976412                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   120368                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    26673                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    11236                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     8948                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     7446                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     5929                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     2968                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1734                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    1202                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     875                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     683                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     448                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     128                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1030                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2025                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2025                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2566.225074                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2937.157869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023           951     46.94%     46.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047          122      6.02%     52.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071          279     13.77%     66.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095          105      5.18%     71.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119          148      7.31%     79.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143          213     10.51%     89.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167           50      2.47%     92.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           48      2.37%     94.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215           26      1.28%     95.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239           26      1.28%     97.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263           36      1.78%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287           12      0.59%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311            5      0.25%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335            3      0.15%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-25599            2      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2026                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.095755                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.068758                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.957214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               838     41.36%     41.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               158      7.80%     49.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1028     50.74%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      0.10%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2026                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  9107264                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                159062057                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15349474                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               298244406.53422081                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               28780558.04183679                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   533327719807                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       66865.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    140319296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     17756912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       189726                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 263101370.308694481850                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 33294550.449076514691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 355739.887571751839                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      2192489                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3148932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      2634662                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  60533150728                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  85359853432                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 14119008796785                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27609.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27107.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   5358945.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    140319296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     18742785                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       159062081                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    140319296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    140319296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     15349474                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15349474                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       2192489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3148935                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          5341424                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      2634662                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2634662                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       263101370                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        35143081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          298244452                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    263101370                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      263101370                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       28780558                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          28780558                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      263101370                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       63923639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         327025010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               5199120                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                34636                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         41322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         42730                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        176956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        336393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         44900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        196534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        122403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         53190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       1210704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        847661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       865628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       852078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       232756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        99358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        38097                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        38410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3375                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         12112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          966                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              48409504160                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            25995600000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        145893004160                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9311.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28061.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              4221174                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               30748                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.77                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       981834                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   341.157597                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   214.612989                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   329.256063                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       251535     25.62%     25.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       276650     28.18%     53.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       142326     14.50%     68.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        65288      6.65%     74.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        38773      3.95%     78.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        42023      4.28%     83.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        27005      2.75%     85.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3613      0.37%     86.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       134621     13.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       981834                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          332743680                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2216704                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               623.900780                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.156363                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.91                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.24                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1892457000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1005876135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7243015920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       56172420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 42100381440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 182741171790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  50910603360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   285949678065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    536.161129                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 130649013220                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  17808960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 384869906583                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       5117837760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2720183895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     29878700880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      124627500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 42100381440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 236443654530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   5687460000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   322072846005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    603.892761                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  12154067857                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  17808960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 503364851946                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              5338828                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             5338832                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             2632069                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            2632069                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         2593                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         2593                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         2593                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         2593                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      4384979                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      4384979                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     11567191                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     11567191                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                15952170                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    140319360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    140319360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     34092259                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     34092259                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                174411619                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            7976083                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  7976083    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              7976083                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 533327879803                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        141473063085                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       149849616362                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       128590767088                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
