Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Mar 10 19:26:45 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_control_sets -verbose -file RAM_unit_control_sets_placed.rpt
| Design       : RAM_unit
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |   129 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             924 |          550 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+------------------+------------------+----------------+--------------+
|           Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------+------------------+------------------+----------------+--------------+
|  memoryArray_reg[32][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[23][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[24][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[25][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[2][6]_i_1_n_0   |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[31][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[33][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[37][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[30][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[22][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[38][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[39][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[76][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[0][6]_i_1_n_0   |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[16][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[26][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[27][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[28][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[21][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[20][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[1][6]_i_1_n_0   |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[19][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[18][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[17][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[126][6]_i_1_n_0 |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[125][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[124][6]_i_1_n_0 |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[122][6]_i_1_n_0 |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[120][6]_i_1_n_0 |               |                  |                2 |              7 |         3.50 |
|  mem_op_out_reg[6]_i_1_n_0       |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[79][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[40][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[35][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[72][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[94][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[93][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[92][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[91][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[97][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[96][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[99][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[98][6]_i_1_n_0  |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[9][6]_i_1_n_0   |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[95][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[65][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[64][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[66][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[74][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[73][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[34][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[71][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[3][6]_i_1_n_0   |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[78][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[77][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[75][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[6][6]_i_1_n_0   |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[69][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[68][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[67][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[62][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[61][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[60][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[63][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[70][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[29][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[58][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[50][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[51][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[52][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[53][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[54][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[55][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[56][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[57][6]_i_1_n_0  |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[4][6]_i_1_n_0   |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[59][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[5][6]_i_1_n_0   |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[8][6]_i_1_n_0   |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[7][6]_i_1_n_0   |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[80][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[81][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[82][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[83][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[49][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[48][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[47][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[46][6]_i_1_n_0  |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[45][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[44][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[43][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[42][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[41][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[90][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[36][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[113][6]_i_1_n_0 |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[112][6]_i_1_n_0 |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[111][6]_i_1_n_0 |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[127][6]_i_1_n_0 |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[108][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[15][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[14][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[13][6]_i_1_n_0  |               |                  |                7 |              7 |         1.00 |
|  memoryArray_reg[12][6]_i_1_n_0  |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[121][6]_i_1_n_0 |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[11][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[119][6]_i_1_n_0 |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[118][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[117][6]_i_1_n_0 |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[116][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[115][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[114][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[110][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[10][6]_i_1_n_0  |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[109][6]_i_1_n_0 |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[123][6]_i_1_n_0 |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[107][6]_i_1_n_0 |               |                  |                3 |              7 |         2.33 |
|  memoryArray_reg[106][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[105][6]_i_1_n_0 |               |                  |                2 |              7 |         3.50 |
|  memoryArray_reg[104][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[103][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[102][6]_i_1_n_0 |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[101][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[100][6]_i_1_n_0 |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[88][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[89][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[87][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  memoryArray_reg[86][6]_i_1_n_0  |               |                  |                6 |              7 |         1.17 |
|  memoryArray_reg[85][6]_i_1_n_0  |               |                  |                5 |              7 |         1.40 |
|  memoryArray_reg[84][6]_i_1_n_0  |               |                  |                4 |              7 |         1.75 |
|  instruction_ready_OBUF_BUFG     |               |                  |               18 |             21 |         1.17 |
+----------------------------------+---------------+------------------+------------------+----------------+--------------+


