
---------- Begin Simulation Statistics ----------
final_tick                                51352051500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716452                       # Number of bytes of host memory used
host_op_rate                                   130017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1276.91                       # Real time elapsed on the host
host_tick_rate                               40215886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051352                       # Number of seconds simulated
sim_ticks                                 51352051500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33633557                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73485451                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.027041                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.027041                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47841668                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29605178                       # number of floating regfile writes
system.cpu.idleCycles                          195078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                43158                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5870051                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.896421                       # Inst execution rate
system.cpu.iew.exec_refs                     54978565                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16892282                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18711167                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38214988                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                258                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1688                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17602978                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196351851                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38086283                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            147996                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194770195                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  41318                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3256615                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 318626                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3272703                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            576                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11300                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          31858                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257395186                       # num instructions consuming a value
system.cpu.iew.wb_count                     191212095                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570676                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146889381                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.861777                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194529106                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321160381                       # number of integer regfile reads
system.cpu.int_regfile_writes               144500516                       # number of integer regfile writes
system.cpu.ipc                               0.973671                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.973671                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4204465      2.16%      2.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111546864     57.23%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313369      3.24%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101605      0.05%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448823      0.74%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3097      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2862689      1.47%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7681      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869749      1.47%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2348      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781141      2.45%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386452      1.22%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              18      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347066      1.72%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26476954     13.58%     85.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10667737      5.47%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11655863      5.98%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6241927      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194918194                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39405785                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76929245                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37120402                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           49974340                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3720942                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019090                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  587827     15.80%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     83      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     35      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    25      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   49      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 422889     11.37%     27.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                816230     21.94%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1647012     44.26%     93.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           246765      6.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155028886                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419155887                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154091693                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         176710377                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196291523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194918194                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               60328                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30332318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18779                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          54939                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6666015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102509026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.901473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.145953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43892724     42.82%     42.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9715566      9.48%     52.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13188334     12.87%     65.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11598993     11.32%     76.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10173541      9.92%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6047595      5.90%     92.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3692847      3.60%     95.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2655648      2.59%     98.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1543778      1.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102509026                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.897862                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1906305                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1399078                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38214988                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17602978                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70479271                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102704104                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853039                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1265                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6458400                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4649157                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             39677                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3434046                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3422446                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.662206                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  609364                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          590483                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             580480                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10003                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1556                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24850105                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             38575                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99189457                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.673761                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.566876                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49891747     50.30%     50.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19764798     19.93%     70.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8526998      8.60%     78.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3220611      3.25%     82.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3181151      3.21%     85.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1816569      1.83%     87.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1192208      1.20%     88.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2184869      2.20%     90.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9410506      9.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99189457                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9410506                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42529891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42529891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43882682                       # number of overall hits
system.cpu.dcache.overall_hits::total        43882682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       524107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         524107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       678796                       # number of overall misses
system.cpu.dcache.overall_misses::total        678796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34118777938                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34118777938                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34118777938                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34118777938                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43053998                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43053998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44561478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44561478                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65098.878546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65098.878546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50263.669700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50263.669700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       463117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7680                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.301693                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172407                       # number of writebacks
system.cpu.dcache.writebacks::total            172407                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       157850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       157850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       157850                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       157850                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24284122938                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24284122938                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28563222938                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28563222938                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66303.505293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66303.505293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67497.903779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67497.903779                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422658                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34174457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34174457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       356257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        356257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21785599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21785599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34530714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34530714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61151.357026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61151.357026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       157840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       157840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12119482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12119482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61080.867567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61080.867567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12333178938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12333178938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73477.384200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73477.384200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12164640438                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12164640438                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72477.600322                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72477.600322                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1352791                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1352791                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       154689                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       154689                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1507480                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1507480                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.102614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.102614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56915                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56915                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4279100000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4279100000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037755                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037755                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75184.046385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75184.046385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.691226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44305855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.699896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.691226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89546126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89546126                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7801549                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68670467                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11062562                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14655822                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 318626                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3090533                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1962                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              199005773                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9286                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38040684                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16892375                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5645                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        188876                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12997297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118500617                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6458400                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4612290                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89183889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  641078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  882                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6399                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12700586                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 16735                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102509026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.048117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.210691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67773229     66.11%     66.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1994367      1.95%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3587064      3.50%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2586969      2.52%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2026603      1.98%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2077987      2.03%     78.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1383319      1.35%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2411058      2.35%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18668430     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102509026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062884                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.153806                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12695716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12695716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12695716                       # number of overall hits
system.cpu.icache.overall_hits::total        12695716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4870                       # number of overall misses
system.cpu.icache.overall_misses::total          4870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    283657500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    283657500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    283657500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    283657500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12700586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12700586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12700586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12700586                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000383                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58245.893224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58245.893224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58245.893224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58245.893224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          748                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.866667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3347                       # number of writebacks
system.cpu.icache.writebacks::total              3347                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1009                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1009                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1009                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1009                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3861                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3861                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3861                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3861                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    229314500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    229314500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    229314500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    229314500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59392.514893                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59392.514893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59392.514893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59392.514893                       # average overall mshr miss latency
system.cpu.icache.replacements                   3347                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12695716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12695716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    283657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    283657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12700586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12700586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58245.893224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58245.893224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1009                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1009                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3861                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3861                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    229314500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    229314500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59392.514893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59392.514893                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.368266                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12699577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3861                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3289.193732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.368266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25405033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25405033                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12701551                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1228                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1981990                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7474040                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  154                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 576                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9079773                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                19712                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51352051500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 318626                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12520070                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25378018                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2985                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20778830                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43510497                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              197039622                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12176                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21776026                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1529192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17048648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           249711802                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   479948471                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                325419627                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48528933                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 24595813                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      43                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66129758                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277014296                       # The number of ROB reads
system.cpu.rob.writes                       385059147                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38297                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 926                       # number of overall hits
system.l2.overall_hits::.cpu.data               38297                       # number of overall hits
system.l2.overall_hits::total                   39223                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384874                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387808                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2934                       # number of overall misses
system.l2.overall_misses::.cpu.data            384874                       # number of overall misses
system.l2.overall_misses::total                387808                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    213540500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27503247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27716787500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    213540500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27503247000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27716787500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427031                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427031                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.760104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.909500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.760104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.909500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72781.356510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71460.392232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71470.386119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72781.356510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71460.392232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71470.386119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387808                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    183566250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23568601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23752167250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    183566250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23568601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23752167250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.760104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.760104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62565.184049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61237.186716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61247.233812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62565.184049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61237.186716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61247.233812                       # average overall mshr miss latency
system.l2.replacements                         380319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172407                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172407                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3344                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11872421500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11872421500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71663.506751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71663.506751                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10178426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10178426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61438.325818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61438.325818                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    213540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    213540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.760104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.760104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72781.356510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72781.356510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    183566250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    183566250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.760104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.760104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62565.184049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62565.184049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15630825500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15630825500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.858513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71306.883967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71306.883967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13390175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13390175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.858513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61085.171415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61085.171415                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.688754                       # Cycle average of tags in use
system.l2.tags.total_refs                      852990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.195536                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.938255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.535456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8038.215043                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992394                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7212727                       # Number of tag accesses
system.l2.tags.data_accesses                  7212727                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003969032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9928                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9928                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156044                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387807                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  351151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.007051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.536337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.825326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9892     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           22      0.22%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            8      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9928                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.693191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.663284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6633     66.81%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.02%     67.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2892     29.13%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              231      2.33%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.52%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9928                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24819648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    483.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51351962500                       # Total gap between requests
system.mem_ctrls.avgGap                      92766.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       187776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24631296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3656640.669944802299                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 479655540.149160325527                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206549099.601210653782                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2934                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384873                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86738000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10867692500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1230312849000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29563.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28237.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7422478.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       187776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24631872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24819648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       187776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       187776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2934                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384873                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387807                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3656641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    479666757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        483323398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3656641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3656641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206580257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206580257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206580257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3656641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    479666757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       689903655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387798                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165730                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3683218000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938990000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10954430500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9497.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28247.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326526                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139043                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87956                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   402.757015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   252.490133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.404687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22823     25.95%     25.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17335     19.71%     45.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9028     10.26%     55.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8958     10.18%     66.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5405      6.15%     72.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3714      4.22%     76.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4807      5.47%     81.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3740      4.25%     86.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12146     13.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87956                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24819072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              483.312181                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.549100                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311896620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165765600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391021940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429840900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4053550800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19144293030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3597678240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29094047130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.560561                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9111084750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1714700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40526266750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       316130640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168027420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377855780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435269700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4053550800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19009563270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3711134880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29071532490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.122124                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9400812750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1714700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40236538750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213337                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165669                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222138                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35427968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35427968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35427968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387808                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357480000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484758750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3347                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464815                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3861                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11068                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269003                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280071                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       461248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38116928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38578176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380320                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807353                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806073     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1280      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807353                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51352051500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602273500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5792498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634757497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
