Which one of the following are essential features of object oriented language? A. Abstraction and encapsulation B. Strictly-typed C. Type-safe property coupled with sub-type rule D. Polymorphism in the presence of inheritance,A,B,C,D,1^4
Consider the following two statements: (a)A publicly derived class is a subtype of its base class. (b)Inheritance provides for code reuse.,Both the statements (a) and (b) are correct,Neither of the statements (a) and (b) are correct,Statement (a) is correct and (b) is incorrect,Statement (a) is incorrect and (b) is correct.,1
Which of the following statements regarding the features of the object-oriented approach to databases are true? (a)The ability to develop more realistic models of the real world. (b)The ability to represent the world in a non-geometric way. (c)The ability to develop databases using natural language approaches. (d)The need to split objects into their component parts. Codes:,A,B,C,D,1^2^3
If the sum of two numbers is 13 and the sum of their square is 85. Find the numbers?,6,4,7,12,1^3
Which of the following abstract data types can be used to represent a many to many relation?,Tree,Plex,Graph,Linked List,2^3
A RAM chip has a capacity of 1024 words of 8 bits each (1K × 8). The number of 2 × 4 decoders with enable line needed to construct a 16K × 16 RAM from 1K × 8 RAM is,4,5,6,7,2
The least number of temporary variables required to create a three-address code in static single assignment form for the expression q + r/3 + s – t * 5 + u * v/w is,8,12,7,6,1
Assume that for a certain processor a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program it was observed that 80% of the processor’s read requests result in a cache hit. The average read access time in nanoseconds is____________.,5,20,16,10,3
A computer has a 256 KByte 4-way set associative write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains in addition to address tag 2 valid bits 1 modified bit and 1 replacement bit. The number of bits in the tag field of an address is,10,12,16,25,3
For a pipelines CPU with a single ALU consider the following: A. The j + 1st instruction uses the result of jth instruction as an operand B. Conditional jump instruction C. jth and j + 1st instructions require ALU at the same time Which one of the above causes a hazard?,A,B,C,D,1^2^3