
Lab3_CubeIDE_Proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000238  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000368  08000370  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000368  08000368  00010370  2**0
                  CONTENTS
  4 .ARM          00000000  08000368  08000368  00010370  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000368  08000370  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000368  08000368  00010368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800036c  0800036c  0001036c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000370  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000370  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010370  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000109  00000000  00000000  00010399  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000ab  00000000  00000000  000104a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000050  00000000  00000000  00010550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000038  00000000  00000000  000105a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f4c  00000000  00000000  000105d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000004ab  00000000  00000000  00011524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003c2b  00000000  00000000  000119cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000155fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000007c  00000000  00000000  0001564c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000350 	.word	0x08000350

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000350 	.word	0x08000350

08000170 <init_clock>:
#define RCC_APB2ENR *(volatile uint32_t *)(RCC_BASE + 0x18)
#define GPIOA_CRH *(volatile uint32_t *)(GPIOA_BASE + 0x04)
#define GPIOA_ODR *(volatile uint32_t *)(GPIOA_BASE + 0x0C)

void init_clock(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//Enable HSI_RC
	RCC_CR |= (1<<0);
 8000174:	4b2d      	ldr	r3, [pc, #180]	; (800022c <init_clock+0xbc>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a2c      	ldr	r2, [pc, #176]	; (800022c <init_clock+0xbc>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6013      	str	r3, [r2, #0]
	while(!(RCC_CR & 0x2)); //wait for enable
 8000180:	bf00      	nop
 8000182:	4b2a      	ldr	r3, [pc, #168]	; (800022c <init_clock+0xbc>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	f003 0302 	and.w	r3, r3, #2
 800018a:	2b00      	cmp	r3, #0
 800018c:	d0f9      	beq.n	8000182 <init_clock+0x12>

	//PLLSRC PLL entry clock source
	RCC_CFGR &= ~(1 << 16);
 800018e:	4b28      	ldr	r3, [pc, #160]	; (8000230 <init_clock+0xc0>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4a27      	ldr	r2, [pc, #156]	; (8000230 <init_clock+0xc0>)
 8000194:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000198:	6013      	str	r3, [r2, #0]

	//System clock switch SW
	RCC_CFGR &= (0b00);
 800019a:	4b25      	ldr	r3, [pc, #148]	; (8000230 <init_clock+0xc0>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	4b24      	ldr	r3, [pc, #144]	; (8000230 <init_clock+0xc0>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	601a      	str	r2, [r3, #0]
	RCC_CFGR |= (0b10);
 80001a4:	4b22      	ldr	r3, [pc, #136]	; (8000230 <init_clock+0xc0>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	4a21      	ldr	r2, [pc, #132]	; (8000230 <init_clock+0xc0>)
 80001aa:	f043 0302 	orr.w	r3, r3, #2
 80001ae:	6013      	str	r3, [r2, #0]
	while(RCC_CFGR & 0x08); //wait for enable
 80001b0:	bf00      	nop
 80001b2:	4b1f      	ldr	r3, [pc, #124]	; (8000230 <init_clock+0xc0>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	f003 0308 	and.w	r3, r3, #8
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d1f9      	bne.n	80001b2 <init_clock+0x42>

	//AHB  Bus frequency 32MHZ
	RCC_CFGR &= ~(0xF << 4);
 80001be:	4b1c      	ldr	r3, [pc, #112]	; (8000230 <init_clock+0xc0>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a1b      	ldr	r2, [pc, #108]	; (8000230 <init_clock+0xc0>)
 80001c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001c8:	6013      	str	r3, [r2, #0]

	//APB1 Bus frequency 16MHZ
	RCC_CFGR &= ~(0b000 << 8);
 80001ca:	4b19      	ldr	r3, [pc, #100]	; (8000230 <init_clock+0xc0>)
 80001cc:	4a18      	ldr	r2, [pc, #96]	; (8000230 <init_clock+0xc0>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= (0b100 << 8);
 80001d2:	4b17      	ldr	r3, [pc, #92]	; (8000230 <init_clock+0xc0>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	4a16      	ldr	r2, [pc, #88]	; (8000230 <init_clock+0xc0>)
 80001d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001dc:	6013      	str	r3, [r2, #0]

	//APB2 Bus frequency 16MHZ
	RCC_CFGR &= ~(0b000 << 11);
 80001de:	4b14      	ldr	r3, [pc, #80]	; (8000230 <init_clock+0xc0>)
 80001e0:	4a13      	ldr	r2, [pc, #76]	; (8000230 <init_clock+0xc0>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= (0b100 << 11);
 80001e6:	4b12      	ldr	r3, [pc, #72]	; (8000230 <init_clock+0xc0>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a11      	ldr	r2, [pc, #68]	; (8000230 <init_clock+0xc0>)
 80001ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001f0:	6013      	str	r3, [r2, #0]

	//PLL Multiplication Factor *8 as clock input to PLL is HSI	/2 so 8/2 * 8 = 32MHZ
	RCC_CFGR &= ~(0b0000 << 18);
 80001f2:	4b0f      	ldr	r3, [pc, #60]	; (8000230 <init_clock+0xc0>)
 80001f4:	4a0e      	ldr	r2, [pc, #56]	; (8000230 <init_clock+0xc0>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= (0b0110 << 18);
 80001fa:	4b0d      	ldr	r3, [pc, #52]	; (8000230 <init_clock+0xc0>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0c      	ldr	r2, [pc, #48]	; (8000230 <init_clock+0xc0>)
 8000200:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8000204:	6013      	str	r3, [r2, #0]

	//Enable PLLON
	RCC_CR |= (1<<24);
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <init_clock+0xbc>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	4a08      	ldr	r2, [pc, #32]	; (800022c <init_clock+0xbc>)
 800020c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000210:	6013      	str	r3, [r2, #0]
	while( !( RCC_CR & (1<<25) )); //wait for enable PLLRDY
 8000212:	bf00      	nop
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <init_clock+0xbc>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800021c:	2b00      	cmp	r3, #0
 800021e:	d0f9      	beq.n	8000214 <init_clock+0xa4>
}
 8000220:	bf00      	nop
 8000222:	bf00      	nop
 8000224:	46bd      	mov	sp, r7
 8000226:	bc80      	pop	{r7}
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	40021000 	.word	0x40021000
 8000230:	40021004 	.word	0x40021004

08000234 <main>:

int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
	init_clock();
 800023a:	f7ff ff99 	bl	8000170 <init_clock>
	// Enable APB2ENR Bus
	RCC_APB2ENR |= (1<<2);
 800023e:	4b1a      	ldr	r3, [pc, #104]	; (80002a8 <main+0x74>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a19      	ldr	r2, [pc, #100]	; (80002a8 <main+0x74>)
 8000244:	f043 0304 	orr.w	r3, r3, #4
 8000248:	6013      	str	r3, [r2, #0]
	//Init GPIOA
	GPIOA_CRH &= 0xFF0FFFFF;
 800024a:	4b18      	ldr	r3, [pc, #96]	; (80002ac <main+0x78>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	4a17      	ldr	r2, [pc, #92]	; (80002ac <main+0x78>)
 8000250:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000254:	6013      	str	r3, [r2, #0]
	GPIOA_CRH |= 0x00200000;
 8000256:	4b15      	ldr	r3, [pc, #84]	; (80002ac <main+0x78>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a14      	ldr	r2, [pc, #80]	; (80002ac <main+0x78>)
 800025c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000260:	6013      	str	r3, [r2, #0]
	while(1)
	{
		GPIOA_ODR |= 1<<13 ;
 8000262:	4b13      	ldr	r3, [pc, #76]	; (80002b0 <main+0x7c>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	4a12      	ldr	r2, [pc, #72]	; (80002b0 <main+0x7c>)
 8000268:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800026c:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 5000; i++); // arbitrary delay
 800026e:	2300      	movs	r3, #0
 8000270:	607b      	str	r3, [r7, #4]
 8000272:	e002      	b.n	800027a <main+0x46>
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	3301      	adds	r3, #1
 8000278:	607b      	str	r3, [r7, #4]
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	f241 3287 	movw	r2, #4999	; 0x1387
 8000280:	4293      	cmp	r3, r2
 8000282:	ddf7      	ble.n	8000274 <main+0x40>
			GPIOA_ODR &= ~(1<<13) ;
 8000284:	4b0a      	ldr	r3, [pc, #40]	; (80002b0 <main+0x7c>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a09      	ldr	r2, [pc, #36]	; (80002b0 <main+0x7c>)
 800028a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800028e:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 5000; i++); // arbitrary delay
 8000290:	2300      	movs	r3, #0
 8000292:	603b      	str	r3, [r7, #0]
 8000294:	e002      	b.n	800029c <main+0x68>
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	3301      	adds	r3, #1
 800029a:	603b      	str	r3, [r7, #0]
 800029c:	683b      	ldr	r3, [r7, #0]
 800029e:	f241 3287 	movw	r2, #4999	; 0x1387
 80002a2:	4293      	cmp	r3, r2
 80002a4:	ddf7      	ble.n	8000296 <main+0x62>
		GPIOA_ODR |= 1<<13 ;
 80002a6:	e7dc      	b.n	8000262 <main+0x2e>
 80002a8:	40021018 	.word	0x40021018
 80002ac:	40010804 	.word	0x40010804
 80002b0:	4001080c 	.word	0x4001080c

080002b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b4:	480d      	ldr	r0, [pc, #52]	; (80002ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002bc:	480c      	ldr	r0, [pc, #48]	; (80002f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002be:	490d      	ldr	r1, [pc, #52]	; (80002f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c0:	4a0d      	ldr	r2, [pc, #52]	; (80002f8 <LoopForever+0xe>)
  movs r3, #0
 80002c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c4:	e002      	b.n	80002cc <LoopCopyDataInit>

080002c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ca:	3304      	adds	r3, #4

080002cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d0:	d3f9      	bcc.n	80002c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d2:	4a0a      	ldr	r2, [pc, #40]	; (80002fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d4:	4c0a      	ldr	r4, [pc, #40]	; (8000300 <LoopForever+0x16>)
  movs r3, #0
 80002d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d8:	e001      	b.n	80002de <LoopFillZerobss>

080002da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002dc:	3204      	adds	r2, #4

080002de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e0:	d3fb      	bcc.n	80002da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002e2:	f000 f811 	bl	8000308 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002e6:	f7ff ffa5 	bl	8000234 <main>

080002ea <LoopForever>:

LoopForever:
  b LoopForever
 80002ea:	e7fe      	b.n	80002ea <LoopForever>
  ldr   r0, =_estack
 80002ec:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f8:	08000370 	.word	0x08000370
  ldr r2, =_sbss
 80002fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000300:	2000001c 	.word	0x2000001c

08000304 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000304:	e7fe      	b.n	8000304 <ADC1_2_IRQHandler>
	...

08000308 <__libc_init_array>:
 8000308:	b570      	push	{r4, r5, r6, lr}
 800030a:	2600      	movs	r6, #0
 800030c:	4d0c      	ldr	r5, [pc, #48]	; (8000340 <__libc_init_array+0x38>)
 800030e:	4c0d      	ldr	r4, [pc, #52]	; (8000344 <__libc_init_array+0x3c>)
 8000310:	1b64      	subs	r4, r4, r5
 8000312:	10a4      	asrs	r4, r4, #2
 8000314:	42a6      	cmp	r6, r4
 8000316:	d109      	bne.n	800032c <__libc_init_array+0x24>
 8000318:	f000 f81a 	bl	8000350 <_init>
 800031c:	2600      	movs	r6, #0
 800031e:	4d0a      	ldr	r5, [pc, #40]	; (8000348 <__libc_init_array+0x40>)
 8000320:	4c0a      	ldr	r4, [pc, #40]	; (800034c <__libc_init_array+0x44>)
 8000322:	1b64      	subs	r4, r4, r5
 8000324:	10a4      	asrs	r4, r4, #2
 8000326:	42a6      	cmp	r6, r4
 8000328:	d105      	bne.n	8000336 <__libc_init_array+0x2e>
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000330:	4798      	blx	r3
 8000332:	3601      	adds	r6, #1
 8000334:	e7ee      	b.n	8000314 <__libc_init_array+0xc>
 8000336:	f855 3b04 	ldr.w	r3, [r5], #4
 800033a:	4798      	blx	r3
 800033c:	3601      	adds	r6, #1
 800033e:	e7f2      	b.n	8000326 <__libc_init_array+0x1e>
 8000340:	08000368 	.word	0x08000368
 8000344:	08000368 	.word	0x08000368
 8000348:	08000368 	.word	0x08000368
 800034c:	0800036c 	.word	0x0800036c

08000350 <_init>:
 8000350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000352:	bf00      	nop
 8000354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000356:	bc08      	pop	{r3}
 8000358:	469e      	mov	lr, r3
 800035a:	4770      	bx	lr

0800035c <_fini>:
 800035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035e:	bf00      	nop
 8000360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000362:	bc08      	pop	{r3}
 8000364:	469e      	mov	lr, r3
 8000366:	4770      	bx	lr
