/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  reg [22:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  reg [25:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_45z;
  reg [9:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  reg [2:0] celloutsig_0_60z;
  reg [7:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = ~(celloutsig_0_10z & celloutsig_0_4z);
  assign celloutsig_0_73z = !(celloutsig_0_1z ? celloutsig_0_19z : celloutsig_0_6z);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_1z : in_data[149]);
  assign celloutsig_0_1z = !(in_data[62] ? in_data[59] : in_data[69]);
  assign celloutsig_0_22z = ~(in_data[34] | celloutsig_0_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_3z[7] | celloutsig_1_9z);
  assign celloutsig_0_10z = ~celloutsig_0_22z;
  assign celloutsig_1_9z = ~in_data[166];
  assign celloutsig_0_19z = ~celloutsig_0_14z[15];
  assign celloutsig_0_37z = ~((celloutsig_0_20z | celloutsig_0_20z) & (celloutsig_0_27z | celloutsig_0_13z));
  assign celloutsig_0_74z = ~((celloutsig_0_20z | celloutsig_0_37z) & (celloutsig_0_22z | celloutsig_0_45z[10]));
  assign celloutsig_0_83z = ~((celloutsig_0_49z | celloutsig_0_14z[13]) & (celloutsig_0_74z | celloutsig_0_57z));
  assign celloutsig_1_8z = celloutsig_1_6z | celloutsig_1_5z;
  assign celloutsig_0_39z = ~(celloutsig_0_34z ^ celloutsig_0_32z);
  assign celloutsig_0_54z = ~(celloutsig_0_30z ^ celloutsig_0_46z[5]);
  assign celloutsig_0_56z = ~(celloutsig_0_13z ^ celloutsig_0_2z);
  assign celloutsig_1_0z = ~(in_data[188] ^ in_data[128]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z ^ celloutsig_1_9z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z ^ celloutsig_0_4z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z ^ celloutsig_0_11z);
  assign celloutsig_0_20z = ~(celloutsig_0_10z ^ celloutsig_0_11z);
  assign celloutsig_0_8z = { celloutsig_0_0z[6:4], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_3z } / { 1'h1, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[170:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, in_data[160:138], celloutsig_1_0z };
  assign celloutsig_0_34z = celloutsig_0_18z[8:5] == { celloutsig_0_31z[2:1], celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_32z = { in_data[51], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z } == celloutsig_0_31z;
  assign celloutsig_1_1z = in_data[190:176] >= { in_data[140:127], celloutsig_1_0z };
  assign celloutsig_0_4z = ! { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_49z = ! { celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_46z, celloutsig_0_41z };
  assign celloutsig_0_2z = ! { celloutsig_0_0z[7:0], celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_14z[3], celloutsig_0_10z, celloutsig_0_13z } || { celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_26z = { in_data[13:9], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_25z } || { celloutsig_0_14z[19:15], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_82z = { celloutsig_0_60z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_73z } != { celloutsig_0_61z[4:2], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_56z };
  assign celloutsig_1_4z = celloutsig_1_3z[2:0] != { celloutsig_1_3z[3], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z } != { celloutsig_0_0z[3:2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_14z[4:2], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z } != { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_30z = celloutsig_0_0z[7:1] != { celloutsig_0_14z[20:19], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_28z };
  assign celloutsig_0_11z = celloutsig_0_8z[7:3] !== celloutsig_0_0z[6:2];
  assign celloutsig_0_41z = ~ { celloutsig_0_0z[7:0], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_18z = ~ { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_3z = | in_data[37:35];
  assign celloutsig_0_9z = ~^ { celloutsig_0_0z[3:2], celloutsig_0_2z };
  assign celloutsig_1_5z = ~^ { in_data[113:112], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_3z[10:9], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_13z[5:0], celloutsig_1_14z };
  assign celloutsig_0_15z = ~^ in_data[5:3];
  assign celloutsig_0_28z = ~^ celloutsig_0_14z[6:4];
  assign celloutsig_0_0z = in_data[46:38] << in_data[90:82];
  assign celloutsig_0_35z = celloutsig_0_18z[3:1] << { celloutsig_0_23z[7], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_45z = { celloutsig_0_0z[7:2], celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_42z } << { celloutsig_0_43z[13:2], celloutsig_0_13z };
  assign celloutsig_1_7z = { celloutsig_1_3z[11:9], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z } << { in_data[160:153], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_33z = { in_data[80:73], celloutsig_0_11z, celloutsig_0_22z } << { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_26z };
  assign celloutsig_0_7z = { celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_16z } <<< { celloutsig_0_14z[11:6], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z } ~^ { in_data[128], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_13z[3:0] ~^ { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_9z } ~^ { in_data[76:68], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_2z & celloutsig_1_4z) | celloutsig_1_7z[5]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_36z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_36z = { celloutsig_0_14z[6:0], celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_10z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_43z = 26'h0000000;
    else if (!clkin_data[0]) celloutsig_0_43z = { celloutsig_0_39z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_42z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_26z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_46z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_46z = { celloutsig_0_33z[6:0], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_60z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_60z = celloutsig_0_41z[5:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_61z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_61z = { celloutsig_0_0z[6:5], celloutsig_0_13z, celloutsig_0_54z, celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_1z, celloutsig_0_28z };
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_18z[12], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_31z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_31z = celloutsig_0_23z[8:5];
  assign celloutsig_0_42z = ~((celloutsig_0_39z & celloutsig_0_2z) | (celloutsig_0_11z & celloutsig_0_35z[2]));
  assign celloutsig_0_57z = ~((celloutsig_0_14z[13] & celloutsig_0_36z[9]) | (celloutsig_0_26z & celloutsig_0_24z[0]));
  assign celloutsig_1_6z = ~((in_data[110] & celloutsig_1_1z) | (celloutsig_1_2z & in_data[123]));
  assign celloutsig_1_12z = ~((celloutsig_1_11z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_4z));
  assign celloutsig_0_27z = ~((celloutsig_0_24z[0] & celloutsig_0_13z) | (celloutsig_0_21z & celloutsig_0_12z));
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
