	component nios_sys is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			pio_dtmf_enable_export : out std_logic;                                       -- export
			pio_dtmf_select_export : out std_logic_vector(3 downto 0);                    -- export
			pio_keypad_export      : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			reset_reset_n          : in  std_logic                    := 'X'              -- reset_n
		);
	end component nios_sys;

