\section{Behavioral Architecture Reference}
\label{classdpimref_1_1_behavioral}\index{Behavioral@{Behavioral}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-1}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-2}{\bfseries  ( {\bfseries {\bfseries {\bf st\-Epp\-Cur}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf st\-Epp\-Next}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Astb}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dstb}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Wr}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-3}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Awr}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-4}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-5}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-6}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-7}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-8}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-9}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-10}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-11}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-12}{\bfseries  ( {\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf st\-Epp\-Ready} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Awr\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0100 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Awr\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0010 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Ard\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0011 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Ard\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0100 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0011 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Dwr\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0101 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 1000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Dwr\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0110 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Drd\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0111 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Drd\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 1000 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0011 \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf st\-Epp\-Cur} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }{\bfseries {\bf st\-Epp\-Ready}} \textcolor{vhdlchar}{ }} 
\item 
{\bf st\-Epp\-Next} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\-Main} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Wait} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Astb} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Dstb} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Dir} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Wr} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Awr} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\-Epp\-Dwr} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf bus\-Epp\-Out} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf bus\-Epp\-In} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf bus\-Epp\-Data} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Epp\-Adr} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data0} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data1} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data2} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data3} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data4} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data5} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data6} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Data7} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\-Led} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cntr} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-1@{P\-R\-O\-C\-E\-S\-S\-\_\-1}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-1@{P\-R\-O\-C\-E\-S\-S\-\_\-1}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-1}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-1(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_a1ceb15ae0a9403e868ffa27870a9020e}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-10@{P\-R\-O\-C\-E\-S\-S\-\_\-10}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-10@{P\-R\-O\-C\-E\-S\-S\-\_\-10}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-10}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-10(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_a42b4bc65b96c8eefb4023845412c2b94}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-11@{P\-R\-O\-C\-E\-S\-S\-\_\-11}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-11@{P\-R\-O\-C\-E\-S\-S\-\_\-11}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-11}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-11(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_ae813da0cab201fa1ab00a971810444c3}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-12@{P\-R\-O\-C\-E\-S\-S\-\_\-12}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-12@{P\-R\-O\-C\-E\-S\-S\-\_\-12}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-12}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-12(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_aab0414bf130dc5ade0d4769c5c9b07de}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-2@{P\-R\-O\-C\-E\-S\-S\-\_\-2}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-2@{P\-R\-O\-C\-E\-S\-S\-\_\-2}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-2(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf st\-Epp\-Cur}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf st\-Epp\-Next}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Astb}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dstb}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Wr}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_aad0b0bff974bcbb41e64818f2b71c3e2}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-3@{P\-R\-O\-C\-E\-S\-S\-\_\-3}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-3@{P\-R\-O\-C\-E\-S\-S\-\_\-3}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-3}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-3(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Awr}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_ab3c59af6593f276c4483c348ac6fe9b6}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-4@{P\-R\-O\-C\-E\-S\-S\-\_\-4}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-4@{P\-R\-O\-C\-E\-S\-S\-\_\-4}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-4}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-4(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_a2bfdf05196665e69d58a857061df26fb}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-5@{P\-R\-O\-C\-E\-S\-S\-\_\-5}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-5@{P\-R\-O\-C\-E\-S\-S\-\_\-5}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-5}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-5(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_af8a6fcac3bfc5734a5bd84ea7ccc5f3e}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-6@{P\-R\-O\-C\-E\-S\-S\-\_\-6}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-6@{P\-R\-O\-C\-E\-S\-S\-\_\-6}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-6}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-6(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_a07a1e8ed511e1ade779507e8f9c9e823}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-7@{P\-R\-O\-C\-E\-S\-S\-\_\-7}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-7@{P\-R\-O\-C\-E\-S\-S\-\_\-7}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-7}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-7(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_a3e70b7424c0645837bd2edc372648180}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-8@{P\-R\-O\-C\-E\-S\-S\-\_\-8}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-8@{P\-R\-O\-C\-E\-S\-S\-\_\-8}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-8}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-8(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_a7982ff93eeae8e673014488f7a4e03d2}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!P\-R\-O\-C\-E\-S\-S\-\_\-9@{P\-R\-O\-C\-E\-S\-S\-\_\-9}}
\index{P\-R\-O\-C\-E\-S\-S\-\_\-9@{P\-R\-O\-C\-E\-S\-S\-\_\-9}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{P\-R\-O\-C\-E\-S\-S\-\_\-9}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\-R\-O\-C\-E\-S\-S\-\_\-9(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\-Main}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf reg\-Epp\-Adr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf ctl\-Epp\-Dwr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}{\bfseries {\bf bus\-Epp\-In}} \textcolor{vhdlchar}{ }}   {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdpimref_1_1_behavioral_aff62b0c425b95d01cc5dd80061695bb9}


\subsection{Member Data Documentation}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!bus\-Epp\-Data@{bus\-Epp\-Data}}
\index{bus\-Epp\-Data@{bus\-Epp\-Data}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{bus\-Epp\-Data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\-Epp\-Data} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_ab0e1b042ce81540a70cd3dab8e97078b}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!bus\-Epp\-In@{bus\-Epp\-In}}
\index{bus\-Epp\-In@{bus\-Epp\-In}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{bus\-Epp\-In}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\-Epp\-In} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a3b3ece37e7b51e8f1bfb871644ab4b04}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!bus\-Epp\-Out@{bus\-Epp\-Out}}
\index{bus\-Epp\-Out@{bus\-Epp\-Out}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{bus\-Epp\-Out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\-Epp\-Out} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_afbe2b5c88d68b3b24f67ce9c1ab987f4}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!clk\-Main@{clk\-Main}}
\index{clk\-Main@{clk\-Main}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{clk\-Main}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\-Main} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_ae4c33b9b47b703ae7cfad8275f08d4c0}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!cntr@{cntr}}
\index{cntr@{cntr}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{cntr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_ae719269d77f5eaa427fc1f4cd817815f}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Astb@{ctl\-Epp\-Astb}}
\index{ctl\-Epp\-Astb@{ctl\-Epp\-Astb}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Astb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Astb} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a1706436e9c0fed21681951bd142e0132}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Awr@{ctl\-Epp\-Awr}}
\index{ctl\-Epp\-Awr@{ctl\-Epp\-Awr}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Awr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Awr} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_af28e480c10a8ab12cad04669d725b9d1}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Dir@{ctl\-Epp\-Dir}}
\index{ctl\-Epp\-Dir@{ctl\-Epp\-Dir}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Dir}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Dir} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a9602435abd7c1b019f9bb6ff60638a7b}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Dstb@{ctl\-Epp\-Dstb}}
\index{ctl\-Epp\-Dstb@{ctl\-Epp\-Dstb}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Dstb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Dstb} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_af40603175d13ed8ce9d98f286d628b92}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Dwr@{ctl\-Epp\-Dwr}}
\index{ctl\-Epp\-Dwr@{ctl\-Epp\-Dwr}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Dwr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Dwr} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_ae52dc6977adc0fd9f2696cc7c5cd5e1d}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Wait@{ctl\-Epp\-Wait}}
\index{ctl\-Epp\-Wait@{ctl\-Epp\-Wait}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Wait}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Wait} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_aba7e1c6fe4bf60629870dc63fd825c29}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!ctl\-Epp\-Wr@{ctl\-Epp\-Wr}}
\index{ctl\-Epp\-Wr@{ctl\-Epp\-Wr}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{ctl\-Epp\-Wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\-Epp\-Wr} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a4e0b9597345dd2b7e08c13b0145e9355}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data0@{reg\-Data0}}
\index{reg\-Data0@{reg\-Data0}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data0} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_abae9670c84925182b54104cd1409e095}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data1@{reg\-Data1}}
\index{reg\-Data1@{reg\-Data1}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data1} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a13f8d399f04b105cb9d6e8191f9d7d42}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data2@{reg\-Data2}}
\index{reg\-Data2@{reg\-Data2}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data2} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a1ffa9cc7e40adf8d109eb55b5df286b3}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data3@{reg\-Data3}}
\index{reg\-Data3@{reg\-Data3}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data3} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a9e32a2f96283344c0022acc79c8c14e0}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data4@{reg\-Data4}}
\index{reg\-Data4@{reg\-Data4}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data4} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a27f5a689ea9d2c39b0abca2a5e2d9de7}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data5@{reg\-Data5}}
\index{reg\-Data5@{reg\-Data5}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data5} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a0c24954b48faea73a67c5f7d7d59690c}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data6@{reg\-Data6}}
\index{reg\-Data6@{reg\-Data6}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data6} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_ad9188ed23012521b7a7bc47bde4aee22}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Data7@{reg\-Data7}}
\index{reg\-Data7@{reg\-Data7}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Data7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Data7} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_af854732672eba8f4cbbf168334875afd}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Epp\-Adr@{reg\-Epp\-Adr}}
\index{reg\-Epp\-Adr@{reg\-Epp\-Adr}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Epp\-Adr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Epp\-Adr} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_af5392d476439f64e3def9087c25dbb41}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!reg\-Led@{reg\-Led}}
\index{reg\-Led@{reg\-Led}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{reg\-Led}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\-Led} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a02c9c97c4791769b45a3de298480e513}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Ard\-A@{st\-Epp\-Ard\-A}}
\index{st\-Epp\-Ard\-A@{st\-Epp\-Ard\-A}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Ard\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Ard\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0011 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_a5e50a2d5148363a49445620874bfbd1e}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Ard\-B@{st\-Epp\-Ard\-B}}
\index{st\-Epp\-Ard\-B@{st\-Epp\-Ard\-B}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Ard\-B}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Ard\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0100 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0011 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_ac93086e29aea29436551ae2fc50c1dc4}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Awr\-A@{st\-Epp\-Awr\-A}}
\index{st\-Epp\-Awr\-A@{st\-Epp\-Awr\-A}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Awr\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Awr\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0100 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_aadbd9bbc2a37987ff25de547e26feae4}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Awr\-B@{st\-Epp\-Awr\-B}}
\index{st\-Epp\-Awr\-B@{st\-Epp\-Awr\-B}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Awr\-B}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Awr\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0010 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_a8922e94a46f3b428f96a05af1865b6ac}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Cur@{st\-Epp\-Cur}}
\index{st\-Epp\-Cur@{st\-Epp\-Cur}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Cur}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Cur} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }{\bfseries {\bf st\-Epp\-Ready}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_a3b18dfaf1fc9f3c582b46a2104e225dd}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Drd\-A@{st\-Epp\-Drd\-A}}
\index{st\-Epp\-Drd\-A@{st\-Epp\-Drd\-A}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Drd\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Drd\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0111 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_a593c2a14ea457db88f01c6aeb93f892e}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Drd\-B@{st\-Epp\-Drd\-B}}
\index{st\-Epp\-Drd\-B@{st\-Epp\-Drd\-B}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Drd\-B}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Drd\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 1000 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0011 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_ae430cef10c0a6fe4f4ca0fa842ae1f50}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Dwr\-A@{st\-Epp\-Dwr\-A}}
\index{st\-Epp\-Dwr\-A@{st\-Epp\-Dwr\-A}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Dwr\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Dwr\-A} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0101 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 1000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_a9e0d38d12d3add019eac5c8e1b2c5093}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Dwr\-B@{st\-Epp\-Dwr\-B}}
\index{st\-Epp\-Dwr\-B@{st\-Epp\-Dwr\-B}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Dwr\-B}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Dwr\-B} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0110 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_a5b458a66b987131c932f6680c0de089f}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Next@{st\-Epp\-Next}}
\index{st\-Epp\-Next@{st\-Epp\-Next}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Next}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Next} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdpimref_1_1_behavioral_abd71d7bc70a937a0ba2d6eb0c3723d38}
\index{dpimref\-::\-Behavioral@{dpimref\-::\-Behavioral}!st\-Epp\-Ready@{st\-Epp\-Ready}}
\index{st\-Epp\-Ready@{st\-Epp\-Ready}!dpimref::Behavioral@{dpimref\-::\-Behavioral}}
\subsubsection[{st\-Epp\-Ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf st\-Epp\-Ready} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdpimref_1_1_behavioral_aaedbd5993a954b3fba70aeb966435b21}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
{\bf dpimref.\-vhd}\end{DoxyCompactItemize}
