<doctype html>
<html lang="ja">
<head>
<meta charset="utf-8">
<script src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<style>
    code{
        font-family:Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
    }
    code_line{
        font-family: Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
        color:#303134;
    }
    blue{
        background-color:#BEEDE8;
    }
    yellow{
        background-color:#FFFF99;
    }
    red{
        background-color:#FF99AC;
    }
</style>

</head>
<body>
<table summary='blob content' class='blob' cellspacing="15">
<tr><td align="right"><pre><code_line>1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
31.
32.
33.
34.
35.
36.
37.
38.
39.
40.
41.
42.
43.
44.
45.
46.
47.
48.
49.
50.
51.
52.
53.
54.
55.
56.
57.
58.
59.
60.
61.
62.
63.
64.
65.
66.
67.
68.
69.
70.
71.
72.
73.
74.
75.
76.
77.
78.
79.
80.
81.
82.
83.
84.
85.
86.
87.
88.
89.
90.
91.
92.
93.
94.
95.
96.
97.
98.
99.
100.
101.
102.
103.
104.
105.
106.
107.
108.
109.
110.
111.
112.
113.
114.
115.
116.
117.
118.
119.
120.
121.
122.
123.
124.
125.
126.
127.
128.
129.
130.
131.
132.
133.
134.
135.
136.
137.
138.
139.
140.
141.
142.
143.
144.
145.
146.
147.
148.
149.
150.
151.
152.
153.
154.
155.
156.
157.
158.
159.
160.
161.
162.
163.
164.
165.
166.
167.
168.
169.
170.
171.
172.
173.
174.
175.
176.
177.
178.
179.
180.
181.
182.
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193.
194.
195.
196.
197.
198.
199.
200.
201.
202.
203.
204.
205.
206.
207.
208.
209.
210.
211.
212.
213.
214.
215.
216.
217.
218.
219.
220.
221.
222.
223.
224.
225.
226.
227.
228.
229.
230.
231.
232.
233.
234.
235.
236.
237.
238.
239.
240.
241.
242.
243.
244.
245.
246.
247.
248.
249.
250.
251.
252.
253.
254.
255.
256.
257.
258.
259.
260.
261.
262.
263.
264.
265.
266.
267.
268.
269.
270.
271.
272.
273.
274.
275.
276.
277.
278.
279.
280.
281.
282.
283.
284.
285.
286.
287.
288.
289.
290.
291.
292.
293.
</code_line></pre></td>
<td class='lines'><pre><code class="prettyprint">/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __KVM_X86_VMX_NESTED_H
#define __KVM_X86_VMX_NESTED_H

#include &quot;kvm_cache_regs.h&quot;
#include &quot;vmcs12.h&quot;
#include &quot;vmx.h&quot;

/*
 * Status returned by nested_vmx_enter_non_root_mode():
 */
enum nvmx_vmentry_status {
	NVMX_VMENTRY_SUCCESS,		/* Entered VMX non-root mode */
	NVMX_VMENTRY_VMFAIL,		/* Consistency check VMFail */
	NVMX_VMENTRY_VMEXIT,		/* Consistency check VMExit */
	NVMX_VMENTRY_KVM_INTERNAL_ERROR,/* KVM internal error */
};

void vmx_leave_nested(struct kvm_vcpu *vcpu);
void nested_vmx_setup_ctls_msrs(struct vmcs_config *vmcs_conf, u32 ept_caps);
void nested_vmx_hardware_unsetup(void);
__init int nested_vmx_hardware_setup(int (*exit_handlers[])(struct kvm_vcpu *));
void nested_vmx_set_vmcs_shadowing_bitmap(void);
void nested_vmx_free_vcpu(struct kvm_vcpu *vcpu);
enum nvmx_vmentry_status nested_vmx_enter_non_root_mode(struct kvm_vcpu *vcpu,
						     bool from_vmentry);
bool nested_vmx_reflect_vmexit(struct kvm_vcpu *vcpu);
void nested_vmx_vmexit(struct kvm_vcpu *vcpu, u32 vm_exit_reason,
		       u32 exit_intr_info, unsigned long exit_qualification);
void nested_sync_vmcs12_to_shadow(struct kvm_vcpu *vcpu);
int vmx_set_vmx_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
int vmx_get_vmx_msr(struct nested_vmx_msrs *msrs, u32 msr_index, u64 *pdata);
int get_vmx_mem_address(struct kvm_vcpu *vcpu, unsigned long exit_qualification,
			u32 vmx_instruction_info, bool wr, int len, gva_t *ret);
void nested_mark_vmcs12_pages_dirty(struct kvm_vcpu *vcpu);
bool nested_vmx_check_io_bitmaps(struct kvm_vcpu *vcpu, unsigned int port,
				 int size);

static inline struct vmcs12 *get_vmcs12(struct kvm_vcpu *vcpu)
{
<blue>	return to_vmx(vcpu)->nested.cached_vmcs12;</blue>
}

static inline struct vmcs12 *get_shadow_vmcs12(struct kvm_vcpu *vcpu)
{
<blue>	return to_vmx(vcpu)->nested.cached_shadow_vmcs12;</blue>
}

/*
 * Note: the same condition is checked against the state provided by userspace
 * in vmx_set_nested_state; if it is satisfied, the nested state must include
 * the VMCS12.
 */
static inline int vmx_has_valid_vmcs12(struct kvm_vcpu *vcpu)
{
	struct vcpu_vmx *vmx = to_vmx(vcpu);

	/* &#x27;hv_evmcs_vmptr&#x27; can also be EVMPTR_MAP_PENDING here */
<blue>	return vmx->nested.current_vmptr != -1ull ||</blue>
<blue>		vmx->nested.hv_evmcs_vmptr != EVMPTR_INVALID;</blue>
}

static inline u16 nested_get_vpid02(struct kvm_vcpu *vcpu)
{
	struct vcpu_vmx *vmx = to_vmx(vcpu);

<blue>	return vmx->nested.vpid02 ? vmx->nested.vpid02 : vmx->vpid;</blue>
}

static inline unsigned long nested_ept_get_eptp(struct kvm_vcpu *vcpu)
{
	/* return the page table to be shadowed - in our case, EPT12 */
<blue>	return get_vmcs12(vcpu)->ept_pointer;</blue>
}

static inline bool nested_ept_ad_enabled(struct kvm_vcpu *vcpu)
{
<blue>	return nested_ept_get_eptp(vcpu) & VMX_EPTP_AD_ENABLE_BIT;</blue>
}

/*
 * Return the cr0 value that a nested guest would read. This is a combination
 * of the real cr0 used to run the guest (guest_cr0), and the bits shadowed by
 * its hypervisor (cr0_read_shadow).
 */
static inline unsigned long nested_read_cr0(struct vmcs12 *fields)
{
	return (fields-&gt;guest_cr0 &amp; ~fields-&gt;cr0_guest_host_mask) |
		(fields-&gt;cr0_read_shadow &amp; fields-&gt;cr0_guest_host_mask);
}
static inline unsigned long nested_read_cr4(struct vmcs12 *fields)
{
	return (fields-&gt;guest_cr4 &amp; ~fields-&gt;cr4_guest_host_mask) |
		(fields-&gt;cr4_read_shadow &amp; fields-&gt;cr4_guest_host_mask);
}

static inline unsigned nested_cpu_vmx_misc_cr3_count(struct kvm_vcpu *vcpu)
{
	return vmx_misc_cr3_count(to_vmx(vcpu)-&gt;nested.msrs.misc_low);
}

/*
 * Do the virtual VMX capability MSRs specify that L1 can use VMWRITE
 * to modify any valid field of the VMCS, or are the VM-exit
 * information fields read-only?
 */
static inline bool nested_cpu_has_vmwrite_any_field(struct kvm_vcpu *vcpu)
{
<blue>	return to_vmx(vcpu)->nested.msrs.misc_low &</blue>
		MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS;
}

static inline bool nested_cpu_has_zero_length_injection(struct kvm_vcpu *vcpu)
{
<blue>	return to_vmx(vcpu)->nested.msrs.misc_low & VMX_MISC_ZERO_LEN_INS;</blue>
}

static inline bool nested_cpu_supports_monitor_trap_flag(struct kvm_vcpu *vcpu)
{
<blue>	return to_vmx(vcpu)->nested.msrs.procbased_ctls_high &</blue>
			CPU_BASED_MONITOR_TRAP_FLAG;
}

static inline bool nested_cpu_has_vmx_shadow_vmcs(struct kvm_vcpu *vcpu)
{
<yellow>	return to_vmx(vcpu)->nested.msrs.secondary_ctls_high &</yellow>
		SECONDARY_EXEC_SHADOW_VMCS;
}

static inline bool nested_cpu_has(struct vmcs12 *vmcs12, u32 bit)
{
<blue>	return vmcs12->cpu_based_vm_exec_control & bit;</blue>
}

static inline bool nested_cpu_has2(struct vmcs12 *vmcs12, u32 bit)
{
<blue>	return (vmcs12->cpu_based_vm_exec_control &</blue>
<blue>			CPU_BASED_ACTIVATE_SECONDARY_CONTROLS) &&</blue>
<blue>		(vmcs12->secondary_vm_exec_control & bit);</blue>
}

static inline bool nested_cpu_has_preemption_timer(struct vmcs12 *vmcs12)
{
<blue>	return vmcs12->pin_based_vm_exec_control &</blue>
		PIN_BASED_VMX_PREEMPTION_TIMER;
}

static inline bool nested_cpu_has_nmi_exiting(struct vmcs12 *vmcs12)
{
	return vmcs12-&gt;pin_based_vm_exec_control &amp; PIN_BASED_NMI_EXITING;
}

static inline bool nested_cpu_has_virtual_nmis(struct vmcs12 *vmcs12)
{
	return vmcs12-&gt;pin_based_vm_exec_control &amp; PIN_BASED_VIRTUAL_NMIS;
}

static inline int nested_cpu_has_mtf(struct vmcs12 *vmcs12)
{
<yellow>	return nested_cpu_has(vmcs12, CPU_BASED_MONITOR_TRAP_FLAG);</yellow>
}

static inline int nested_cpu_has_ept(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_ENABLE_EPT);</blue>
}

static inline bool nested_cpu_has_xsaves(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_XSAVES);</blue>
}

static inline bool nested_cpu_has_pml(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_ENABLE_PML);</blue>
}

static inline bool nested_cpu_has_virt_x2apic_mode(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE);</blue>
}

static inline bool nested_cpu_has_vpid(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_ENABLE_VPID);</blue>
}

static inline bool nested_cpu_has_apic_reg_virt(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_APIC_REGISTER_VIRT);</blue>
}

static inline bool nested_cpu_has_vid(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY);</blue>
}

static inline bool nested_cpu_has_posted_intr(struct vmcs12 *vmcs12)
{
<blue>	return vmcs12->pin_based_vm_exec_control & PIN_BASED_POSTED_INTR;</blue>
}

static inline bool nested_cpu_has_vmfunc(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_ENABLE_VMFUNC);</blue>
}

static inline bool nested_cpu_has_eptp_switching(struct vmcs12 *vmcs12)
{
	return nested_cpu_has_vmfunc(vmcs12) &amp;&amp;
<blue>		(vmcs12->vm_function_control &</blue>
		 VMX_VMFUNC_EPTP_SWITCHING);
}

static inline bool nested_cpu_has_shadow_vmcs(struct vmcs12 *vmcs12)
{
<blue>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_SHADOW_VMCS);</blue>
}

static inline bool nested_cpu_has_save_preemption_timer(struct vmcs12 *vmcs12)
{
<blue>	return vmcs12->vm_exit_controls &</blue>
	    VM_EXIT_SAVE_VMX_PREEMPTION_TIMER;
}

static inline bool nested_exit_on_nmi(struct kvm_vcpu *vcpu)
{
<yellow>	return nested_cpu_has_nmi_exiting(get_vmcs12(vcpu));</yellow>
}

/*
 * In nested virtualization, check if L1 asked to exit on external interrupts.
 * For most existing hypervisors, this will always return true.
 */
static inline bool nested_exit_on_intr(struct kvm_vcpu *vcpu)
{
<blue>	return get_vmcs12(vcpu)->pin_based_vm_exec_control &</blue>
		PIN_BASED_EXT_INTR_MASK;
}

static inline bool nested_cpu_has_encls_exit(struct vmcs12 *vmcs12)
{
<yellow>	return nested_cpu_has2(vmcs12, SECONDARY_EXEC_ENCLS_EXITING);</yellow>
}

/*
 * if fixed0[i] == 1: val[i] must be 1
 * if fixed1[i] == 0: val[i] must be 0
 */
static inline bool fixed_bits_valid(u64 val, u64 fixed0, u64 fixed1)
{
<blue>	return ((val & fixed1) | fixed0) == val;</blue>
}

static inline bool nested_guest_cr0_valid(struct kvm_vcpu *vcpu, unsigned long val)
{
	u64 fixed0 = to_vmx(vcpu)-&gt;nested.msrs.cr0_fixed0;
	u64 fixed1 = to_vmx(vcpu)-&gt;nested.msrs.cr0_fixed1;
	struct vmcs12 *vmcs12 = get_vmcs12(vcpu);

	if (to_vmx(vcpu)-&gt;nested.msrs.secondary_ctls_high &amp;
		SECONDARY_EXEC_UNRESTRICTED_GUEST &amp;&amp;
<blue>	    nested_cpu_has2(vmcs12, SECONDARY_EXEC_UNRESTRICTED_GUEST))</blue>
<blue>		fixed0 &= ~(X86_CR0_PE | X86_CR0_PG);</blue>

<blue>	return fixed_bits_valid(val, fixed0, fixed1);</blue>
}

static inline bool nested_host_cr0_valid(struct kvm_vcpu *vcpu, unsigned long val)
{
<blue>	u64 fixed0 = to_vmx(vcpu)->nested.msrs.cr0_fixed0;</blue>
	u64 fixed1 = to_vmx(vcpu)-&gt;nested.msrs.cr0_fixed1;

	return fixed_bits_valid(val, fixed0, fixed1);
}

static inline bool nested_cr4_valid(struct kvm_vcpu *vcpu, unsigned long val)
{
<blue>	u64 fixed0 = to_vmx(vcpu)->nested.msrs.cr4_fixed0;</blue>
<yellow>	u64 fixed1 = to_vmx(vcpu)->nested.msrs.cr4_fixed1;</yellow>

<yellow>	return fixed_bits_valid(val, fixed0, fixed1) &&</yellow>
<blue>	       __kvm_is_valid_cr4(vcpu, val);</blue>
}

/* No difference in the restrictions on guest and host CR4 in VMX operation. */
#define nested_guest_cr4_valid	nested_cr4_valid
#define nested_host_cr4_valid	nested_cr4_valid

extern struct kvm_x86_nested_ops vmx_nested_ops;

#endif /* __KVM_X86_VMX_NESTED_H */


</code></pre></td></tr></table>
</body>
</html>
