Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 19 20:38:29 2021
| Host         : DESKTOP-F81R653 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mapple_top_timing_summary_routed.rpt -pb mapple_top_timing_summary_routed.pb -rpx mapple_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mapple_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (15)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keybrd/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: vga_sync_unit/clk_divider_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.600   -56807.363                  16868                40046        0.048        0.000                      0                40046        4.500        0.000                       0                 19255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.600   -56807.363                  16868                40046        0.048        0.000                      0                40046        4.500        0.000                       0                 19255  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        16868  Failing Endpoints,  Worst Slack       -4.600ns,  Total Violation   -56807.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[26,19][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 6.209ns (43.005%)  route 8.229ns (56.995%))
  Logic Levels:           24  (CARRY4=16 LUT2=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          0.938    14.331    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.455 f  font_gen_unit/screen_buf[0,9][6]_i_3/O
                         net (fo=18, routed)          1.444    15.899    font_gen_unit/screen_buf[0,9][6]_i_3_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.124    16.023 r  font_gen_unit/screen_buf[0,19][6]_i_5/O
                         net (fo=5, routed)           0.622    16.645    font_gen_unit/screen_buf[0,19][6]_i_5_n_0
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.769 r  font_gen_unit/screen_buf[0,19][6]_i_3/O
                         net (fo=20, routed)          0.974    17.742    font_gen_unit/screen_buf[0,19][6]_i_6_0
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124    17.866 r  font_gen_unit/screen_buf[10,19][6]_i_2/O
                         net (fo=8, routed)           0.823    18.689    vga_sync_unit/screen_buf_reg[34,19][6]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124    18.813 r  vga_sync_unit/screen_buf[26,19][6]_i_1/O
                         net (fo=7, routed)           0.686    19.500    font_gen_unit/screen_buf_reg[26,19][6]_0[0]
    SLICE_X29Y100        FDRE                                         r  font_gen_unit/screen_buf_reg[26,19][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.612    14.953    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  font_gen_unit/screen_buf_reg[26,19][1]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.900    font_gen_unit/screen_buf_reg[26,19][1]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -19.500    
  -------------------------------------------------------------------
                         slack                                 -4.600    

Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[26,19][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 6.209ns (43.005%)  route 8.229ns (56.995%))
  Logic Levels:           24  (CARRY4=16 LUT2=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          0.938    14.331    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.455 f  font_gen_unit/screen_buf[0,9][6]_i_3/O
                         net (fo=18, routed)          1.444    15.899    font_gen_unit/screen_buf[0,9][6]_i_3_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.124    16.023 r  font_gen_unit/screen_buf[0,19][6]_i_5/O
                         net (fo=5, routed)           0.622    16.645    font_gen_unit/screen_buf[0,19][6]_i_5_n_0
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.769 r  font_gen_unit/screen_buf[0,19][6]_i_3/O
                         net (fo=20, routed)          0.974    17.742    font_gen_unit/screen_buf[0,19][6]_i_6_0
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124    17.866 r  font_gen_unit/screen_buf[10,19][6]_i_2/O
                         net (fo=8, routed)           0.823    18.689    vga_sync_unit/screen_buf_reg[34,19][6]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124    18.813 r  vga_sync_unit/screen_buf[26,19][6]_i_1/O
                         net (fo=7, routed)           0.686    19.500    font_gen_unit/screen_buf_reg[26,19][6]_0[0]
    SLICE_X29Y100        FDRE                                         r  font_gen_unit/screen_buf_reg[26,19][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.612    14.953    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  font_gen_unit/screen_buf_reg[26,19][5]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.900    font_gen_unit/screen_buf_reg[26,19][5]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -19.500    
  -------------------------------------------------------------------
                         slack                                 -4.600    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[10,28][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.418ns  (logic 6.085ns (42.205%)  route 8.333ns (57.795%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.264    18.825    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  font_gen_unit/screen_buf[10,28][6]_i_1/O
                         net (fo=7, routed)           0.531    19.479    font_gen_unit/screen_buf[10,28]
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.604    14.945    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][3]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X16Y131        FDRE (Setup_fdre_C_CE)      -0.205    14.892    font_gen_unit/screen_buf_reg[10,28][3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[10,28][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.418ns  (logic 6.085ns (42.205%)  route 8.333ns (57.795%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.264    18.825    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  font_gen_unit/screen_buf[10,28][6]_i_1/O
                         net (fo=7, routed)           0.531    19.479    font_gen_unit/screen_buf[10,28]
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.604    14.945    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][4]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X16Y131        FDRE (Setup_fdre_C_CE)      -0.205    14.892    font_gen_unit/screen_buf_reg[10,28][4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[10,28][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.418ns  (logic 6.085ns (42.205%)  route 8.333ns (57.795%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.264    18.825    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  font_gen_unit/screen_buf[10,28][6]_i_1/O
                         net (fo=7, routed)           0.531    19.479    font_gen_unit/screen_buf[10,28]
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.604    14.945    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][5]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X16Y131        FDRE (Setup_fdre_C_CE)      -0.205    14.892    font_gen_unit/screen_buf_reg[10,28][5]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[10,28][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.418ns  (logic 6.085ns (42.205%)  route 8.333ns (57.795%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.264    18.825    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  font_gen_unit/screen_buf[10,28][6]_i_1/O
                         net (fo=7, routed)           0.531    19.479    font_gen_unit/screen_buf[10,28]
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.604    14.945    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X16Y131        FDRE                                         r  font_gen_unit/screen_buf_reg[10,28][6]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X16Y131        FDRE (Setup_fdre_C_CE)      -0.205    14.892    font_gen_unit/screen_buf_reg[10,28][6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[6,28][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.404ns  (logic 6.085ns (42.244%)  route 8.319ns (57.756%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.298    18.859    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X27Y135        LUT6 (Prop_lut6_I5_O)        0.124    18.983 r  font_gen_unit/screen_buf[6,28][6]_i_1/O
                         net (fo=7, routed)           0.484    19.466    font_gen_unit/screen_buf[6,28]
    SLICE_X23Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.608    14.949    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][0]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X23Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.896    font_gen_unit/screen_buf_reg[6,28][0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[6,28][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.404ns  (logic 6.085ns (42.244%)  route 8.319ns (57.756%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.298    18.859    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X27Y135        LUT6 (Prop_lut6_I5_O)        0.124    18.983 r  font_gen_unit/screen_buf[6,28][6]_i_1/O
                         net (fo=7, routed)           0.484    19.466    font_gen_unit/screen_buf[6,28]
    SLICE_X23Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.608    14.949    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][1]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X23Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.896    font_gen_unit/screen_buf_reg[6,28][1]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[6,28][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.404ns  (logic 6.085ns (42.244%)  route 8.319ns (57.756%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.298    18.859    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X27Y135        LUT6 (Prop_lut6_I5_O)        0.124    18.983 r  font_gen_unit/screen_buf[6,28][6]_i_1/O
                         net (fo=7, routed)           0.484    19.466    font_gen_unit/screen_buf[6,28]
    SLICE_X23Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.608    14.949    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][2]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X23Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.896    font_gen_unit/screen_buf_reg[6,28][2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.570ns  (required time - arrival time)
  Source:                 font_gen_unit/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[6,28][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.403ns  (logic 6.085ns (42.247%)  route 8.318ns (57.753%))
  Logic Levels:           23  (CARRY4=16 LUT2=3 LUT6=4)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.541     5.062    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  font_gen_unit/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  font_gen_unit/x_reg[6]/Q
                         net (fo=1, routed)           0.586     6.104    font_gen_unit/x_reg_n_0_[6]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.761 r  font_gen_unit/screen_buf_reg[32,4][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.761    font_gen_unit/screen_buf_reg[32,4][6]_i_3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.878 r  font_gen_unit/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    font_gen_unit/x_reg[12]_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  font_gen_unit/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    font_gen_unit/x_reg[15]_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.112 r  font_gen_unit/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    font_gen_unit/x_reg[20]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  font_gen_unit/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    font_gen_unit/x_reg[24]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.461 f  font_gen_unit/x_reg[28]_i_1/O[0]
                         net (fo=8, routed)           0.741     8.202    font_gen_unit/x_reg[28]_i_1_n_7
    SLICE_X29Y71         LUT2 (Prop_lut2_I0_O)        0.295     8.497 r  font_gen_unit/screen_buf[0,8][6]_i_35/O
                         net (fo=1, routed)           0.000     8.497    font_gen_unit/screen_buf[0,8][6]_i_35_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.047 r  font_gen_unit/screen_buf_reg[0,8][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.047    font_gen_unit/screen_buf_reg[0,8][6]_i_15_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.318 r  font_gen_unit/screen_buf_reg[0,8][6]_i_5/CO[0]
                         net (fo=1387, routed)        0.730    10.048    font_gen_unit/CO[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.373    10.421 r  font_gen_unit/y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.421    font_gen_unit/y[3]_i_3_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.953 r  font_gen_unit/y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.953    font_gen_unit/y_reg[3]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.067 r  font_gen_unit/y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.067    font_gen_unit/y_reg[7]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  font_gen_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.181    font_gen_unit/y_reg[11]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  font_gen_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.304    font_gen_unit/y_reg[15]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  font_gen_unit/y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.418    font_gen_unit/y_reg[19]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  font_gen_unit/y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.532    font_gen_unit/y_reg[23]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.861 f  font_gen_unit/y_reg[27]_i_1/O[3]
                         net (fo=5, routed)           0.676    12.538    font_gen_unit/y_reg[27]_i_1_n_4
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.306    12.844 r  font_gen_unit/y[31]_i_10/O
                         net (fo=1, routed)           0.000    12.844    font_gen_unit/y[31]_i_10_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.394 r  font_gen_unit/y_reg[31]_i_2/CO[3]
                         net (fo=48, routed)          1.036    14.430    font_gen_unit/y[31]_i_11_0[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  font_gen_unit/screen_buf[0,9][6]_i_5/O
                         net (fo=18, routed)          1.838    16.392    font_gen_unit/screen_buf[0,9][6]_i_5_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.516 r  font_gen_unit/screen_buf[0,28][6]_i_5/O
                         net (fo=3, routed)           0.921    17.436    font_gen_unit/screen_buf[0,28][6]_i_5_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  font_gen_unit/screen_buf[0,28][6]_i_4/O
                         net (fo=80, routed)          1.298    18.859    font_gen_unit/screen_buf[0,28][6]_i_4_n_0
    SLICE_X27Y135        LUT6 (Prop_lut6_I5_O)        0.124    18.983 r  font_gen_unit/screen_buf[6,28][6]_i_1/O
                         net (fo=7, routed)           0.483    19.465    font_gen_unit/screen_buf[6,28]
    SLICE_X22Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       1.608    14.949    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y135        FDRE                                         r  font_gen_unit/screen_buf_reg[6,28][3]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X22Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.896    font_gen_unit/screen_buf_reg[6,28][3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -19.465    
  -------------------------------------------------------------------
                         slack                                 -4.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 vga_channel_reg[0]_rep__26/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[47,19][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.153%)  route 0.239ns (62.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.642     1.526    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y103        FDRE                                         r  vga_channel_reg[0]_rep__26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vga_channel_reg[0]_rep__26/Q
                         net (fo=80, routed)          0.239     1.905    font_gen_unit/D[0]
    SLICE_X32Y101        FDRE                                         r  font_gen_unit/screen_buf_reg[47,19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.917     2.045    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  font_gen_unit/screen_buf_reg[47,19][0]/C
                         clock pessimism             -0.253     1.791    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.066     1.857    font_gen_unit/screen_buf_reg[47,19][0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_channel_reg[3]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[52,8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.071%)  route 0.151ns (47.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.646     1.530    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  vga_channel_reg[3]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  vga_channel_reg[3]_rep__11/Q
                         net (fo=64, routed)          0.151     1.845    font_gen_unit/screen_buf_reg[62,8][6]_0[3]
    SLICE_X53Y99         FDRE                                         r  font_gen_unit/screen_buf_reg[52,8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.835     1.963    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  font_gen_unit/screen_buf_reg[52,8][3]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.070     1.784    font_gen_unit/screen_buf_reg[52,8][3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga_channel_reg[3]_rep__26/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[45,19][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.913%)  route 0.252ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.642     1.526    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y103        FDRE                                         r  vga_channel_reg[3]_rep__26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vga_channel_reg[3]_rep__26/Q
                         net (fo=80, routed)          0.252     1.918    font_gen_unit/D[3]
    SLICE_X34Y101        FDRE                                         r  font_gen_unit/screen_buf_reg[45,19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.917     2.045    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  font_gen_unit/screen_buf_reg[45,19][3]/C
                         clock pessimism             -0.253     1.791    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.063     1.854    font_gen_unit/screen_buf_reg[45,19][3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_channel_reg[6]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[41,10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.492%)  route 0.268ns (65.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.547     1.430    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  vga_channel_reg[6]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  vga_channel_reg[6]_rep__29/Q
                         net (fo=80, routed)          0.268     1.839    font_gen_unit/screen_buf_reg[62,10][6]_0[6]
    SLICE_X37Y77         FDRE                                         r  font_gen_unit/screen_buf_reg[41,10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.816     1.944    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  font_gen_unit/screen_buf_reg[41,10][6]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.076     1.771    font_gen_unit/screen_buf_reg[41,10][6]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_channel_reg[1]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[41,10][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.547     1.430    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  vga_channel_reg[1]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  vga_channel_reg[1]_rep__29/Q
                         net (fo=80, routed)          0.244     1.815    font_gen_unit/screen_buf_reg[62,10][6]_0[1]
    SLICE_X37Y77         FDRE                                         r  font_gen_unit/screen_buf_reg[41,10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.816     1.944    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  font_gen_unit/screen_buf_reg[41,10][1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.047     1.742    font_gen_unit/screen_buf_reg[41,10][1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_channel_reg[4]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[50,10][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.294%)  route 0.270ns (65.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.547     1.430    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  vga_channel_reg[4]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  vga_channel_reg[4]_rep__29/Q
                         net (fo=80, routed)          0.270     1.841    font_gen_unit/screen_buf_reg[62,10][6]_0[4]
    SLICE_X38Y76         FDRE                                         r  font_gen_unit/screen_buf_reg[50,10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.814     1.942    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  font_gen_unit/screen_buf_reg[50,10][4]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.060     1.753    font_gen_unit/screen_buf_reg[50,10][4]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga_channel_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[17,20][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.567     1.450    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  vga_channel_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga_channel_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.270     1.884    font_gen_unit/screen_buf_reg[62,20][6]_0[3]
    SLICE_X8Y51          FDRE                                         r  font_gen_unit/screen_buf_reg[17,20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.834     1.962    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  font_gen_unit/screen_buf_reg[17,20][3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.063     1.781    font_gen_unit/screen_buf_reg[17,20][3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga_channel_reg[0]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[55,22][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.145%)  route 0.298ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.643     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y106        FDRE                                         r  vga_channel_reg[0]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga_channel_reg[0]_rep__22/Q
                         net (fo=80, routed)          0.298     1.965    font_gen_unit/screen_buf_reg[62,22][6]_0[0]
    SLICE_X36Y105        FDRE                                         r  font_gen_unit/screen_buf_reg[55,22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.916     2.044    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  font_gen_unit/screen_buf_reg[55,22][0]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.070     1.860    font_gen_unit/screen_buf_reg[55,22][0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga_channel_reg[0]_rep__26/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[46,19][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.642     1.526    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y103        FDRE                                         r  vga_channel_reg[0]_rep__26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vga_channel_reg[0]_rep__26/Q
                         net (fo=80, routed)          0.299     1.965    font_gen_unit/D[0]
    SLICE_X33Y101        FDRE                                         r  font_gen_unit/screen_buf_reg[46,19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.917     2.045    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  font_gen_unit/screen_buf_reg[46,19][0]/C
                         clock pessimism             -0.253     1.791    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.066     1.857    font_gen_unit/screen_buf_reg[46,19][0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga_channel_reg[6]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/screen_buf_reg[54,8][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.621%)  route 0.195ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.646     1.530    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  vga_channel_reg[6]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  vga_channel_reg[6]_rep__11/Q
                         net (fo=64, routed)          0.195     1.889    font_gen_unit/screen_buf_reg[62,8][6]_0[6]
    SLICE_X52Y99         FDRE                                         r  font_gen_unit/screen_buf_reg[54,8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19254, routed)       0.835     1.963    font_gen_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  font_gen_unit/screen_buf_reg[54,8][6]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.063     1.777    font_gen_unit/screen_buf_reg[54,8][6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   font_gen_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y17   display/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y66   font_gen_unit/ps2_code_new_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y109   font_gen_unit/screen_buf_reg[62,17][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y121  font_gen_unit/screen_buf_reg[47,25][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y119  font_gen_unit/screen_buf_reg[31,2][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  font_gen_unit/screen_buf_reg[62,25][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y17   display/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y66   font_gen_unit/ps2_code_new_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    font_gen_unit/screen_buf_reg[0,11][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y78   font_gen_unit/screen_buf_reg[23,5][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y78   font_gen_unit/screen_buf_reg[23,5][3]/C



