 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:19:53 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          6.08
  Critical Path Slack:          -5.64
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -6058.17
  No. of Violating Paths:     1192.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               8175
  Buf/Inv Cell Count:            1667
  Buf Cell Count:                  50
  Inv Cell Count:                1617
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6983
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33980.088934
  Noncombinational Area: 24882.613890
  Buf/Inv Area:           6611.340620
  Total Buffer Area:           351.59
  Total Inverter Area:        6259.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             58862.702824
  Design Area:           58862.702824


  Design Rules
  -----------------------------------
  Total Number of Nets:          8184
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 31.79
  Mapping Optimization:               47.69
  -----------------------------------------
  Overall Compile Time:              101.37
  Overall Compile Wall Clock Time:   103.20

  --------------------------------------------------------------------

  Design  WNS: 5.64  TNS: 6058.17  Number of Violating Paths: 1192


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
