

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Sun May 14 17:33:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+
        |                   |    Latency (cycles)   |   Iteration  |  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |     max     |    Latency   |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+
        |- main_loop        |        1|  20998000001|  8489 ~ 20998|          -|          -|  0 ~ 1000000|        no|
        | + k_outer         |     6780|         6900|   1356 ~ 1380|          -|          -|            5|        no|
        |  ++ k_middle      |       36|           60|        6 ~ 10|          -|          -|            6|        no|
        | + err_outer       |       90|           90|            15|          -|          -|            6|        no|
        |  ++ err_inner     |       12|           12|             2|          -|          -|            6|        no|
        | + update_outer    |       90|           90|            15|          -|          -|            6|        no|
        |  ++ update_inner  |       12|           12|             2|          -|          -|            6|        no|
        +-------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 45 13 20 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 30 26 
26 --> 27 29 
27 --> 28 
28 --> 26 
29 --> 25 
30 --> 31 
31 --> 32 
32 --> 36 33 
33 --> 34 35 
34 --> 33 
35 --> 32 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 44 40 
40 --> 41 44 
41 --> 42 43 
42 --> 41 
43 --> 40 
44 --> 11 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 19.0>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tk_prev = alloca i32 1"   --->   Operation 47 'alloca' 'tk_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tk_next = alloca i32 1"   --->   Operation 48 'alloca' 'tk_next' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%h_loc_V = alloca i32 1"   --->   Operation 49 'alloca' 'h_loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cycles = alloca i32 1"   --->   Operation 50 'alloca' 'cycles' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu"   --->   Operation 51 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%tol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tol"   --->   Operation 52 'read' 'tol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0"   --->   Operation 53 'read' 'h0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf"   --->   Operation 54 'read' 'tf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt"   --->   Operation 55 'read' 'tt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy"   --->   Operation 56 'read' 'yy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Q_V_5_loc = alloca i64 1"   --->   Operation 57 'alloca' 'Q_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%X_V_7_loc = alloca i64 1"   --->   Operation 58 'alloca' 'X_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sum_V_0_loc = alloca i64 1"   --->   Operation 59 'alloca' 'sum_V_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%k_V = alloca i64 1" [src/runge_kutta_45.cpp:150]   --->   Operation 60 'alloca' 'k_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 36> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%yy_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:152]   --->   Operation 61 'alloca' 'yy_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tt_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:153]   --->   Operation 62 'alloca' 'tt_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%c_V = alloca i64 1" [src/runge_kutta_45.cpp:191]   --->   Operation 63 'alloca' 'c_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%e_V = alloca i64 1" [src/runge_kutta_45.cpp:213]   --->   Operation 64 'alloca' 'e_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %h0_read"   --->   Operation 65 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 66 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 67 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 68 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 69 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 70 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_34 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 71 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_34"   --->   Operation 72 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (3.23ns)   --->   "%man_V_11 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 73 'sub' 'man_V_11' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.94ns)   --->   "%man_V_23 = select i1 %p_Result_33, i54 %man_V_11, i54 %zext_ln604_1"   --->   Operation 74 'select' 'man_V_23' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 75 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 76 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 60"   --->   Operation 77 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4036"   --->   Operation 78 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 60, i12 %F2_1"   --->   Operation 79 'sub' 'sub_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 80 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 60"   --->   Operation 81 'icmp' 'icmp_ln617_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_14)   --->   "%sext_ln618_2 = sext i54 %man_V_23"   --->   Operation 82 'sext' 'sext_ln618_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 83 'icmp' 'icmp_ln620_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 80"   --->   Operation 84 'icmp' 'icmp_ln638_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln639_1 = sext i12 %sh_amt_1"   --->   Operation 85 'sext' 'sext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_14)   --->   "%zext_ln639_1 = zext i32 %sext_ln639_1"   --->   Operation 86 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_14)   --->   "%h_loc_V_9 = shl i80 %sext_ln618_2, i80 %zext_ln639_1"   --->   Operation 87 'shl' 'h_loc_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_14)   --->   "%h_loc_V_10 = select i1 %icmp_ln638_1, i80 %h_loc_V_9, i80 0"   --->   Operation 88 'select' 'h_loc_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_15)   --->   "%zext_ln621_1 = zext i32 %sext_ln639_1"   --->   Operation 89 'zext' 'zext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_15)   --->   "%h_loc_V_11 = ashr i54 %man_V_23, i54 %zext_ln621_1"   --->   Operation 90 'ashr' 'h_loc_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_15)   --->   "%sext_ln621_2 = sext i54 %h_loc_V_11"   --->   Operation 91 'sext' 'sext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_13)   --->   "%h_loc_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 92 'bitselect' 'h_loc_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_13)   --->   "%select_ln152_1 = select i1 %h_loc_V_12, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:152]   --->   Operation 93 'select' 'select_ln152_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_13)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 94 'xor' 'xor_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_13)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 95 'and' 'and_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_loc_V_13 = select i1 %and_ln617_1, i54 %man_V_23, i54 %select_ln152_1"   --->   Operation 96 'select' 'h_loc_V_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_14)   --->   "%sext_ln152_1 = sext i54 %h_loc_V_13" [src/runge_kutta_45.cpp:152]   --->   Operation 97 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 98 'or' 'or_ln617_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_14)   --->   "%or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1"   --->   Operation 99 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_loc_V_14 = select i1 %or_ln616_1, i80 %sext_ln152_1, i80 %h_loc_V_10"   --->   Operation 100 'select' 'h_loc_V_14' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_15)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 101 'xor' 'xor_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_15)   --->   "%and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1"   --->   Operation 102 'and' 'and_ln620_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node h_loc_V_15)   --->   "%and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1"   --->   Operation 103 'and' 'and_ln620_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_loc_V_15 = select i1 %and_ln620_3, i80 %sext_ln621_2, i80 %h_loc_V_14"   --->   Operation 104 'select' 'h_loc_V_15' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.04ns) (out node of the LUT)   --->   "%h_loc_V_16 = select i1 %icmp_ln606_1, i80 0, i80 %h_loc_V_15"   --->   Operation 105 'select' 'h_loc_V_16' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i64 %yy_read" [src/runge_kutta_45.cpp:156]   --->   Operation 106 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (3.52ns)   --->   "%call_ln156 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_155_1, i512 %X_BUS, i80 %yy_loc_V, i64 %yy_read, i6 %trunc_ln156" [src/runge_kutta_45.cpp:156]   --->   Operation 107 'call' 'call_ln156' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %tt_read, i32 6, i32 63" [src/runge_kutta_45.cpp:158]   --->   Operation 108 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln164 = store i32 0, i32 %cycles" [src/runge_kutta_45.cpp:164]   --->   Operation 109 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln164 = store i80 %h_loc_V_16, i80 %h_loc_V" [src/runge_kutta_45.cpp:164]   --->   Operation 110 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln164 = store i32 0, i32 %tk_next" [src/runge_kutta_45.cpp:164]   --->   Operation 111 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln164 = store i32 0, i32 %tk_prev" [src/runge_kutta_45.cpp:164]   --->   Operation 112 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln156 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_155_1, i512 %X_BUS, i80 %yy_loc_V, i64 %yy_read, i6 %trunc_ln156" [src/runge_kutta_45.cpp:156]   --->   Operation 113 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i58 %trunc_ln3" [src/runge_kutta_45.cpp:158]   --->   Operation 114 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln158" [src/runge_kutta_45.cpp:158]   --->   Operation 115 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [7/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 116 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 117 [6/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 117 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 118 [5/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 118 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 119 [4/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 119 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 120 [3/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 120 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 121 [2/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 121 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 122 [1/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:158]   --->   Operation 122 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 123 [1/1] (36.5ns)   --->   "%T_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:158]   --->   Operation 123 'read' 'T_BUS_addr_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i512 %T_BUS_addr_read"   --->   Operation 124 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %T_BUS_addr_read, i32 63"   --->   Operation 125 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %T_BUS_addr_read, i32 52, i32 62"   --->   Operation 126 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln600_4 = trunc i512 %T_BUS_addr_read"   --->   Operation 127 'trunc' 'trunc_ln600_4' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 20.4>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%spectopmodule_ln111 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [src/runge_kutta_45.cpp:111]   --->   Operation 128 'spectopmodule' 'spectopmodule_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 12288, void @empty_22, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 2048, void @empty_0, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_32, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tol"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tol, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tol, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specresourcelimit_ln113 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_12, void @function, void @empty_12" [src/runge_kutta_45.cpp:113]   --->   Operation 153 'specresourcelimit' 'specresourcelimit_ln113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specresourcelimit_ln114 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_12, void @function4, void @empty_12" [src/runge_kutta_45.cpp:114]   --->   Operation 154 'specresourcelimit' 'specresourcelimit_ln114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_12, void @function5, void @empty_12" [src/runge_kutta_45.cpp:115]   --->   Operation 155 'specresourcelimit' 'specresourcelimit_ln115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specresourcelimit_ln117 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_12, void @function6, void @empty_12" [src/runge_kutta_45.cpp:117]   --->   Operation 156 'specresourcelimit' 'specresourcelimit_ln117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %mu_read"   --->   Operation 157 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 158 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 159 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 160 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 161 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 162 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_32 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 163 'bitconcatenate' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_32"   --->   Operation 164 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (3.23ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln604"   --->   Operation 165 'sub' 'man_V_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.94ns)   --->   "%man_V_22 = select i1 %p_Result_s, i54 %man_V_6, i54 %zext_ln604"   --->   Operation 166 'select' 'man_V_22' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 167 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 168 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 60"   --->   Operation 169 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4036"   --->   Operation 170 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 60, i12 %F2"   --->   Operation 171 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 172 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 60"   --->   Operation 173 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_6)   --->   "%sext_ln618_1 = sext i54 %man_V_22"   --->   Operation 174 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 175 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 80"   --->   Operation 176 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln639 = sext i12 %sh_amt"   --->   Operation 177 'sext' 'sext_ln639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_6)   --->   "%zext_ln639 = zext i32 %sext_ln639"   --->   Operation 178 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_6)   --->   "%mu_loc_V_1 = shl i80 %sext_ln618_1, i80 %zext_ln639"   --->   Operation 179 'shl' 'mu_loc_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_6)   --->   "%mu_loc_V_2 = select i1 %icmp_ln638, i80 %mu_loc_V_1, i80 0"   --->   Operation 180 'select' 'mu_loc_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_7)   --->   "%zext_ln621 = zext i32 %sext_ln639"   --->   Operation 181 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_7)   --->   "%mu_loc_V_3 = ashr i54 %man_V_22, i54 %zext_ln621"   --->   Operation 182 'ashr' 'mu_loc_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_7)   --->   "%sext_ln621_1 = sext i54 %mu_loc_V_3"   --->   Operation 183 'sext' 'sext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_5)   --->   "%mu_loc_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 184 'bitselect' 'mu_loc_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_5)   --->   "%select_ln152 = select i1 %mu_loc_V_4, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:152]   --->   Operation 185 'select' 'select_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_5)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 186 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_5)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 187 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%mu_loc_V_5 = select i1 %and_ln617, i54 %man_V_22, i54 %select_ln152"   --->   Operation 188 'select' 'mu_loc_V_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_6)   --->   "%sext_ln152 = sext i54 %mu_loc_V_5" [src/runge_kutta_45.cpp:152]   --->   Operation 189 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 190 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 191 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (4.61ns) (out node of the LUT)   --->   "%mu_loc_V_6 = select i1 %or_ln616, i80 %sext_ln152, i80 %mu_loc_V_2"   --->   Operation 192 'select' 'mu_loc_V_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_7)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 193 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_7)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 194 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node mu_loc_V_7)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 195 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (4.61ns) (out node of the LUT)   --->   "%mu_loc_V_7 = select i1 %and_ln620_1, i80 %sext_ln621_1, i80 %mu_loc_V_6"   --->   Operation 196 'select' 'mu_loc_V_7' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.04ns) (out node of the LUT)   --->   "%mu_loc_V_8 = select i1 %icmp_ln606, i80 0, i80 %mu_loc_V_7"   --->   Operation 197 'select' 'mu_loc_V_8' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %tol_read"   --->   Operation 198 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln590_2 = trunc i64 %ireg_2"   --->   Operation 199 'trunc' 'trunc_ln590_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 200 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 201 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 202 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %ireg_2"   --->   Operation 203 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_36 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 204 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %p_Result_36"   --->   Operation 205 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (3.23ns)   --->   "%man_V_12 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 206 'sub' 'man_V_12' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_35, i54 %man_V_12, i54 %zext_ln604_2"   --->   Operation 207 'select' 'man_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0"   --->   Operation 208 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 209 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 60"   --->   Operation 210 'icmp' 'icmp_ln616_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %F2_2, i12 4036"   --->   Operation 211 'add' 'add_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 60, i12 %F2_2"   --->   Operation 212 'sub' 'sub_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 213 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 60"   --->   Operation 214 'icmp' 'icmp_ln617_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_7)   --->   "%sext_ln618_3 = sext i54 %man_V"   --->   Operation 215 'sext' 'sext_ln618_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 216 'icmp' 'icmp_ln620_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 80"   --->   Operation 217 'icmp' 'icmp_ln638_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln639_2 = sext i12 %sh_amt_2"   --->   Operation 218 'sext' 'sext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_7)   --->   "%zext_ln639_2 = zext i32 %sext_ln639_2"   --->   Operation 219 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_7)   --->   "%tol_loc_V_2 = shl i80 %sext_ln618_3, i80 %zext_ln639_2"   --->   Operation 220 'shl' 'tol_loc_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_7)   --->   "%tol_loc_V_3 = select i1 %icmp_ln638_2, i80 %tol_loc_V_2, i80 0"   --->   Operation 221 'select' 'tol_loc_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_8)   --->   "%zext_ln621_2 = zext i32 %sext_ln639_2"   --->   Operation 222 'zext' 'zext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_8)   --->   "%tol_loc_V_4 = ashr i54 %man_V, i54 %zext_ln621_2"   --->   Operation 223 'ashr' 'tol_loc_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_8)   --->   "%sext_ln621_3 = sext i54 %tol_loc_V_4"   --->   Operation 224 'sext' 'sext_ln621_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_6)   --->   "%tol_loc_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 225 'bitselect' 'tol_loc_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_6)   --->   "%select_ln152_2 = select i1 %tol_loc_V_5, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:152]   --->   Operation 226 'select' 'select_ln152_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_6)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 227 'xor' 'xor_ln606_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_6)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 228 'and' 'and_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.99ns) (out node of the LUT)   --->   "%tol_loc_V_6 = select i1 %and_ln617_2, i54 %man_V, i54 %select_ln152_2"   --->   Operation 229 'select' 'tol_loc_V_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_7)   --->   "%sext_ln152_2 = sext i54 %tol_loc_V_6" [src/runge_kutta_45.cpp:152]   --->   Operation 230 'sext' 'sext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.97ns)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 231 'or' 'or_ln617_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_7)   --->   "%or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2"   --->   Operation 232 'or' 'or_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (4.61ns) (out node of the LUT)   --->   "%tol_loc_V_7 = select i1 %or_ln616_2, i80 %sext_ln152_2, i80 %tol_loc_V_3"   --->   Operation 233 'select' 'tol_loc_V_7' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_8)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 234 'xor' 'xor_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_8)   --->   "%and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2"   --->   Operation 235 'and' 'and_ln620_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tol_loc_V_8)   --->   "%and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2"   --->   Operation 236 'and' 'and_ln620_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (4.61ns) (out node of the LUT)   --->   "%tol_loc_V_8 = select i1 %and_ln620_5, i80 %sext_ln621_3, i80 %tol_loc_V_7"   --->   Operation 237 'select' 'tol_loc_V_8' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (1.04ns) (out node of the LUT)   --->   "%tol_loc_V = select i1 %icmp_ln606_2, i80 0, i80 %tol_loc_V_8"   --->   Operation 238 'select' 'tol_loc_V' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %tf_read"   --->   Operation 239 'bitcast' 'ireg_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln590_3 = trunc i64 %ireg_3"   --->   Operation 240 'trunc' 'trunc_ln590_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 241 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 242 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln501_3 = zext i11 %exp_tmp_3"   --->   Operation 243 'zext' 'zext_ln501_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln600_3 = trunc i64 %ireg_3"   --->   Operation 244 'trunc' 'trunc_ln600_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_38 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_3"   --->   Operation 245 'bitconcatenate' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln604_3 = zext i53 %p_Result_38"   --->   Operation 246 'zext' 'zext_ln604_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (3.23ns)   --->   "%man_V_17 = sub i54 0, i54 %zext_ln604_3"   --->   Operation 247 'sub' 'man_V_17' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.94ns)   --->   "%man_V_24 = select i1 %p_Result_37, i54 %man_V_17, i54 %zext_ln604_3"   --->   Operation 248 'select' 'man_V_24' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (2.78ns)   --->   "%icmp_ln606_3 = icmp_eq  i63 %trunc_ln590_3, i63 0"   --->   Operation 249 'icmp' 'icmp_ln606_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 250 'sub' 'F2_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_sgt  i12 %F2_3, i12 60"   --->   Operation 251 'icmp' 'icmp_ln616_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (1.54ns)   --->   "%add_ln616_3 = add i12 %F2_3, i12 4036"   --->   Operation 252 'add' 'add_ln616_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (1.54ns)   --->   "%sub_ln616_3 = sub i12 60, i12 %F2_3"   --->   Operation 253 'sub' 'sub_ln616_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %icmp_ln616_3, i12 %add_ln616_3, i12 %sub_ln616_3"   --->   Operation 254 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (1.99ns)   --->   "%icmp_ln617_3 = icmp_eq  i12 %F2_3, i12 60"   --->   Operation 255 'icmp' 'icmp_ln617_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_7)   --->   "%sext_ln618_4 = sext i54 %man_V_24"   --->   Operation 256 'sext' 'sext_ln618_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (1.99ns)   --->   "%icmp_ln620_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 257 'icmp' 'icmp_ln620_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (1.99ns)   --->   "%icmp_ln638_3 = icmp_ult  i12 %sh_amt_3, i12 80"   --->   Operation 258 'icmp' 'icmp_ln638_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln639_3 = sext i12 %sh_amt_3"   --->   Operation 259 'sext' 'sext_ln639_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_7)   --->   "%zext_ln639_3 = zext i32 %sext_ln639_3"   --->   Operation 260 'zext' 'zext_ln639_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_7)   --->   "%tf_loc_V_2 = shl i80 %sext_ln618_4, i80 %zext_ln639_3"   --->   Operation 261 'shl' 'tf_loc_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_7)   --->   "%tf_loc_V_3 = select i1 %icmp_ln638_3, i80 %tf_loc_V_2, i80 0"   --->   Operation 262 'select' 'tf_loc_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_8)   --->   "%zext_ln621_3 = zext i32 %sext_ln639_3"   --->   Operation 263 'zext' 'zext_ln621_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_8)   --->   "%tf_loc_V_4 = ashr i54 %man_V_24, i54 %zext_ln621_3"   --->   Operation 264 'ashr' 'tf_loc_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_8)   --->   "%sext_ln621_4 = sext i54 %tf_loc_V_4"   --->   Operation 265 'sext' 'sext_ln621_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_6)   --->   "%tf_loc_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 266 'bitselect' 'tf_loc_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_6)   --->   "%select_ln153 = select i1 %tf_loc_V_5, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:153]   --->   Operation 267 'select' 'select_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_6)   --->   "%xor_ln606_3 = xor i1 %icmp_ln606_3, i1 1"   --->   Operation 268 'xor' 'xor_ln606_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_6)   --->   "%and_ln617_3 = and i1 %icmp_ln617_3, i1 %xor_ln606_3"   --->   Operation 269 'and' 'and_ln617_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.99ns) (out node of the LUT)   --->   "%tf_loc_V_6 = select i1 %and_ln617_3, i54 %man_V_24, i54 %select_ln153"   --->   Operation 270 'select' 'tf_loc_V_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_7)   --->   "%sext_ln153 = sext i54 %tf_loc_V_6" [src/runge_kutta_45.cpp:153]   --->   Operation 271 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.97ns)   --->   "%or_ln617_3 = or i1 %icmp_ln606_3, i1 %icmp_ln617_3"   --->   Operation 272 'or' 'or_ln617_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_7)   --->   "%or_ln616_3 = or i1 %or_ln617_3, i1 %icmp_ln616_3"   --->   Operation 273 'or' 'or_ln616_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (4.61ns) (out node of the LUT)   --->   "%tf_loc_V_7 = select i1 %or_ln616_3, i80 %sext_ln153, i80 %tf_loc_V_3"   --->   Operation 274 'select' 'tf_loc_V_7' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_8)   --->   "%xor_ln617_3 = xor i1 %or_ln617_3, i1 1"   --->   Operation 275 'xor' 'xor_ln617_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_8)   --->   "%and_ln620_6 = and i1 %icmp_ln620_3, i1 %xor_ln617_3"   --->   Operation 276 'and' 'and_ln620_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tf_loc_V_8)   --->   "%and_ln620_7 = and i1 %and_ln620_6, i1 %icmp_ln616_3"   --->   Operation 277 'and' 'and_ln620_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (4.61ns) (out node of the LUT)   --->   "%tf_loc_V_8 = select i1 %and_ln620_7, i80 %sext_ln621_4, i80 %tf_loc_V_7"   --->   Operation 278 'select' 'tf_loc_V_8' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (1.04ns) (out node of the LUT)   --->   "%tf_loc_V = select i1 %icmp_ln606_3, i80 0, i80 %tf_loc_V_8"   --->   Operation 279 'select' 'tf_loc_V' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln501_4 = zext i11 %exp_tmp_4"   --->   Operation 280 'zext' 'zext_ln501_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_40 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_4"   --->   Operation 281 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln604_4 = zext i53 %p_Result_40"   --->   Operation 282 'zext' 'zext_ln604_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (3.23ns)   --->   "%man_V_20 = sub i54 0, i54 %zext_ln604_4"   --->   Operation 283 'sub' 'man_V_20' <Predicate = (p_Result_39)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.94ns)   --->   "%man_V_21 = select i1 %p_Result_39, i54 %man_V_20, i54 %zext_ln604_4"   --->   Operation 284 'select' 'man_V_21' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (2.78ns)   --->   "%icmp_ln606_4 = icmp_eq  i63 %trunc_ln191, i63 0"   --->   Operation 285 'icmp' 'icmp_ln606_4' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (1.54ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln501_4"   --->   Operation 286 'sub' 'F2_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_sgt  i12 %F2_4, i12 60"   --->   Operation 287 'icmp' 'icmp_ln616_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (1.54ns)   --->   "%add_ln616_4 = add i12 %F2_4, i12 4036"   --->   Operation 288 'add' 'add_ln616_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (1.54ns)   --->   "%sub_ln616_4 = sub i12 60, i12 %F2_4"   --->   Operation 289 'sub' 'sub_ln616_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.69ns)   --->   "%sh_amt_4 = select i1 %icmp_ln616_4, i12 %add_ln616_4, i12 %sub_ln616_4"   --->   Operation 290 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (1.99ns)   --->   "%icmp_ln617_4 = icmp_eq  i12 %F2_4, i12 60"   --->   Operation 291 'icmp' 'icmp_ln617_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%sext_ln618 = sext i54 %man_V_21"   --->   Operation 292 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (1.99ns)   --->   "%icmp_ln620_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 293 'icmp' 'icmp_ln620_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (1.99ns)   --->   "%icmp_ln638_4 = icmp_ult  i12 %sh_amt_4, i12 80"   --->   Operation 294 'icmp' 'icmp_ln638_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln639_4 = sext i12 %sh_amt_4"   --->   Operation 295 'sext' 'sext_ln639_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln639_4 = zext i32 %sext_ln639_4"   --->   Operation 296 'zext' 'zext_ln639_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%shl_ln639 = shl i80 %sext_ln618, i80 %zext_ln639_4"   --->   Operation 297 'shl' 'shl_ln639' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln638 = select i1 %icmp_ln638_4, i80 %shl_ln639, i80 0"   --->   Operation 298 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%zext_ln621_4 = zext i32 %sext_ln639_4"   --->   Operation 299 'zext' 'zext_ln621_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%ashr_ln621 = ashr i54 %man_V_21, i54 %zext_ln621_4"   --->   Operation 300 'ashr' 'ashr_ln621' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%sext_ln621 = sext i54 %ashr_ln621"   --->   Operation 301 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %T_BUS_addr_read, i32 63"   --->   Operation 302 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln606 = select i1 %tmp, i54 18014398509481983, i54 0"   --->   Operation 303 'select' 'select_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606_4 = xor i1 %icmp_ln606_4, i1 1"   --->   Operation 304 'xor' 'xor_ln606_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617_4 = and i1 %icmp_ln617_4, i1 %xor_ln606_4"   --->   Operation 305 'and' 'and_ln617_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617_4, i54 %man_V_21, i54 %select_ln606"   --->   Operation 306 'select' 'select_ln617' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%sext_ln617 = sext i54 %select_ln617"   --->   Operation 307 'sext' 'sext_ln617' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.97ns)   --->   "%or_ln617_4 = or i1 %icmp_ln606_4, i1 %icmp_ln617_4"   --->   Operation 308 'or' 'or_ln617_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%or_ln616_4 = or i1 %or_ln617_4, i1 %icmp_ln616_4"   --->   Operation 309 'or' 'or_ln616_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %or_ln616_4, i80 %sext_ln617, i80 %select_ln638"   --->   Operation 310 'select' 'select_ln616' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%xor_ln617_4 = xor i1 %or_ln617_4, i1 1"   --->   Operation 311 'xor' 'xor_ln617_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%and_ln620_8 = and i1 %icmp_ln620_4, i1 %xor_ln617_4"   --->   Operation 312 'and' 'and_ln620_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%and_ln620_9 = and i1 %and_ln620_8, i1 %icmp_ln616_4"   --->   Operation 313 'and' 'and_ln620_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln620 = select i1 %and_ln620_9, i80 %sext_ln621, i80 %select_ln616"   --->   Operation 314 'select' 'select_ln620' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (1.04ns) (out node of the LUT)   --->   "%t0_loc_V = select i1 %icmp_ln606_4, i80 0, i80 %select_ln620"   --->   Operation 315 'select' 't0_loc_V' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i80 %tt_loc_V, i64 0, i64 0" [src/runge_kutta_45.cpp:158]   --->   Operation 316 'getelementptr' 'tt_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln158 = store i80 %t0_loc_V, i11 %tt_loc_V_addr" [src/runge_kutta_45.cpp:158]   --->   Operation 317 'store' 'store_ln158' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i80 %tf_loc_V"   --->   Operation 318 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%this_V = getelementptr i80 %c_V, i64 0, i64 0"   --->   Operation 319 'getelementptr' 'this_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%this_V_1 = getelementptr i80 %c_V, i64 0, i64 1"   --->   Operation 320 'getelementptr' 'this_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%this_V_2 = getelementptr i80 %c_V, i64 0, i64 2"   --->   Operation 321 'getelementptr' 'this_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%this_V_3 = getelementptr i80 %c_V, i64 0, i64 3"   --->   Operation 322 'getelementptr' 'this_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%this_V_4 = getelementptr i80 %c_V, i64 0, i64 4"   --->   Operation 323 'getelementptr' 'this_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%this_V_5 = getelementptr i80 %c_V, i64 0, i64 5"   --->   Operation 324 'getelementptr' 'this_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%e_V_addr_1 = getelementptr i80 %e_V, i64 0, i64 0"   --->   Operation 325 'getelementptr' 'e_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%e_V_addr_2 = getelementptr i80 %e_V, i64 0, i64 1"   --->   Operation 326 'getelementptr' 'e_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%e_V_addr_3 = getelementptr i80 %e_V, i64 0, i64 2"   --->   Operation 327 'getelementptr' 'e_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%e_V_addr_4 = getelementptr i80 %e_V, i64 0, i64 3"   --->   Operation 328 'getelementptr' 'e_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%e_V_addr_5 = getelementptr i80 %e_V, i64 0, i64 4"   --->   Operation 329 'getelementptr' 'e_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%e_V_addr_6 = getelementptr i80 %e_V, i64 0, i64 5"   --->   Operation 330 'getelementptr' 'e_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%tol_loc_V_6_cast = sext i80 %tol_loc_V"   --->   Operation 331 'sext' 'tol_loc_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%rhs_2 = sext i80 %t0_loc_V"   --->   Operation 332 'sext' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (3.97ns)   --->   "%ret_V_1 = sub i81 %lhs_V_1, i81 %rhs_2"   --->   Operation 333 'sub' 'ret_V_1' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%agg_tmp = bitconcatenate i141 @_ssdm_op_BitConcatenate.i141.i81.i60, i81 %ret_V_1, i60 0"   --->   Operation 334 'bitconcatenate' 'agg_tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i141 %agg_tmp" [src/runge_kutta_45.cpp:164]   --->   Operation 335 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln164 = br void %while.cond" [src/runge_kutta_45.cpp:164]   --->   Operation 336 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%tk_prev_1 = load i32 %tk_prev" [src/runge_kutta_45.cpp:164]   --->   Operation 337 'load' 'tk_prev_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i32 %tk_prev_1" [src/runge_kutta_45.cpp:164]   --->   Operation 338 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln164_1 = trunc i32 %tk_prev_1" [src/runge_kutta_45.cpp:164]   --->   Operation 339 'trunc' 'trunc_ln164_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i32 %tk_prev_1" [src/runge_kutta_45.cpp:164]   --->   Operation 340 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln164_1, i3 0"   --->   Operation 341 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln164, i1 0"   --->   Operation 342 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (1.81ns)   --->   "%sub_ln883 = sub i14 %tmp_s, i14 %tmp_14"   --->   Operation 343 'sub' 'sub_ln883' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_1 = getelementptr i80 %tt_loc_V, i64 0, i64 %zext_ln164"   --->   Operation 344 'getelementptr' 'tt_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [2/2] (3.25ns)   --->   "%lhs_V = load i11 %tt_loc_V_addr_1"   --->   Operation 345 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>

State 12 <SV = 11> <Delay = 7.79>
ST_12 : Operation 346 [1/2] (3.25ns)   --->   "%lhs_V = load i11 %tt_loc_V_addr_1"   --->   Operation 346 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_12 : Operation 347 [1/1] (2.95ns)   --->   "%icmp_ln1696 = icmp_slt  i80 %lhs_V, i80 %tf_loc_V"   --->   Operation 347 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln1696, void %while.end, void %while.body" [src/runge_kutta_45.cpp:164]   --->   Operation 348 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%tk_next_load_1 = load i32 %tk_next" [src/runge_kutta_45.cpp:167]   --->   Operation 349 'load' 'tk_next_load_1' <Predicate = (icmp_ln1696)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%speclooptripcount_ln165 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000000, i64 500" [src/runge_kutta_45.cpp:165]   --->   Operation 350 'speclooptripcount' 'speclooptripcount_ln165' <Predicate = (icmp_ln1696)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/runge_kutta_45.cpp:167]   --->   Operation 351 'specloopname' 'specloopname_ln167' <Predicate = (icmp_ln1696)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (2.47ns)   --->   "%icmp_ln167 = icmp_eq  i32 %tk_prev_1, i32 2047" [src/runge_kutta_45.cpp:167]   --->   Operation 352 'icmp' 'icmp_ln167' <Predicate = (icmp_ln1696)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (2.47ns)   --->   "%icmp_ln167_1 = icmp_ne  i32 %tk_next_load_1, i32 0" [src/runge_kutta_45.cpp:167]   --->   Operation 353 'icmp' 'icmp_ln167_1' <Predicate = (icmp_ln1696)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.97ns)   --->   "%and_ln167 = and i1 %icmp_ln167, i1 %icmp_ln167_1" [src/runge_kutta_45.cpp:167]   --->   Operation 354 'and' 'and_ln167' <Predicate = (icmp_ln1696)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %and_ln167, void %if.else, void %VITIS_LOOP_172_2" [src/runge_kutta_45.cpp:167]   --->   Operation 355 'br' 'br_ln167' <Predicate = (icmp_ln1696)> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (2.47ns)   --->   "%icmp_ln183 = icmp_ult  i32 %tk_prev_1, i32 2047" [src/runge_kutta_45.cpp:183]   --->   Operation 356 'icmp' 'icmp_ln183' <Predicate = (icmp_ln1696 & !and_ln167)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (2.55ns)   --->   "%add_ln184 = add i32 %tk_prev_1, i32 1" [src/runge_kutta_45.cpp:184]   --->   Operation 357 'add' 'add_ln184' <Predicate = (icmp_ln1696 & !and_ln167)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.69ns)   --->   "%tk_next_1 = select i1 %icmp_ln183, i32 %add_ln184, i32 %tk_next_load_1" [src/runge_kutta_45.cpp:183]   --->   Operation 358 'select' 'tk_next_1' <Predicate = (icmp_ln1696 & !and_ln167)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (1.58ns)   --->   "%store_ln183 = store i32 %tk_next_1, i32 %tk_next" [src/runge_kutta_45.cpp:183]   --->   Operation 359 'store' 'store_ln183' <Predicate = (icmp_ln1696 & !and_ln167)> <Delay = 1.58>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end148"   --->   Operation 360 'br' 'br_ln0' <Predicate = (icmp_ln1696 & !and_ln167)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%cycles_load_1 = load i32 %cycles" [src/runge_kutta_45.cpp:170]   --->   Operation 361 'load' 'cycles_load_1' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i32 %cycles_load_1" [src/runge_kutta_45.cpp:169]   --->   Operation 362 'trunc' 'trunc_ln169' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln170 = shl i32 %cycles_load_1, i32 14" [src/runge_kutta_45.cpp:170]   --->   Operation 363 'shl' 'shl_ln170' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln170_1 = shl i32 %cycles_load_1, i32 12" [src/runge_kutta_45.cpp:170]   --->   Operation 364 'shl' 'shl_ln170_1' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap_1 = sub i32 %shl_ln170, i32 %shl_ln170_1" [src/runge_kutta_45.cpp:170]   --->   Operation 365 'sub' 'y_gap_1' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0" [src/runge_kutta_45.cpp:172]   --->   Operation 366 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i35 %shl_ln3" [src/runge_kutta_45.cpp:172]   --->   Operation 367 'zext' 'zext_ln172' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (3.52ns)   --->   "%add_ln172 = add i64 %zext_ln172, i64 %yy_read" [src/runge_kutta_45.cpp:172]   --->   Operation 368 'add' 'add_ln172' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln172, i32 6, i32 63" [src/runge_kutta_45.cpp:172]   --->   Operation 369 'partselect' 'trunc_ln6' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %trunc_ln169, i14 0" [src/runge_kutta_45.cpp:175]   --->   Operation 370 'bitconcatenate' 'shl_ln5' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i35 %shl_ln5" [src/runge_kutta_45.cpp:175]   --->   Operation 371 'zext' 'zext_ln175' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (3.52ns)   --->   "%add_ln175 = add i64 %zext_ln175, i64 %tt_read" [src/runge_kutta_45.cpp:175]   --->   Operation 372 'add' 'add_ln175' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln175, i32 6, i32 63" [src/runge_kutta_45.cpp:175]   --->   Operation 373 'partselect' 'trunc_ln' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (2.55ns)   --->   "%cycles_1 = add i32 %cycles_load_1, i32 1" [src/runge_kutta_45.cpp:180]   --->   Operation 374 'add' 'cycles_1' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (1.58ns)   --->   "%store_ln182 = store i32 %cycles_1, i32 %cycles" [src/runge_kutta_45.cpp:182]   --->   Operation 375 'store' 'store_ln182' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 1.58>
ST_12 : Operation 376 [1/1] (1.58ns)   --->   "%store_ln182 = store i32 0, i32 %tk_next" [src/runge_kutta_45.cpp:182]   --->   Operation 376 'store' 'store_ln182' <Predicate = (icmp_ln1696 & and_ln167)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 36.5>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i58 %trunc_ln6" [src/runge_kutta_45.cpp:172]   --->   Operation 377 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln172" [src/runge_kutta_45.cpp:172]   --->   Operation 378 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %X_BUS_addr, i32 1536" [src/runge_kutta_45.cpp:172]   --->   Operation 379 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i58 %trunc_ln" [src/runge_kutta_45.cpp:175]   --->   Operation 380 'sext' 'sext_ln175' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%T_BUS_addr_1 = getelementptr i512 %T_BUS, i64 %sext_ln175" [src/runge_kutta_45.cpp:175]   --->   Operation 381 'getelementptr' 'T_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (36.5ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %T_BUS_addr_1, i32 256" [src/runge_kutta_45.cpp:175]   --->   Operation 382 'writereq' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 383 [2/2] (0.00ns)   --->   "%call_ln172 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_172_2, i512 %X_BUS, i58 %trunc_ln6, i80 %yy_loc_V" [src/runge_kutta_45.cpp:172]   --->   Operation 383 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 384 [2/2] (0.00ns)   --->   "%call_ln175 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_175_3, i512 %T_BUS, i58 %trunc_ln, i80 %tt_loc_V" [src/runge_kutta_45.cpp:175]   --->   Operation 384 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 385 [1/2] (0.00ns)   --->   "%call_ln172 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_172_2, i512 %X_BUS, i58 %trunc_ln6, i80 %yy_loc_V" [src/runge_kutta_45.cpp:172]   --->   Operation 385 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 386 [1/2] (0.00ns)   --->   "%call_ln175 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_175_3, i512 %T_BUS, i58 %trunc_ln, i80 %tt_loc_V" [src/runge_kutta_45.cpp:175]   --->   Operation 386 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 387 [5/5] (36.5ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:175]   --->   Operation 387 'writeresp' 'empty_64' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 388 [5/5] (36.5ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:180]   --->   Operation 388 'writeresp' 'empty_66' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 389 [4/5] (36.5ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:175]   --->   Operation 389 'writeresp' 'empty_64' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 390 [4/5] (36.5ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:180]   --->   Operation 390 'writeresp' 'empty_66' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 391 [3/5] (36.5ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:175]   --->   Operation 391 'writeresp' 'empty_64' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 392 [3/5] (36.5ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:180]   --->   Operation 392 'writeresp' 'empty_66' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 393 [2/5] (36.5ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:175]   --->   Operation 393 'writeresp' 'empty_64' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 394 [2/5] (36.5ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:180]   --->   Operation 394 'writeresp' 'empty_66' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 36.5>
ST_20 : Operation 395 [1/5] (36.5ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:175]   --->   Operation 395 'writeresp' 'empty_64' <Predicate = (and_ln167)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 396 [1/5] (36.5ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:180]   --->   Operation 396 'writeresp' 'empty_66' <Predicate = (and_ln167)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln182 = br void %if.end148" [src/runge_kutta_45.cpp:182]   --->   Operation 397 'br' 'br_ln182' <Predicate = (and_ln167)> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%h_loc_V_load = load i80 %h_loc_V"   --->   Operation 398 'load' 'h_loc_V_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i80 %lhs_V"   --->   Operation 399 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i80 %h_loc_V_load"   --->   Operation 400 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (3.97ns)   --->   "%ret_V = add i81 %sext_ln859, i81 %sext_ln859_1"   --->   Operation 401 'add' 'ret_V' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 402 [1/1] (2.96ns)   --->   "%icmp_ln1695 = icmp_sgt  i81 %ret_V, i81 %lhs_V_1"   --->   Operation 402 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 2.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 403 [1/1] (3.97ns)   --->   "%sub_ln859 = sub i80 %tf_loc_V, i80 %lhs_V"   --->   Operation 403 'sub' 'sub_ln859' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 404 [1/1] (1.04ns)   --->   "%r_V_6 = select i1 %icmp_ln1695, i80 %sub_ln859, i80 %h_loc_V_load" [src/runge_kutta_45.cpp:187]   --->   Operation 404 'select' 'r_V_6' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 405 [1/1] (2.31ns)   --->   "%store_ln607 = store i80 0, i3 %this_V"   --->   Operation 405 'store' 'store_ln607' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_20 : Operation 406 [1/1] (2.31ns)   --->   "%store_ln607 = store i80 0, i3 %this_V_1"   --->   Operation 406 'store' 'store_ln607' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 2.31>
ST_21 : Operation 407 [1/1] (2.31ns)   --->   "%store_ln607 = store i80 0, i3 %this_V_2"   --->   Operation 407 'store' 'store_ln607' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_21 : Operation 408 [1/1] (2.31ns)   --->   "%store_ln607 = store i80 0, i3 %this_V_3"   --->   Operation 408 'store' 'store_ln607' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 22 <SV = 21> <Delay = 2.31>
ST_22 : Operation 409 [1/1] (2.31ns)   --->   "%store_ln607 = store i80 0, i3 %this_V_4"   --->   Operation 409 'store' 'store_ln607' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_22 : Operation 410 [1/1] (2.31ns)   --->   "%store_ln607 = store i80 0, i3 %this_V_5"   --->   Operation 410 'store' 'store_ln607' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 23 <SV = 22> <Delay = 1.81>
ST_23 : Operation 411 [2/2] (1.81ns)   --->   "%call_ln193 = call void @ode_fpga, i80 %k_V, i64 0, i80 %yy_loc_V, i64 %zext_ln164, i80 %c_V, i80 %mu_loc_V_8" [src/runge_kutta_45.cpp:193]   --->   Operation 411 'call' 'call_ln193' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.58>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%tk_next_3 = load i32 %tk_next" [src/runge_kutta_45.cpp:161]   --->   Operation 412 'load' 'tk_next_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i32 %tk_next_3" [src/runge_kutta_45.cpp:161]   --->   Operation 413 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i32 %tk_next_3" [src/runge_kutta_45.cpp:161]   --->   Operation 414 'trunc' 'trunc_ln161_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 415 [1/2] (0.00ns)   --->   "%call_ln193 = call void @ode_fpga, i80 %k_V, i64 0, i80 %yy_loc_V, i64 %zext_ln164, i80 %c_V, i80 %mu_loc_V_8" [src/runge_kutta_45.cpp:193]   --->   Operation 415 'call' 'call_ln193' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 416 [1/1] (1.58ns)   --->   "%br_ln195 = br void %k_middle" [src/runge_kutta_45.cpp:195]   --->   Operation 416 'br' 'br_ln195' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 3.44>
ST_25 : Operation 417 [1/1] (0.00ns)   --->   "%i = phi i3 1, void %if.end148, i3 %add_ln195, void %for.inc213" [src/runge_kutta_45.cpp:195]   --->   Operation 417 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 418 [1/1] (1.13ns)   --->   "%icmp_ln195 = icmp_eq  i3 %i, i3 6" [src/runge_kutta_45.cpp:195]   --->   Operation 418 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 419 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 419 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %k_middle.split, void %for.end215" [src/runge_kutta_45.cpp:195]   --->   Operation 420 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i3 %i" [src/runge_kutta_45.cpp:195]   --->   Operation 421 'zext' 'zext_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_25 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i3 %i" [src/runge_kutta_45.cpp:204]   --->   Operation 422 'zext' 'zext_ln204' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_25 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [src/runge_kutta_45.cpp:204]   --->   Operation 423 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_25 : Operation 424 [1/1] (1.78ns)   --->   "%add_ln204 = add i5 %tmp_15, i5 %zext_ln204" [src/runge_kutta_45.cpp:204]   --->   Operation 424 'add' 'add_ln204' <Predicate = (!icmp_ln195)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/runge_kutta_45.cpp:195]   --->   Operation 425 'specloopname' 'specloopname_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_25 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln197 = br void %for.body178" [src/runge_kutta_45.cpp:197]   --->   Operation 426 'br' 'br_ln197' <Predicate = (!icmp_ln195)> <Delay = 1.58>
ST_25 : Operation 427 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_1"   --->   Operation 427 'store' 'store_ln884' <Predicate = (icmp_ln195)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_25 : Operation 428 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_2"   --->   Operation 428 'store' 'store_ln884' <Predicate = (icmp_ln195)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 26 <SV = 25> <Delay = 7.87>
ST_26 : Operation 429 [1/1] (0.00ns)   --->   "%n_1 = phi i3 0, void %k_middle.split, i3 %add_ln197, void %for.body178.split" [src/runge_kutta_45.cpp:197]   --->   Operation 429 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 430 [1/1] (1.13ns)   --->   "%icmp_ln197 = icmp_eq  i3 %n_1, i3 6" [src/runge_kutta_45.cpp:197]   --->   Operation 430 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 431 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 431 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 432 [1/1] (1.65ns)   --->   "%add_ln197 = add i3 %n_1, i3 1" [src/runge_kutta_45.cpp:197]   --->   Operation 432 'add' 'add_ln197' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.body178.split, void %for.inc213" [src/runge_kutta_45.cpp:197]   --->   Operation 433 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 434 [2/2] (6.74ns)   --->   "%call_ln195 = call void @runge_kutta_45_Pipeline_inner, i3 %i, i5 %add_ln204, i3 %n_1, i80 %k_V, i80 %sum_V_0_loc, i64 %A" [src/runge_kutta_45.cpp:195]   --->   Operation 434 'call' 'call_ln195' <Predicate = (!icmp_ln197)> <Delay = 6.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 435 [2/2] (1.81ns)   --->   "%call_ln210 = call void @ode_fpga, i80 %k_V, i64 %zext_ln195, i80 %yy_loc_V, i64 %zext_ln164, i80 %c_V, i80 %mu_loc_V_8" [src/runge_kutta_45.cpp:210]   --->   Operation 435 'call' 'call_ln210' <Predicate = (icmp_ln197)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 436 [1/1] (1.65ns)   --->   "%add_ln195 = add i3 %i, i3 1" [src/runge_kutta_45.cpp:195]   --->   Operation 436 'add' 'add_ln195' <Predicate = (icmp_ln197)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.71>
ST_27 : Operation 437 [1/2] (2.71ns)   --->   "%call_ln195 = call void @runge_kutta_45_Pipeline_inner, i3 %i, i5 %add_ln204, i3 %n_1, i80 %k_V, i80 %sum_V_0_loc, i64 %A" [src/runge_kutta_45.cpp:195]   --->   Operation 437 'call' 'call_ln195' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 16.4>
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i3 %n_1" [src/runge_kutta_45.cpp:197]   --->   Operation 438 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/runge_kutta_45.cpp:199]   --->   Operation 439 'specloopname' 'specloopname_ln199' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%sum_V_0_loc_load = load i80 %sum_V_0_loc"   --->   Operation 440 'load' 'sum_V_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [1/1] (14.1ns)   --->   "%op_V_2 = call i160 @multiply, i80 %r_V_6, i80 %sum_V_0_loc_load" [src/runge_kutta_45.cpp:207]   --->   Operation 441 'call' 'op_V_2' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_2, i32 60, i32 139"   --->   Operation 442 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i80 %c_V, i64 0, i64 %zext_ln197" [src/runge_kutta_45.cpp:207]   --->   Operation 443 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (2.31ns)   --->   "%store_ln207 = store i80 %trunc_ln864_1, i3 %c_V_addr" [src/runge_kutta_45.cpp:207]   --->   Operation 444 'store' 'store_ln207' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.body178" [src/runge_kutta_45.cpp:197]   --->   Operation 445 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 29 <SV = 26> <Delay = 0.00>
ST_29 : Operation 446 [1/2] (0.00ns)   --->   "%call_ln210 = call void @ode_fpga, i80 %k_V, i64 %zext_ln195, i80 %yy_loc_V, i64 %zext_ln164, i80 %c_V, i80 %mu_loc_V_8" [src/runge_kutta_45.cpp:210]   --->   Operation 446 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln195 = br void %k_middle" [src/runge_kutta_45.cpp:195]   --->   Operation 447 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>

State 30 <SV = 25> <Delay = 2.31>
ST_30 : Operation 448 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_3"   --->   Operation 448 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_30 : Operation 449 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_4"   --->   Operation 449 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 31 <SV = 26> <Delay = 2.31>
ST_31 : Operation 450 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_5"   --->   Operation 450 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_31 : Operation 451 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_6"   --->   Operation 451 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_31 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln214 = br void %err_inner" [src/runge_kutta_45.cpp:214]   --->   Operation 452 'br' 'br_ln214' <Predicate = true> <Delay = 1.58>

State 32 <SV = 27> <Delay = 19.2>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%n = phi i3 0, void %for.end215, i3 %add_ln214, void %for.end244" [src/runge_kutta_45.cpp:214]   --->   Operation 453 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i3 %n" [src/runge_kutta_45.cpp:214]   --->   Operation 454 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i3 %n" [src/runge_kutta_45.cpp:214]   --->   Operation 455 'zext' 'zext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 456 [1/1] (1.13ns)   --->   "%icmp_ln214 = icmp_eq  i3 %n, i3 6" [src/runge_kutta_45.cpp:214]   --->   Operation 456 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 457 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (1.65ns)   --->   "%add_ln214 = add i3 %n, i3 1" [src/runge_kutta_45.cpp:214]   --->   Operation 458 'add' 'add_ln214' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %err_inner.split, void %for.body260.preheader" [src/runge_kutta_45.cpp:214]   --->   Operation 459 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/runge_kutta_45.cpp:214]   --->   Operation 460 'specloopname' 'specloopname_ln214' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i80 %e_V, i64 0, i64 %zext_ln214" [src/runge_kutta_45.cpp:214]   --->   Operation 461 'getelementptr' 'e_V_addr' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (1.58ns)   --->   "%br_ln215 = br void %for.inc242" [src/runge_kutta_45.cpp:215]   --->   Operation 462 'br' 'br_ln215' <Predicate = (!icmp_ln214)> <Delay = 1.58>
ST_32 : Operation 463 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i80 %e_V, i162 %X_V_7_loc"   --->   Operation 463 'call' 'call_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i80 %r_V_6"   --->   Operation 464 'sext' 'sext_ln1319' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_32 : Operation 465 [1/1] (14.1ns)   --->   "%r_V_5 = mul i140 %sext_ln1319, i140 %tol_loc_V_6_cast"   --->   Operation 465 'mul' 'r_V_5' <Predicate = (icmp_ln214)> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %r_V_5, i32 60, i32 139"   --->   Operation 466 'partselect' 'trunc_ln864_2' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_32 : Operation 467 [2/2] (5.07ns)   --->   "%op_V_3 = call i204 @division, i80 %trunc_ln864_2, i162 %sext_ln164" [src/runge_kutta_45.cpp:232]   --->   Operation 467 'call' 'op_V_3' <Predicate = (icmp_ln214)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 6.74>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln215, void %for.inc242.split, i3 0, void %err_inner.split" [src/runge_kutta_45.cpp:215]   --->   Operation 468 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %j" [src/runge_kutta_45.cpp:215]   --->   Operation 469 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j, i3 0" [src/runge_kutta_45.cpp:219]   --->   Operation 470 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j, i1 0" [src/runge_kutta_45.cpp:219]   --->   Operation 471 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i4 %tmp_19" [src/runge_kutta_45.cpp:219]   --->   Operation 472 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln219 = sub i6 %tmp_18, i6 %zext_ln219" [src/runge_kutta_45.cpp:219]   --->   Operation 473 'sub' 'sub_ln219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 474 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln219 = add i6 %sub_ln219, i6 %zext_ln214_1" [src/runge_kutta_45.cpp:219]   --->   Operation 474 'add' 'add_ln219' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i6 %add_ln219" [src/runge_kutta_45.cpp:219]   --->   Operation 475 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i80 %k_V, i64 0, i64 %zext_ln219_1" [src/runge_kutta_45.cpp:219]   --->   Operation 476 'getelementptr' 'k_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (1.13ns)   --->   "%icmp_ln215 = icmp_eq  i3 %j, i3 6" [src/runge_kutta_45.cpp:215]   --->   Operation 477 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 478 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (1.65ns)   --->   "%add_ln215 = add i3 %j, i3 1" [src/runge_kutta_45.cpp:215]   --->   Operation 479 'add' 'add_ln215' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %for.inc242.split, void %for.end244" [src/runge_kutta_45.cpp:215]   --->   Operation 480 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%E_addr = getelementptr i57 %E, i64 0, i64 %zext_ln215" [src/runge_kutta_45.cpp:219]   --->   Operation 481 'getelementptr' 'E_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_33 : Operation 482 [2/2] (2.32ns)   --->   "%E_load = load i3 %E_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 482 'load' 'E_load' <Predicate = (!icmp_ln215)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 57> <Depth = 6> <ROM>
ST_33 : Operation 483 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 483 'load' 'k_V_load' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 36> <RAM>
ST_33 : Operation 484 [2/2] (2.31ns)   --->   "%e_V_load_1 = load i3 %e_V_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 484 'load' 'e_V_load_1' <Predicate = (!icmp_ln215)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_33 : Operation 485 [2/2] (2.31ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:222]   --->   Operation 485 'load' 'e_V_load' <Predicate = (icmp_ln215)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 34 <SV = 29> <Delay = 25.4>
ST_34 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/runge_kutta_45.cpp:215]   --->   Operation 486 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 487 [1/2] (2.32ns)   --->   "%E_load = load i3 %E_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 487 'load' 'E_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 57> <Depth = 6> <ROM>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i57 %E_load" [src/runge_kutta_45.cpp:219]   --->   Operation 488 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 489 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 489 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 36> <RAM>
ST_34 : Operation 490 [1/2] (2.31ns)   --->   "%e_V_load_1 = load i3 %e_V_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 490 'load' 'e_V_load_1' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_34 : Operation 491 [1/1] (19.8ns)   --->   "%macply_ret1 = call i80 @macply, i80 %e_V_load_1, i80 %sext_ln219, i80 %k_V_load" [src/runge_kutta_45.cpp:219]   --->   Operation 491 'call' 'macply_ret1' <Predicate = true> <Delay = 19.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 492 [1/1] (2.31ns)   --->   "%store_ln219 = store i80 %macply_ret1, i3 %e_V_addr" [src/runge_kutta_45.cpp:219]   --->   Operation 492 'store' 'store_ln219' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_34 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln215 = br void %for.inc242" [src/runge_kutta_45.cpp:215]   --->   Operation 493 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>

State 35 <SV = 29> <Delay = 18.7>
ST_35 : Operation 494 [1/2] (2.31ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:222]   --->   Operation 494 'load' 'e_V_load' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_35 : Operation 495 [1/1] (14.1ns)   --->   "%op_V = call i160 @multiply, i80 %r_V_6, i80 %e_V_load" [src/runge_kutta_45.cpp:222]   --->   Operation 495 'call' 'op_V' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V, i32 60, i32 139"   --->   Operation 496 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 497 [1/1] (2.31ns)   --->   "%store_ln222 = store i80 %trunc_ln1, i3 %e_V_addr" [src/runge_kutta_45.cpp:222]   --->   Operation 497 'store' 'store_ln222' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln214 = br void %err_inner" [src/runge_kutta_45.cpp:214]   --->   Operation 498 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>

State 36 <SV = 28> <Delay = 5.07>
ST_36 : Operation 499 [1/2] (2.71ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i80 %e_V, i162 %X_V_7_loc"   --->   Operation 499 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 500 [1/2] (5.07ns)   --->   "%op_V_3 = call i204 @division, i80 %trunc_ln864_2, i162 %sext_ln164" [src/runge_kutta_45.cpp:232]   --->   Operation 500 'call' 'op_V_3' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 501 [1/1] (0.00ns)   --->   "%tol_step_V = trunc i204 %op_V_3"   --->   Operation 501 'trunc' 'tol_step_V' <Predicate = true> <Delay = 0.00>

State 37 <SV = 29> <Delay = 1.58>
ST_37 : Operation 502 [1/1] (0.00ns)   --->   "%X_V_7_loc_load = load i162 %X_V_7_loc"   --->   Operation 502 'load' 'X_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 503 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i162 %X_V_7_loc_load, i81 %Q_V_5_loc"   --->   Operation 503 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 30> <Delay = 1.48>
ST_38 : Operation 504 [1/2] (1.48ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i162 %X_V_7_loc_load, i81 %Q_V_5_loc"   --->   Operation 504 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 31> <Delay = 4.55>
ST_39 : Operation 505 [1/1] (0.00ns)   --->   "%Q_V_5_loc_load = load i81 %Q_V_5_loc"   --->   Operation 505 'load' 'Q_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1698 = sext i80 %tol_step_V"   --->   Operation 506 'sext' 'sext_ln1698' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 507 [1/1] (2.96ns)   --->   "%icmp_ln1698 = icmp_ugt  i81 %Q_V_5_loc_load, i81 %sext_ln1698"   --->   Operation 507 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 2.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 508 [1/1] (1.58ns)   --->   "%br_ln234 = br i1 %icmp_ln1698, void %update_outer, void %_ZNK13ap_fixed_baseILi80ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi80ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [src/runge_kutta_45.cpp:234]   --->   Operation 508 'br' 'br_ln234' <Predicate = true> <Delay = 1.58>
ST_39 : Operation 509 [1/1] (0.00ns)   --->   "%idxprom308 = zext i32 %tk_next_3" [src/runge_kutta_45.cpp:161]   --->   Operation 509 'zext' 'idxprom308' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_39 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln161_1, i3 0" [src/runge_kutta_45.cpp:246]   --->   Operation 510 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_39 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln161, i1 0" [src/runge_kutta_45.cpp:246]   --->   Operation 511 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_39 : Operation 512 [1/1] (1.81ns)   --->   "%sub_ln246 = sub i14 %tmp_16, i14 %tmp_17" [src/runge_kutta_45.cpp:246]   --->   Operation 512 'sub' 'sub_ln246' <Predicate = (!icmp_ln1698)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 513 [1/1] (1.58ns)   --->   "%br_ln236 = br void %for.body281" [src/runge_kutta_45.cpp:236]   --->   Operation 513 'br' 'br_ln236' <Predicate = (!icmp_ln1698)> <Delay = 1.58>

State 40 <SV = 32> <Delay = 7.23>
ST_40 : Operation 514 [1/1] (0.00ns)   --->   "%n_2 = phi i3 0, void %update_outer, i3 %add_ln236, void %for.end298" [src/runge_kutta_45.cpp:236]   --->   Operation 514 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln883 = zext i3 %n_2"   --->   Operation 515 'zext' 'zext_ln883' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln883_1 = zext i3 %n_2"   --->   Operation 516 'zext' 'zext_ln883_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 517 [1/1] (1.81ns)   --->   "%add_ln883 = add i14 %sub_ln883, i14 %zext_ln883_1"   --->   Operation 517 'add' 'add_ln883' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln883_2 = zext i14 %add_ln883"   --->   Operation 518 'zext' 'zext_ln883_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 519 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i80 %yy_loc_V, i64 0, i64 %zext_ln883_2"   --->   Operation 519 'getelementptr' 'yy_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 520 [1/1] (1.81ns)   --->   "%add_ln246 = add i14 %sub_ln246, i14 %zext_ln883_1" [src/runge_kutta_45.cpp:246]   --->   Operation 520 'add' 'add_ln246' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i14 %add_ln246" [src/runge_kutta_45.cpp:246]   --->   Operation 521 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 522 [1/1] (0.00ns)   --->   "%yy_loc_V_addr_1 = getelementptr i80 %yy_loc_V, i64 0, i64 %zext_ln246" [src/runge_kutta_45.cpp:246]   --->   Operation 522 'getelementptr' 'yy_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 523 [1/1] (1.13ns)   --->   "%icmp_ln236 = icmp_eq  i3 %n_2, i3 6" [src/runge_kutta_45.cpp:236]   --->   Operation 523 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 524 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 524 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 525 [1/1] (1.65ns)   --->   "%add_ln236 = add i3 %n_2, i3 1" [src/runge_kutta_45.cpp:236]   --->   Operation 525 'add' 'add_ln236' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %for.body281.split, void %for.end314" [src/runge_kutta_45.cpp:236]   --->   Operation 526 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 527 [1/1] (0.00ns)   --->   "%specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/runge_kutta_45.cpp:238]   --->   Operation 527 'specloopname' 'specloopname_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_40 : Operation 528 [1/1] (1.58ns)   --->   "%br_ln239 = br void %for.inc296" [src/runge_kutta_45.cpp:239]   --->   Operation 528 'br' 'br_ln239' <Predicate = (!icmp_ln236)> <Delay = 1.58>
ST_40 : Operation 529 [1/1] (3.97ns)   --->   "%add_ln859 = add i80 %lhs_V, i80 %r_V_6"   --->   Operation 529 'add' 'add_ln859' <Predicate = (icmp_ln236)> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 530 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_2 = getelementptr i80 %tt_loc_V, i64 0, i64 %idxprom308" [src/runge_kutta_45.cpp:250]   --->   Operation 530 'getelementptr' 'tt_loc_V_addr_2' <Predicate = (icmp_ln236)> <Delay = 0.00>
ST_40 : Operation 531 [1/1] (3.25ns)   --->   "%store_ln250 = store i80 %add_ln859, i11 %tt_loc_V_addr_2" [src/runge_kutta_45.cpp:250]   --->   Operation 531 'store' 'store_ln250' <Predicate = (icmp_ln236)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_40 : Operation 532 [1/1] (1.58ns)   --->   "%store_ln255 = store i32 %tk_next_3, i32 %tk_prev" [src/runge_kutta_45.cpp:255]   --->   Operation 532 'store' 'store_ln255' <Predicate = (icmp_ln236)> <Delay = 1.58>
ST_40 : Operation 533 [1/1] (1.58ns)   --->   "%br_ln255 = br void %_ZNK13ap_fixed_baseILi80ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi80ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [src/runge_kutta_45.cpp:255]   --->   Operation 533 'br' 'br_ln255' <Predicate = (icmp_ln236)> <Delay = 1.58>

State 41 <SV = 33> <Delay = 6.74>
ST_41 : Operation 534 [1/1] (0.00ns)   --->   "%sum_V_1_0 = phi i80 0, void %for.body281.split, i80 %sum_V_1, void %for.inc296.split"   --->   Operation 534 'phi' 'sum_V_1_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 535 [1/1] (0.00ns)   --->   "%j_2 = phi i3 0, void %for.body281.split, i3 %add_ln239, void %for.inc296.split" [src/runge_kutta_45.cpp:239]   --->   Operation 535 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i3 %j_2" [src/runge_kutta_45.cpp:239]   --->   Operation 536 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_2, i3 0" [src/runge_kutta_45.cpp:243]   --->   Operation 537 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_2, i1 0" [src/runge_kutta_45.cpp:243]   --->   Operation 538 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i4 %tmp_21" [src/runge_kutta_45.cpp:243]   --->   Operation 539 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243 = sub i6 %tmp_20, i6 %zext_ln243" [src/runge_kutta_45.cpp:243]   --->   Operation 540 'sub' 'sub_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 541 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln243 = add i6 %sub_ln243, i6 %zext_ln883" [src/runge_kutta_45.cpp:243]   --->   Operation 541 'add' 'add_ln243' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i6 %add_ln243" [src/runge_kutta_45.cpp:243]   --->   Operation 542 'zext' 'zext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 543 [1/1] (0.00ns)   --->   "%k_V_addr_1 = getelementptr i80 %k_V, i64 0, i64 %zext_ln243_1" [src/runge_kutta_45.cpp:243]   --->   Operation 543 'getelementptr' 'k_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 544 [1/1] (1.13ns)   --->   "%icmp_ln239 = icmp_eq  i3 %j_2, i3 6" [src/runge_kutta_45.cpp:239]   --->   Operation 544 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 545 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 545 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 546 [1/1] (1.65ns)   --->   "%add_ln239 = add i3 %j_2, i3 1" [src/runge_kutta_45.cpp:239]   --->   Operation 546 'add' 'add_ln239' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.inc296.split, void %for.end298" [src/runge_kutta_45.cpp:239]   --->   Operation 547 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 548 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i61 %B, i64 0, i64 %zext_ln239" [src/runge_kutta_45.cpp:243]   --->   Operation 548 'getelementptr' 'B_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_41 : Operation 549 [2/2] (2.32ns)   --->   "%B_load = load i3 %B_addr" [src/runge_kutta_45.cpp:243]   --->   Operation 549 'load' 'B_load' <Predicate = (!icmp_ln239)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 61> <Depth = 6> <ROM>
ST_41 : Operation 550 [2/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:243]   --->   Operation 550 'load' 'k_V_load_1' <Predicate = (!icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 36> <RAM>
ST_41 : Operation 551 [2/2] (3.25ns)   --->   "%lhs_V_3 = load i14 %yy_loc_V_addr"   --->   Operation 551 'load' 'lhs_V_3' <Predicate = (icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>

State 42 <SV = 34> <Delay = 23.0>
ST_42 : Operation 552 [1/1] (0.00ns)   --->   "%specloopname_ln239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/runge_kutta_45.cpp:239]   --->   Operation 552 'specloopname' 'specloopname_ln239' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 553 [1/2] (2.32ns)   --->   "%B_load = load i3 %B_addr" [src/runge_kutta_45.cpp:243]   --->   Operation 553 'load' 'B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 61> <Depth = 6> <ROM>
ST_42 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i61 %B_load" [src/runge_kutta_45.cpp:243]   --->   Operation 554 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 555 [1/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:243]   --->   Operation 555 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 36> <RAM>
ST_42 : Operation 556 [1/1] (19.8ns)   --->   "%sum_V_1 = call i80 @macply, i80 %sum_V_1_0, i80 %sext_ln243, i80 %k_V_load_1" [src/runge_kutta_45.cpp:243]   --->   Operation 556 'call' 'sum_V_1' <Predicate = true> <Delay = 19.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.inc296" [src/runge_kutta_45.cpp:239]   --->   Operation 557 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>

State 43 <SV = 34> <Delay = 23.0>
ST_43 : Operation 558 [1/1] (14.1ns)   --->   "%op2_V = call i160 @multiply, i80 %r_V_6, i80 %sum_V_1_0" [src/runge_kutta_45.cpp:246]   --->   Operation 558 'call' 'op2_V' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 559 [1/2] (3.25ns)   --->   "%lhs_V_3 = load i14 %yy_loc_V_addr"   --->   Operation 559 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_43 : Operation 560 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i80.i60, i80 %lhs_V_3, i60 0"   --->   Operation 560 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln1393 = trunc i160 %op2_V"   --->   Operation 561 'trunc' 'trunc_ln1393' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 562 [1/1] (5.70ns)   --->   "%ret_V_2 = add i140 %lhs_V_4, i140 %trunc_ln1393"   --->   Operation 562 'add' 'ret_V_2' <Predicate = true> <Delay = 5.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %ret_V_2, i32 60, i32 139"   --->   Operation 563 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 564 [1/1] (3.25ns)   --->   "%store_ln246 = store i80 %trunc_ln864_4, i14 %yy_loc_V_addr_1" [src/runge_kutta_45.cpp:246]   --->   Operation 564 'store' 'store_ln246' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_43 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body281" [src/runge_kutta_45.cpp:236]   --->   Operation 565 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 15.7>
ST_44 : Operation 566 [1/1] (0.00ns)   --->   "%scale_V = phi i61 1279742870113600256, void %for.end314, i61 1141392289560778496, void %for.body260.preheader"   --->   Operation 566 'phi' 'scale_V' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i61 %scale_V"   --->   Operation 567 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 568 [1/1] (14.1ns)   --->   "%r_V_7 = mul i140 %zext_ln1319, i140 %sext_ln1319"   --->   Operation 568 'mul' 'r_V_7' <Predicate = true> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %r_V_7, i32 60, i32 139"   --->   Operation 569 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 570 [1/1] (1.58ns)   --->   "%store_ln164 = store i80 %trunc_ln864_3, i80 %h_loc_V" [src/runge_kutta_45.cpp:164]   --->   Operation 570 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_44 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln164 = br void %while.cond" [src/runge_kutta_45.cpp:164]   --->   Operation 571 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>

State 45 <SV = 12> <Delay = 9.67>
ST_45 : Operation 572 [1/1] (0.00ns)   --->   "%tk_next_load = load i32 %tk_next"   --->   Operation 572 'load' 'tk_next_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 573 [1/1] (0.00ns)   --->   "%cycles_load = load i32 %cycles" [src/runge_kutta_45.cpp:264]   --->   Operation 573 'load' 'cycles_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i32 %cycles_load" [src/runge_kutta_45.cpp:263]   --->   Operation 574 'trunc' 'trunc_ln263' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%t_gap = shl i32 %cycles_load, i32 11" [src/runge_kutta_45.cpp:263]   --->   Operation 575 'shl' 't_gap' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node y_gap)   --->   "%shl_ln264 = shl i32 %cycles_load, i32 14" [src/runge_kutta_45.cpp:264]   --->   Operation 576 'shl' 'shl_ln264' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node y_gap)   --->   "%shl_ln264_1 = shl i32 %cycles_load, i32 12" [src/runge_kutta_45.cpp:264]   --->   Operation 577 'shl' 'shl_ln264_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 578 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap = sub i32 %shl_ln264, i32 %shl_ln264_1" [src/runge_kutta_45.cpp:264]   --->   Operation 578 'sub' 'y_gap' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 579 [1/1] (0.00ns)   --->   "%empty_67 = shl i32 %tk_next_load, i32 3"   --->   Operation 579 'shl' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 580 [1/1] (0.00ns)   --->   "%empty_68 = shl i32 %tk_next_load, i32 1"   --->   Operation 580 'shl' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_69 = sub i32 %empty_67, i32 %empty_68"   --->   Operation 581 'sub' 'empty_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 582 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mul335 = add i32 %empty_69, i32 6"   --->   Operation 582 'add' 'mul335' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0" [src/runge_kutta_45.cpp:266]   --->   Operation 583 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 584 [2/2] (5.30ns)   --->   "%call_ln266 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul335, i80 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln156" [src/runge_kutta_45.cpp:266]   --->   Operation 584 'call' 'call_ln266' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 585 [1/1] (2.55ns)   --->   "%add351 = add i32 %tk_next_load, i32 1"   --->   Operation 585 'add' 'add351' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %trunc_ln263, i14 0" [src/runge_kutta_45.cpp:269]   --->   Operation 586 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i64 %tt_read" [src/runge_kutta_45.cpp:269]   --->   Operation 587 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 588 [2/2] (5.30ns)   --->   "%call_ln269 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add351, i80 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln269" [src/runge_kutta_45.cpp:269]   --->   Operation 588 'call' 'call_ln269' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 589 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln272 = add i32 %t_gap, i32 %add351" [src/runge_kutta_45.cpp:272]   --->   Operation 589 'add' 'add_ln272' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 590 [1/1] (1.00ns)   --->   "%write_ln272 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln272" [src/runge_kutta_45.cpp:272]   --->   Operation 590 'write' 'write_ln272' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 46 <SV = 13> <Delay = 0.00>
ST_46 : Operation 591 [1/2] (0.00ns)   --->   "%call_ln266 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul335, i80 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln156" [src/runge_kutta_45.cpp:266]   --->   Operation 591 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 592 [1/2] (0.00ns)   --->   "%call_ln269 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add351, i80 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln269" [src/runge_kutta_45.cpp:269]   --->   Operation 592 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 593 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [src/runge_kutta_45.cpp:273]   --->   Operation 593 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 19.1ns
The critical path consists of the following:
	s_axi read operation ('h0') on port 'h0' [19]  (1 ns)
	'sub' operation ('F2') [112]  (1.55 ns)
	'icmp' operation ('icmp_ln616_1') [113]  (1.99 ns)
	'select' operation ('sh_amt') [116]  (0.697 ns)
	'icmp' operation ('icmp_ln638_1') [120]  (1.99 ns)
	'select' operation ('h_loc.V') [124]  (0 ns)
	'select' operation ('h_loc.V') [136]  (4.61 ns)
	'select' operation ('h_loc.V') [140]  (4.61 ns)
	'select' operation ('h_loc.V') [141]  (1.04 ns)
	'store' operation ('store_ln164', src/runge_kutta_45.cpp:164) of variable 'h_loc.V' on local variable 'h_loc.V' [292]  (1.59 ns)

 <State 2>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('T_BUS_addr', src/runge_kutta_45.cpp:158) [228]  (0 ns)
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 3>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 4>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [229]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus read operation ('T_BUS_addr_read', src/runge_kutta_45.cpp:158) on port 'T_BUS' (src/runge_kutta_45.cpp:158) [230]  (36.5 ns)

 <State 10>: 20.5ns
The critical path consists of the following:
	'sub' operation ('F2') [194]  (1.55 ns)
	'icmp' operation ('icmp_ln616_3') [195]  (1.99 ns)
	'select' operation ('sh_amt') [198]  (0.697 ns)
	'icmp' operation ('icmp_ln638_3') [202]  (1.99 ns)
	'select' operation ('tf_loc.V') [206]  (0 ns)
	'select' operation ('tf_loc.V') [218]  (4.61 ns)
	'select' operation ('tf_loc.V') [222]  (4.61 ns)
	'select' operation ('tf_loc.V') [223]  (1.04 ns)
	'sub' operation ('ret.V') [288]  (3.98 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('tk_prev', src/runge_kutta_45.cpp:164) on local variable 'tk_prev' [297]  (0 ns)
	'getelementptr' operation ('tt_loc_V_addr_1') [304]  (0 ns)
	'load' operation ('lhs.V') on array 'tt_loc.V', src/runge_kutta_45.cpp:153 [305]  (3.25 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'load' operation ('lhs.V') on array 'tt_loc.V', src/runge_kutta_45.cpp:153 [305]  (3.25 ns)
	'icmp' operation ('icmp_ln1696') [306]  (2.95 ns)
	blocking operation 1.59 ns on control path)

 <State 13>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:172) [333]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:172) on port 'X_BUS' (src/runge_kutta_45.cpp:172) [334]  (36.5 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_64', src/runge_kutta_45.cpp:175) on port 'X_BUS' (src/runge_kutta_45.cpp:175) [336]  (36.5 ns)

 <State 17>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_64', src/runge_kutta_45.cpp:175) on port 'X_BUS' (src/runge_kutta_45.cpp:175) [336]  (36.5 ns)

 <State 18>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_64', src/runge_kutta_45.cpp:175) on port 'X_BUS' (src/runge_kutta_45.cpp:175) [336]  (36.5 ns)

 <State 19>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_64', src/runge_kutta_45.cpp:175) on port 'X_BUS' (src/runge_kutta_45.cpp:175) [336]  (36.5 ns)

 <State 20>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_64', src/runge_kutta_45.cpp:175) on port 'X_BUS' (src/runge_kutta_45.cpp:175) [336]  (36.5 ns)

 <State 21>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln607') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:191 [363]  (2.31 ns)

 <State 22>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln607') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:191 [365]  (2.31 ns)

 <State 23>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln193', src/runge_kutta_45.cpp:193) to 'ode_fpga' [367]  (1.81 ns)

 <State 24>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', src/runge_kutta_45.cpp:195) with incoming values : ('add_ln195', src/runge_kutta_45.cpp:195) [370]  (1.59 ns)

 <State 25>: 3.44ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:213 [402]  (2.31 ns)
	blocking operation 1.13 ns on control path)

 <State 26>: 7.88ns
The critical path consists of the following:
	'phi' operation ('n', src/runge_kutta_45.cpp:197) with incoming values : ('add_ln197', src/runge_kutta_45.cpp:197) [382]  (0 ns)
	'call' operation ('call_ln195', src/runge_kutta_45.cpp:195) to 'runge_kutta_45_Pipeline_inner' [390]  (6.75 ns)
	blocking operation 1.13 ns on control path)

 <State 27>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln195', src/runge_kutta_45.cpp:195) to 'runge_kutta_45_Pipeline_inner' [390]  (2.72 ns)

 <State 28>: 16.4ns
The critical path consists of the following:
	'load' operation ('sum_V_0_loc_load') on local variable 'sum_V_0_loc' [391]  (0 ns)
	'call' operation ('op_V_2', src/runge_kutta_45.cpp:207) to 'multiply' [392]  (14.1 ns)
	'store' operation ('store_ln207', src/runge_kutta_45.cpp:207) of variable 'trunc_ln864_1' on array 'c.V', src/runge_kutta_45.cpp:191 [395]  (2.31 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:213 [404]  (2.31 ns)

 <State 31>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:213 [406]  (2.31 ns)

 <State 32>: 19.2ns
The critical path consists of the following:
	'mul' operation ('r.V') [457]  (14.1 ns)
	'call' operation ('op_V_3', src/runge_kutta_45.cpp:232) to 'division' [459]  (5.07 ns)

 <State 33>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j', src/runge_kutta_45.cpp:215) with incoming values : ('add_ln215', src/runge_kutta_45.cpp:215) [422]  (0 ns)
	'sub' operation ('sub_ln219', src/runge_kutta_45.cpp:219) [427]  (0 ns)
	'add' operation ('add_ln219', src/runge_kutta_45.cpp:219) [428]  (3.49 ns)
	'getelementptr' operation ('k_V_addr', src/runge_kutta_45.cpp:219) [430]  (0 ns)
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:219) on array 'k.V', src/runge_kutta_45.cpp:150 [440]  (3.25 ns)

 <State 34>: 25.4ns
The critical path consists of the following:
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:219) on array 'k.V', src/runge_kutta_45.cpp:150 [440]  (3.25 ns)
	'call' operation ('macply_ret1', src/runge_kutta_45.cpp:219) to 'macply' [442]  (19.8 ns)
	'store' operation ('store_ln219', src/runge_kutta_45.cpp:219) of variable 'macply_ret1', src/runge_kutta_45.cpp:219 on array 'e.V', src/runge_kutta_45.cpp:213 [443]  (2.31 ns)

 <State 35>: 18.8ns
The critical path consists of the following:
	'load' operation ('e_V_load', src/runge_kutta_45.cpp:222) on array 'e.V', src/runge_kutta_45.cpp:213 [446]  (2.31 ns)
	'call' operation ('op_V', src/runge_kutta_45.cpp:222) to 'multiply' [447]  (14.1 ns)
	'store' operation ('store_ln222', src/runge_kutta_45.cpp:222) of variable 'trunc_ln1' on array 'e.V', src/runge_kutta_45.cpp:213 [449]  (2.31 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'call' operation ('op_V_3', src/runge_kutta_45.cpp:232) to 'division' [459]  (5.07 ns)

 <State 37>: 1.59ns
The critical path consists of the following:
	'load' operation ('X_V_7_loc_load') on local variable 'X_V_7_loc' [453]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [454]  (1.59 ns)

 <State 38>: 1.49ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [454]  (1.49 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'load' operation ('Q_V_5_loc_load') on local variable 'Q_V_5_loc' [455]  (0 ns)
	'icmp' operation ('icmp_ln1698') [462]  (2.96 ns)
	multiplexor before 'phi' operation ('scale.V') [526]  (1.59 ns)

 <State 40>: 7.23ns
The critical path consists of the following:
	'add' operation ('add_ln859') [520]  (3.98 ns)
	'store' operation ('store_ln250', src/runge_kutta_45.cpp:250) of variable 'add_ln859' on array 'tt_loc.V', src/runge_kutta_45.cpp:153 [522]  (3.25 ns)

 <State 41>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j', src/runge_kutta_45.cpp:239) with incoming values : ('add_ln239', src/runge_kutta_45.cpp:239) [489]  (0 ns)
	'sub' operation ('sub_ln243', src/runge_kutta_45.cpp:243) [494]  (0 ns)
	'add' operation ('add_ln243', src/runge_kutta_45.cpp:243) [495]  (3.49 ns)
	'getelementptr' operation ('k_V_addr_1', src/runge_kutta_45.cpp:243) [497]  (0 ns)
	'load' operation ('k_V_load_1', src/runge_kutta_45.cpp:243) on array 'k.V', src/runge_kutta_45.cpp:150 [507]  (3.25 ns)

 <State 42>: 23.1ns
The critical path consists of the following:
	'load' operation ('k_V_load_1', src/runge_kutta_45.cpp:243) on array 'k.V', src/runge_kutta_45.cpp:150 [507]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:243) to 'macply' [508]  (19.8 ns)

 <State 43>: 23.1ns
The critical path consists of the following:
	'call' operation ('op2_V', src/runge_kutta_45.cpp:246) to 'multiply' [511]  (14.1 ns)
	'add' operation ('ret.V') [515]  (5.7 ns)
	'store' operation ('store_ln246', src/runge_kutta_45.cpp:246) of variable 'trunc_ln864_4' on array 'yy_loc.V', src/runge_kutta_45.cpp:152 [517]  (3.25 ns)

 <State 44>: 15.7ns
The critical path consists of the following:
	'phi' operation ('scale.V') [526]  (0 ns)
	'mul' operation ('r.V') [528]  (14.1 ns)
	'store' operation ('store_ln164', src/runge_kutta_45.cpp:164) of variable 'trunc_ln864_3' on local variable 'h_loc.V' [530]  (1.59 ns)

 <State 45>: 9.68ns
The critical path consists of the following:
	'load' operation ('tk_next_load') on local variable 'tk_next' [533]  (0 ns)
	'shl' operation ('empty_67') [540]  (0 ns)
	'sub' operation ('empty_69') [542]  (0 ns)
	'add' operation ('mul335') [543]  (4.37 ns)
	'call' operation ('call_ln266', src/runge_kutta_45.cpp:266) to 'runge_kutta_45_Pipeline_last_copy_y' [545]  (5.31 ns)

 <State 46>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
