

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
aac5d326b1dd6cd3ecb35457bed67f72  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_260MOY"
Parsing file _cuobjdump_complete_output_260MOY
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403bc0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_1.elf
()


Finished parsing .elf file _cuobjdump_1.elf
Parsing .ptx file _cuobjdump_1.ptx
Finished parsing .ptx file _cuobjdump_1.ptx
Parsing .sass file _cuobjdump_1.sass
Finished parsing .sass file _cuobjdump_1.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_1.ptx _cuobjdump_1.sass _cuobjdump_1.elf _ptxplus_MUYFi8
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:46) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:86) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:50) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:65) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:54) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:65) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:82) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:86) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:97) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:105) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:122) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:137) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:139) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:155) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:159) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:190) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:162) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:164) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:166) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:168) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:170) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:172) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:175) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:187) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:194) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:195) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_irtPOh"
Running: cat _ptx_irtPOh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6AA0kr
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6AA0kr --output-file  /dev/null 2> _ptx_irtPOhinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_irtPOh _ptx2_6AA0kr _ptx_irtPOhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 660.866028 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: WARNING (_1.ptx:70) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 9 finished CTA #1 (225226,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(225227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (226098,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(226099,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (226314,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(226315,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (226490,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(226491,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (226829,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(226830,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (226913,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(226914,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (227147,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(227148,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (227232,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(227233,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (227965,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(227966,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (228346,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(228347,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (228678,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(228679,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (229525,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(229526,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (229650,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(229651,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (229666,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(229667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (229709,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(229710,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (229999,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(230000,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (230203,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(230204,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (230261,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(230262,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (230273,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(230274,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (230411,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(230412,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (230530,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(230531,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (230754,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(230755,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (230815,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(230816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (231013,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(231014,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (231118,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(231119,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (231179,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(231180,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (231226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(231227,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (231325,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(231326,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (231500,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(231501,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (231703,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(231704,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (232045,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(232046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (232123,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(232124,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (232307,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(232308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (232349,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(232350,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (232598,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(232599,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (233185,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(233186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (233196,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(233197,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (233259,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(233260,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (233266,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(233267,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (233423,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(233424,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (233547,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(233548,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (233593,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(233594,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (233686,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(233687,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (233774,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(233775,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (233820,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(233821,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (233845,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(233846,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (233864,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(233865,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (234016,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(234017,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (234225,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(234226,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (234249,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(234250,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (234475,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(234476,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (234556,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(234557,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (234713,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(234714,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (234757,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(234758,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (234853,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(234854,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (234865,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(234866,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (234924,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(234925,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (234940,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(234941,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (235077,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(235078,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (235091,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(235092,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (235433,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(235434,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (235553,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(235554,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (235652,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(235653,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (235749,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(235750,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (235940,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(235941,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (235985,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(235986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (236433,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(236434,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (236451,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(236452,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (236534,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(236535,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (236801,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(236802,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (237275,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(237276,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (237300,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(237301,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (237454,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(237455,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (237709,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(237710,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (237833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(237834,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (237853,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(237854,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (238539,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(238540,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (239171,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(239172,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (240130,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(240131,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (241105,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(241106,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (241424,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(241425,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (242253,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(242254,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (242900,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(242901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (245081,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(245082,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (444557,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444558,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (445803,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(445804,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (446001,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(446002,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (446086,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(446087,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (446787,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(446788,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (446990,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(446991,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (447780,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(447781,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448166,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(448167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (448268,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(448269,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (448468,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(448469,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (448819,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(448820,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (448960,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(448961,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (449272,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(449273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (449335,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(449336,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (450931,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(450932,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (451227,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(451228,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (452079,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(452080,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (452157,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(452158,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (452215,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(452216,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (452244,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(452245,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (452749,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(452750,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (453141,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(453142,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (453172,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(453173,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (453194,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(453195,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (453438,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(453439,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (453440,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(453441,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (453519,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(453520,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (453596,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(453597,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453602,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(453603,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (453919,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(453920,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (454017,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(454018,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (454047,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(454048,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (454062,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(454063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (454072,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(454073,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (454239,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(454240,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (454537,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(454538,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (454936,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(454937,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (455822,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(455823,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (456115,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(456116,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (456395,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(456396,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (456711,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(456712,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (456904,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456905,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (457408,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(457409,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (457765,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(457766,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (457798,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(457799,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (458008,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(458009,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (458012,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(458013,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (458015,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(458016,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (458524,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(458525,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (460164,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(460165,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (460335,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(460336,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (462837,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(462838,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (462951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(462952,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (463080,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(463081,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (463240,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(463241,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (463285,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(463286,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (463573,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(463574,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463906,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (465142,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(465143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (466624,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(466625,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (466825,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466826,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (467832,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(467833,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (468558,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(468559,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (469704,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(469705,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (470563,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(470564,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (470661,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(470662,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (470822,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(470823,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (471130,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(471131,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (471252,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(471253,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (471294,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(471295,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (471991,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(471992,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (473070,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(473071,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (473076,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(473077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (473094,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(473095,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (473310,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(473311,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (474785,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(474786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (474902,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(474903,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (475191,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(475192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (476568,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(476569,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (476757,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(476758,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (477201,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(477202,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (489855,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(489856,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (490053,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(490054,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (490867,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(490868,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (645152,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(645153,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (645272,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(645273,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (645713,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(645714,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (654504,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(654505,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (654875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (655929,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (661446,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (661659,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (669192,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (669537,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (669582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (669814,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (669972,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (670016,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (670402,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (670716,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (670902,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (671052,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (671149,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (671173,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (671368,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (671558,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (671896,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (672080,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (672206,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (672235,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (672609,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (673298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (673428,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (673696,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (673836,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (674020,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (674040,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (674154,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (674439,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (674932,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (675284,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (675693,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (675705,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (675851,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (676495,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (676777,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (676887,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (676980,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (677113,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (677169,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (677305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (679837,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (680046,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (680138,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (680535,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (680830,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (681213,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (681275,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (681369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (681706,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (681762,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (682012,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (682060,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (682319,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (682353,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (682555,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (682935,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (683327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (683485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (683561,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (684013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (684582,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (684624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (684772,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (685031,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (685276,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (685535,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (685756,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (685787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (685917,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (686014,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (687004,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (687361,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (687423,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (690512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (695348,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (695754,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (696060,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (786870,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (786934,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (787028,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (787189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 11.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 787190
gpu_sim_insn = 356907776
gpu_ipc =     453.3947
gpu_tot_sim_cycle = 787190
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     453.3947
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1047182
gpu_stall_icnt2sh    = 4737077
gpu_total_sim_rate=393070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993911
	L1I_total_cache_misses = 3209
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5702
L1D_cache:
	L1D_cache_core[0]: Access = 64400, Miss = 61193, Miss_rate = 0.950, Pending_hits = 1357, Reservation_fails = 225676
	L1D_cache_core[1]: Access = 63200, Miss = 61019, Miss_rate = 0.965, Pending_hits = 640, Reservation_fails = 218509
	L1D_cache_core[2]: Access = 60100, Miss = 58141, Miss_rate = 0.967, Pending_hits = 731, Reservation_fails = 202209
	L1D_cache_core[3]: Access = 62100, Miss = 59624, Miss_rate = 0.960, Pending_hits = 918, Reservation_fails = 206411
	L1D_cache_core[4]: Access = 63100, Miss = 61383, Miss_rate = 0.973, Pending_hits = 655, Reservation_fails = 225231
	L1D_cache_core[5]: Access = 66100, Miss = 63433, Miss_rate = 0.960, Pending_hits = 1224, Reservation_fails = 228159
	L1D_cache_core[6]: Access = 62900, Miss = 62607, Miss_rate = 0.995, Pending_hits = 71, Reservation_fails = 227084
	L1D_cache_core[7]: Access = 67100, Miss = 63537, Miss_rate = 0.947, Pending_hits = 1312, Reservation_fails = 227689
	L1D_cache_core[8]: Access = 65200, Miss = 64960, Miss_rate = 0.996, Pending_hits = 56, Reservation_fails = 235417
	L1D_cache_core[9]: Access = 64500, Miss = 61491, Miss_rate = 0.953, Pending_hits = 1012, Reservation_fails = 248255
	L1D_cache_core[10]: Access = 65400, Miss = 63456, Miss_rate = 0.970, Pending_hits = 712, Reservation_fails = 237462
	L1D_cache_core[11]: Access = 72500, Miss = 62827, Miss_rate = 0.867, Pending_hits = 3552, Reservation_fails = 179072
	L1D_cache_core[12]: Access = 63400, Miss = 63064, Miss_rate = 0.995, Pending_hits = 43, Reservation_fails = 220447
	L1D_cache_core[13]: Access = 64400, Miss = 58868, Miss_rate = 0.914, Pending_hits = 1639, Reservation_fails = 219516
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 865603
	L1D_total_cache_miss_rate = 0.9571
	L1D_total_cache_pending_hits = 13922
	L1D_total_cache_reservation_fails = 3101137
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 660803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99375
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3209
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5702
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 21768, 21768, 21795, 17199, 17199, 17199, 17199, 17199, 21768, 21768, 21795, 17199, 17199, 17199, 17199, 17199, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3520737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 660803
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3520737
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5583788	W0_Idle:38702	W0_Scoreboard:676340	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5286424 {8:660803,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 89869208 {136:660803,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026769 n_nop=767703 n_act=21516 n_pre=21500 n_req=108025 n_rd=147782 n_write=68268 bw_util=0.4208
n_activity=870399 dram_eff=0.4964
bk0: 8768a 857150i bk1: 9560a 842996i bk2: 8764a 860105i bk3: 9546a 837790i bk4: 9388a 842111i bk5: 9292a 842443i bk6: 8726a 846538i bk7: 9354a 835504i bk8: 8828a 859092i bk9: 9770a 837139i bk10: 9276a 848672i bk11: 9506a 846286i bk12: 8624a 854815i bk13: 9056a 844957i bk14: 9388a 836058i bk15: 9936a 832719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.95261
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026769 n_nop=771605 n_act=20692 n_pre=20676 n_req=106898 n_rd=145528 n_write=68268 bw_util=0.4164
n_activity=873883 dram_eff=0.4893
bk0: 9214a 854693i bk1: 8868a 856999i bk2: 9334a 846301i bk3: 8810a 854561i bk4: 9468a 838347i bk5: 8670a 855496i bk6: 9100a 845049i bk7: 8960a 849618i bk8: 9568a 847374i bk9: 8940a 854729i bk10: 9312a 849507i bk11: 9008a 859879i bk12: 8876a 857393i bk13: 8768a 855315i bk14: 9750a 830399i bk15: 8882a 848450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.70416
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026769 n_nop=766769 n_act=21949 n_pre=21933 n_req=108059 n_rd=147850 n_write=68268 bw_util=0.421
n_activity=869952 dram_eff=0.4969
bk0: 9482a 847558i bk1: 8678a 853953i bk2: 9332a 838616i bk3: 8612a 857473i bk4: 9420a 841722i bk5: 9388a 838369i bk6: 9442a 834382i bk7: 8832a 841891i bk8: 9958a 835498i bk9: 8832a 854750i bk10: 9460a 848680i bk11: 9324a 846926i bk12: 8936a 846489i bk13: 8650a 855405i bk14: 10044a 828153i bk15: 9460a 833866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.96828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026769 n_nop=771443 n_act=20786 n_pre=20770 n_req=106885 n_rd=145502 n_write=68268 bw_util=0.4164
n_activity=873757 dram_eff=0.4893
bk0: 8850a 860982i bk1: 9256a 849625i bk2: 8682a 856617i bk3: 9098a 847423i bk4: 8852a 853946i bk5: 9404a 841210i bk6: 8916a 851100i bk7: 9232a 841293i bk8: 8950a 855575i bk9: 9480a 846460i bk10: 8808a 862737i bk11: 9402a 847767i bk12: 8730a 858089i bk13: 8972a 855061i bk14: 9104a 845693i bk15: 9766a 830791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.69858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x831fe200, atomic=0 1 entries : 0x7fdecc6c19b0 :  mf: uid=11209949, sid11:w00, part=4, addr=0x831fe200, load , size=128, unknown  status = IN_PARTITION_DRAM (787187), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026769 n_nop=767501 n_act=21605 n_pre=21589 n_req=108037 n_rd=147810 n_write=68264 bw_util=0.4209
n_activity=870077 dram_eff=0.4967
bk0: 8732a 856862i bk1: 9466a 841540i bk2: 8674a 858782i bk3: 9364a 840889i bk4: 9332a 843302i bk5: 9372a 836402i bk6: 8700a 848607i bk7: 9468a 834690i bk8: 8772a 855949i bk9: 9656a 836850i bk10: 9332a 849845i bk11: 9608a 845107i bk12: 8758a 857451i bk13: 9268a 841956i bk14: 9474a 836658i bk15: 9834a 829805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.00283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026769 n_nop=772383 n_act=20318 n_pre=20302 n_req=106883 n_rd=145502 n_write=68264 bw_util=0.4164
n_activity=874380 dram_eff=0.489
bk0: 9286a 854072i bk1: 8914a 855454i bk2: 9282a 848775i bk3: 8820a 854533i bk4: 9332a 844930i bk5: 8854a 853249i bk6: 9098a 846488i bk7: 8988a 846533i bk8: 9366a 848975i bk9: 8738a 852105i bk10: 9354a 852681i bk11: 9010a 861785i bk12: 9022a 857801i bk13: 8892a 853024i bk14: 9846a 838160i bk15: 8700a 851466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.69425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66147, Miss = 35881, Miss_rate = 0.542, Pending_hits = 1524, Reservation_fails = 595
L2_cache_bank[1]: Access = 77815, Miss = 38010, Miss_rate = 0.488, Pending_hits = 2105, Reservation_fails = 1169
L2_cache_bank[2]: Access = 77055, Miss = 37311, Miss_rate = 0.484, Pending_hits = 1843, Reservation_fails = 1368
L2_cache_bank[3]: Access = 67574, Miss = 35453, Miss_rate = 0.525, Pending_hits = 1948, Reservation_fails = 399
L2_cache_bank[4]: Access = 77861, Miss = 38037, Miss_rate = 0.489, Pending_hits = 2064, Reservation_fails = 1067
L2_cache_bank[5]: Access = 66106, Miss = 35888, Miss_rate = 0.543, Pending_hits = 1530, Reservation_fails = 471
L2_cache_bank[6]: Access = 67611, Miss = 35446, Miss_rate = 0.524, Pending_hits = 1941, Reservation_fails = 366
L2_cache_bank[7]: Access = 76995, Miss = 37305, Miss_rate = 0.485, Pending_hits = 1893, Reservation_fails = 1209
L2_cache_bank[8]: Access = 66151, Miss = 35887, Miss_rate = 0.543, Pending_hits = 1511, Reservation_fails = 286
L2_cache_bank[9]: Access = 77827, Miss = 38018, Miss_rate = 0.488, Pending_hits = 2107, Reservation_fails = 1153
L2_cache_bank[10]: Access = 77035, Miss = 37293, Miss_rate = 0.484, Pending_hits = 1880, Reservation_fails = 1189
L2_cache_bank[11]: Access = 67566, Miss = 35458, Miss_rate = 0.525, Pending_hits = 1933, Reservation_fails = 431
L2_total_cache_accesses = 865743
L2_total_cache_misses = 439987
L2_total_cache_miss_rate = 0.5082
L2_total_cache_pending_hits = 22279
L2_total_cache_reservation_fails = 9703
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 403367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 235177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6093
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 110
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 489
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.186

icnt_total_pkts_mem_to_simt=3509515
icnt_total_pkts_simt_to_mem=1684943
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.8263
	minimum = 6
	maximum = 464
Network latency average = 22.508
	minimum = 6
	maximum = 396
Slowest packet = 10599
Flit latency average = 17.4699
	minimum = 6
	maximum = 396
Slowest flit = 652813
Fragmentation average = 0.109899
	minimum = 0
	maximum = 332
Injected packet rate average = 0.0845992
	minimum = 0.0738716 (at node 2)
	maximum = 0.09891 (at node 18)
Accepted packet rate average = 0.0845992
	minimum = 0.0738716 (at node 2)
	maximum = 0.09891 (at node 18)
Injected flit rate average = 0.253797
	minimum = 0.147043 (at node 2)
	maximum = 0.407821 (at node 18)
Accepted flit rate average= 0.253797
	minimum = 0.170696 (at node 19)
	maximum = 0.339499 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8263 (1 samples)
	minimum = 6 (1 samples)
	maximum = 464 (1 samples)
Network latency average = 22.508 (1 samples)
	minimum = 6 (1 samples)
	maximum = 396 (1 samples)
Flit latency average = 17.4699 (1 samples)
	minimum = 6 (1 samples)
	maximum = 396 (1 samples)
Fragmentation average = 0.109899 (1 samples)
	minimum = 0 (1 samples)
	maximum = 332 (1 samples)
Injected packet rate average = 0.0845992 (1 samples)
	minimum = 0.0738716 (1 samples)
	maximum = 0.09891 (1 samples)
Accepted packet rate average = 0.0845992 (1 samples)
	minimum = 0.0738716 (1 samples)
	maximum = 0.09891 (1 samples)
Injected flit rate average = 0.253797 (1 samples)
	minimum = 0.147043 (1 samples)
	maximum = 0.407821 (1 samples)
Accepted flit rate average = 0.253797 (1 samples)
	minimum = 0.170696 (1 samples)
	maximum = 0.339499 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 8 sec (908 sec)
gpgpu_simulation_rate = 393070 (inst/sec)
gpgpu_simulation_rate = 866 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 907094.187500 (ms) 

Copy u2 to host: 578.612976 (ms) 

1x Gold_laplace3d: 34.318001 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
