# Copyright 2024 Tobias Senti
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51

package: 
  name: liberty74
  authors: 
    - "Tobias Senti"

sources:
  # Merge Cells
  - config/merge_cells/verilog/a22o.v
  - config/merge_cells/verilog/clk_gate.v
  - config/merge_cells/verilog/dff_led.v
  - config/merge_cells/verilog/dffr_led.v
  - config/merge_cells/verilog/dis_dff_led.v
  - config/merge_cells/verilog/dis_dffr_led.v
  - config/merge_cells/verilog/en_dff_led.v
  - config/merge_cells/verilog/en_dffr_led.v
  - config/merge_cells/verilog/mux2_and.v
  - config/merge_cells/verilog/mux2_ands.v
  - config/merge_cells/verilog/mux3.v
  - config/merge_cells/verilog/mux3s.v
  - config/merge_cells/verilog/mux4.v

  # Simulation Models
  - target: not(SYNTH)
    files:
      - verilog_models/DS9808.sv
      - verilog_models/single_port_async_sram.sv

  # PDK
  - target: SIM_LAYOUT
    defines:
      PWR_PINS: ~
    files:
      - pdk/verilog/74avc.sv
      - pdk/verilog/74lvc1g.sv
      - pdk/verilog/74vhc.sv
      - pdk/verilog/AM29.sv
      - pdk/verilog/DS9808.sv
      - pdk/verilog/LCD.sv
      - pdk/verilog/Led.sv
      - pdk/verilog/W24129A.sv

  - target: any(SIM, SIM_SYNTH)
    files:
      - pdk/verilog/74avc.sv
      - pdk/verilog/74lvc1g.sv
      - pdk/verilog/74vhc.sv
      - pdk/verilog/AM29.sv
      - pdk/verilog/DS9808.sv
      - pdk/verilog/LCD.sv
      - pdk/verilog/Led.sv
      - pdk/verilog/W24129A.sv
