 Timing Path to values[59][6] 
  
 Path Start Point : values_reg[59][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[59][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[59]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[59]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             5.07656  13.703   18.7796           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[59][6]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[59][6]/Q             DFF_X1        Fall  0.0850  0.0850 0.0100             0.716549 5        5.71655           1       100      F             | 
|    values[59][6]                                 Fall  0.0840 -0.0010 0.0100    -0.0010           5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0840         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3840         | 
---------------------------------------------------------------


 Timing Path to values[63][8] 
  
 Path Start Point : values_reg[63][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[63][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[63]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[63]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             5.12671  13.703   18.8297           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[63][8]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[63][8]/Q             DFF_X1        Fall  0.0850  0.0850 0.0100             0.74086  5        5.74086           1       100      F             | 
|    values[63][8]                                 Fall  0.0840 -0.0010 0.0100    -0.0010           5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0840         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3840         | 
---------------------------------------------------------------


 Timing Path to values[84][5] 
  
 Path Start Point : values_reg[84][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[84][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[84]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[84]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.14161  13.703   17.8447           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[84][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[84][5]/Q             DFF_X1        Fall  0.0850  0.0850 0.0100             0.738088 5        5.73809           1       100      F             | 
|    values[84][5]                                 Fall  0.0840 -0.0010 0.0100    -0.0010           5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0840         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3840         | 
---------------------------------------------------------------


 Timing Path to values[25][9] 
  
 Path Start Point : values_reg[25][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[25][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.32088  13.703   18.0239           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[25][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[25][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.604461 5        5.60446           1       100      F             | 
|    values[25][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[25][8] 
  
 Path Start Point : values_reg[25][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[25][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.32088  13.703   18.0239           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[25][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[25][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.627591 5        5.62759           1       100      F             | 
|    values[25][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[25][7] 
  
 Path Start Point : values_reg[25][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[25][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.32088  13.703   18.0239           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[25][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[25][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.549496 5        5.5495            1       100      F             | 
|    values[25][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[25][6] 
  
 Path Start Point : values_reg[25][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[25][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.32088  13.703   18.0239           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[25][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[25][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.49617  5        5.49617           1       100      F             | 
|    values[25][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[25][3] 
  
 Path Start Point : values_reg[25][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[25][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.32088  13.703   18.0239           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[25][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[25][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.703802 5        5.7038            1       100      F             | 
|    values[25][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][9] 
  
 Path Start Point : values_reg[28][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.417578 5        5.41758           1       100      F             | 
|    values[28][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][8] 
  
 Path Start Point : values_reg[28][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.271921 5        5.27192           1       100      F             | 
|    values[28][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][7] 
  
 Path Start Point : values_reg[28][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.241841 5        5.24184           1       100      F             | 
|    values[28][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][6] 
  
 Path Start Point : values_reg[28][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.25071  5        5.25071           1       100      F             | 
|    values[28][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][5] 
  
 Path Start Point : values_reg[28][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.218676 5        5.21868           1       100      F             | 
|    values[28][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][4] 
  
 Path Start Point : values_reg[28][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.418109 5        5.41811           1       100      F             | 
|    values[28][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][3] 
  
 Path Start Point : values_reg[28][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.576875 5        5.57687           1       100      F             | 
|    values[28][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][2] 
  
 Path Start Point : values_reg[28][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.49753  5        5.49753           1       100      F             | 
|    values[28][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[28][1] 
  
 Path Start Point : values_reg[28][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[28][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.52738  13.703   18.2304           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[28][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[28][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.658876 5        5.65888           1       100      F             | 
|    values[28][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[2][9] 
  
 Path Start Point : values_reg[2][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[2][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.25971  13.703   18.9627           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[2][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[2][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.410776 5        5.41078           1       100      F             | 
|    values[2][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[2][8] 
  
 Path Start Point : values_reg[2][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[2][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.25971  13.703   18.9627           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[2][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[2][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.223536 5        5.22354           1       100      F             | 
|    values[2][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[2][7] 
  
 Path Start Point : values_reg[2][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[2][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.25971  13.703   18.9627           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[2][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[2][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.502477 5        5.50248           1       100      F             | 
|    values[2][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[2][6] 
  
 Path Start Point : values_reg[2][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[2][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.25971  13.703   18.9627           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[2][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[2][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.522027 5        5.52203           1       100      F             | 
|    values[2][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[2][4] 
  
 Path Start Point : values_reg[2][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[2][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.25971  13.703   18.9627           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[2][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[2][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.672573 5        5.67257           1       100      F             | 
|    values[2][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[2][3] 
  
 Path Start Point : values_reg[2][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[2][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.25971  13.703   18.9627           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[2][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[2][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.595703 5        5.5957            1       100      F             | 
|    values[2][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[38][9] 
  
 Path Start Point : values_reg[38][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[38][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[38]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[38]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.31138  13.703   19.0144           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[38][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[38][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.471117 5        5.47112           1       100      F             | 
|    values[38][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[38][8] 
  
 Path Start Point : values_reg[38][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[38][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[38]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[38]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.31138  13.703   19.0144           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[38][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[38][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.322807 5        5.32281           1       100      F             | 
|    values[38][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[38][7] 
  
 Path Start Point : values_reg[38][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[38][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[38]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[38]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.31138  13.703   19.0144           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[38][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[38][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.728136 5        5.72814           1       100      F             | 
|    values[38][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[38][6] 
  
 Path Start Point : values_reg[38][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[38][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[38]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[38]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.31138  13.703   19.0144           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[38][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[38][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.731484 5        5.73148           1       100      F             | 
|    values[38][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][9] 
  
 Path Start Point : values_reg[39][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.577989 5        5.57799           1       100      F             | 
|    values[39][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][8] 
  
 Path Start Point : values_reg[39][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.578212 5        5.57821           1       100      F             | 
|    values[39][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][7] 
  
 Path Start Point : values_reg[39][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.509572 5        5.50957           1       100      F             | 
|    values[39][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][6] 
  
 Path Start Point : values_reg[39][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.32438  5        5.32438           1       100      F             | 
|    values[39][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][5] 
  
 Path Start Point : values_reg[39][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.619491 5        5.61949           1       100      F             | 
|    values[39][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][4] 
  
 Path Start Point : values_reg[39][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.568401 5        5.5684            1       100      F             | 
|    values[39][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[39][3] 
  
 Path Start Point : values_reg[39][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[39][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.73411  13.703   19.4371           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[39][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[39][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.726621 5        5.72662           1       100      F             | 
|    values[39][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][12] 
  
 Path Start Point : values_reg[3][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[3][12]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[3][12]/Q            DFF_X1        Fall  0.0860  0.0860 0.0110             1.11904  5        6.11904           1       100      F             | 
|    values[3][12]                                Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][9] 
  
 Path Start Point : values_reg[3][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.225795 5        5.22579           1       100      F             | 
|    values[3][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][8] 
  
 Path Start Point : values_reg[3][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.725899 5        5.7259            1       100      F             | 
|    values[3][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][7] 
  
 Path Start Point : values_reg[3][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.19235  5        5.19235           1       100      F             | 
|    values[3][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][6] 
  
 Path Start Point : values_reg[3][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.252534 5        5.25253           1       100      F             | 
|    values[3][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][5] 
  
 Path Start Point : values_reg[3][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.25495  5        5.25495           1       100      F             | 
|    values[3][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][4] 
  
 Path Start Point : values_reg[3][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.493761 5        5.49376           1       100      F             | 
|    values[3][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][2] 
  
 Path Start Point : values_reg[3][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.64431  5        5.64431           1       100      F             | 
|    values[3][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[3][1] 
  
 Path Start Point : values_reg[3][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[3][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[3]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[3]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.2257   13.703   17.9287           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[3][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[3][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.488777 5        5.48878           1       100      F             | 
|    values[3][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][9] 
  
 Path Start Point : values_reg[42][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[42][9]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[42][9]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.27544  5        6.27544           1       100      F             | 
|    values[42][9]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][8] 
  
 Path Start Point : values_reg[42][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.55775  5        5.55775           1       100      F             | 
|    values[42][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][7] 
  
 Path Start Point : values_reg[42][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.39924  5        5.39924           1       100      F             | 
|    values[42][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][6] 
  
 Path Start Point : values_reg[42][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.310934 5        5.31093           1       100      F             | 
|    values[42][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][5] 
  
 Path Start Point : values_reg[42][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.538495 5        5.5385            1       100      F             | 
|    values[42][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][4] 
  
 Path Start Point : values_reg[42][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.549943 5        5.54994           1       100      F             | 
|    values[42][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][3] 
  
 Path Start Point : values_reg[42][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.514072 5        5.51407           1       100      F             | 
|    values[42][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[42][1] 
  
 Path Start Point : values_reg[42][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[42][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.80296  13.703   18.506            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[42][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[42][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.654403 5        5.6544            1       100      F             | 
|    values[42][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][15] 
  
 Path Start Point : values_reg[43][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[43][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[43][15]/Q            DFF_X1        Fall  0.0850 0.0850 0.0100 0.70035  5        5.70035           1       100      F             | 
|    values[43][15]                                Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][8] 
  
 Path Start Point : values_reg[43][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[43][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[43][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.489454 5        5.48945           1       100      F             | 
|    values[43][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][7] 
  
 Path Start Point : values_reg[43][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[43][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[43][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.388942 5        5.38894           1       100      F             | 
|    values[43][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][6] 
  
 Path Start Point : values_reg[43][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[43][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[43][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.292491 5        5.29249           1       100      F             | 
|    values[43][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][5] 
  
 Path Start Point : values_reg[43][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[43][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[43][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.625956 5        5.62596           1       100      F             | 
|    values[43][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][4] 
  
 Path Start Point : values_reg[43][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[43][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[43][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.417613 5        5.41761           1       100      F             | 
|    values[43][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[43][3] 
  
 Path Start Point : values_reg[43][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[43][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0470             5.26269  13.703   18.9657           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[43][3]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[43][3]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.20671  5        6.20671           1       100      F             | 
|    values[43][3]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][9] 
  
 Path Start Point : values_reg[46][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.504972 5        5.50497           1       100      F             | 
|    values[46][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][8] 
  
 Path Start Point : values_reg[46][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.690776 5        5.69078           1       100      F             | 
|    values[46][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][7] 
  
 Path Start Point : values_reg[46][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.3861   5        5.3861            1       100      F             | 
|    values[46][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][6] 
  
 Path Start Point : values_reg[46][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.590764 5        5.59076           1       100      F             | 
|    values[46][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][5] 
  
 Path Start Point : values_reg[46][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.707222 5        5.70722           1       100      F             | 
|    values[46][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][4] 
  
 Path Start Point : values_reg[46][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.398565 5        5.39856           1       100      F             | 
|    values[46][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[46][1] 
  
 Path Start Point : values_reg[46][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[46][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.15393  13.703   18.857            16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[46][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[46][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.650156 5        5.65016           1       100      F             | 
|    values[46][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][9] 
  
 Path Start Point : values_reg[47][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.547162 5        5.54716           1       100      F             | 
|    values[47][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][8] 
  
 Path Start Point : values_reg[47][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.429383 5        5.42938           1       100      F             | 
|    values[47][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][7] 
  
 Path Start Point : values_reg[47][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.285189 5        5.28519           1       100      F             | 
|    values[47][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][6] 
  
 Path Start Point : values_reg[47][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.417538 5        5.41754           1       100      F             | 
|    values[47][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][4] 
  
 Path Start Point : values_reg[47][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.471514 5        5.47151           1       100      F             | 
|    values[47][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][3] 
  
 Path Start Point : values_reg[47][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.647802 5        5.6478            1       100      F             | 
|    values[47][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[47][1] 
  
 Path Start Point : values_reg[47][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[47][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.62881  13.703   18.3318           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[47][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[47][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.659855 5        5.65986           1       100      F             | 
|    values[47][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][9] 
  
 Path Start Point : values_reg[48][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.451787 5        5.45179           1       100      F             | 
|    values[48][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][8] 
  
 Path Start Point : values_reg[48][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.285313 5        5.28531           1       100      F             | 
|    values[48][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][7] 
  
 Path Start Point : values_reg[48][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.532455 5        5.53245           1       100      F             | 
|    values[48][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][6] 
  
 Path Start Point : values_reg[48][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.241478 5        5.24148           1       100      F             | 
|    values[48][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][5] 
  
 Path Start Point : values_reg[48][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.378961 5        5.37896           1       100      F             | 
|    values[48][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][4] 
  
 Path Start Point : values_reg[48][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.666708 5        5.66671           1       100      F             | 
|    values[48][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][3] 
  
 Path Start Point : values_reg[48][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.608628 5        5.60863           1       100      F             | 
|    values[48][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[48][1] 
  
 Path Start Point : values_reg[48][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[48][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[48]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[48]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490 6.20959  13.703   19.9126           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[48][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[48][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.681894 5        5.68189           1       100      F             | 
|    values[48][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][13] 
  
 Path Start Point : values_reg[4][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][13]/Q            DFF_X1        Fall  0.0850 0.0850 0.0100 0.759969 5        5.75997           1       100      F             | 
|    values[4][13]                                Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][12] 
  
 Path Start Point : values_reg[4][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][12]/Q            DFF_X1        Fall  0.0850 0.0850 0.0100 0.751474 5        5.75147           1       100      F             | 
|    values[4][12]                                Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][9] 
  
 Path Start Point : values_reg[4][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.263697 5        5.2637            1       100      F             | 
|    values[4][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][8] 
  
 Path Start Point : values_reg[4][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.240659 5        5.24066           1       100      F             | 
|    values[4][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][7] 
  
 Path Start Point : values_reg[4][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.308008 5        5.30801           1       100      F             | 
|    values[4][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][6] 
  
 Path Start Point : values_reg[4][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.327409 5        5.32741           1       100      F             | 
|    values[4][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][4] 
  
 Path Start Point : values_reg[4][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.743554 5        5.74355           1       100      F             | 
|    values[4][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][2] 
  
 Path Start Point : values_reg[4][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000  0.0000 0.1000             88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[4][2]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[4][2]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.12848  5        6.12848           1       100      F             | 
|    values[4][2]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[4][1] 
  
 Path Start Point : values_reg[4][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[4][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.55988  13.703   18.2629           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[4][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[4][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.569282 5        5.56928           1       100      F             | 
|    values[4][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[50][8] 
  
 Path Start Point : values_reg[50][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[50][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.57283  13.703   19.2759           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[50][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[50][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.483718 5        5.48372           1       100      F             | 
|    values[50][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[50][2] 
  
 Path Start Point : values_reg[50][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[50][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.57283  13.703   19.2759           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[50][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[50][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.75983  5        5.75983           1       100      F             | 
|    values[50][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[51][9] 
  
 Path Start Point : values_reg[51][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[51][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.33558  13.703   19.0386           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[51][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[51][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.643867 5        5.64387           1       100      F             | 
|    values[51][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[51][8] 
  
 Path Start Point : values_reg[51][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[51][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.33558  13.703   19.0386           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[51][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[51][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.714688 5        5.71469           1       100      F             | 
|    values[51][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[51][7] 
  
 Path Start Point : values_reg[51][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[51][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.33558  13.703   19.0386           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[51][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[51][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.224756 5        5.22476           1       100      F             | 
|    values[51][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[51][6] 
  
 Path Start Point : values_reg[51][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[51][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.33558  13.703   19.0386           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[51][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[51][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.513182 5        5.51318           1       100      F             | 
|    values[51][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[51][4] 
  
 Path Start Point : values_reg[51][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[51][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.33558  13.703   19.0386           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[51][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[51][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.716181 5        5.71618           1       100      F             | 
|    values[51][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[54][8] 
  
 Path Start Point : values_reg[54][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[54][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[54]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[54]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.47848  13.703   18.1815           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[54][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[54][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.324532 5        5.32453           1       100      F             | 
|    values[54][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[54][7] 
  
 Path Start Point : values_reg[54][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[54][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[54]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[54]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.47848  13.703   18.1815           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[54][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[54][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.598932 5        5.59893           1       100      F             | 
|    values[54][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[54][5] 
  
 Path Start Point : values_reg[54][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[54][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[54]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[54]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.47848  13.703   18.1815           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[54][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[54][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.405169 5        5.40517           1       100      F             | 
|    values[54][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to values[54][4] 
  
 Path Start Point : values_reg[54][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[54][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000 88.0794  200.11   288.19            120     100      c    K        | 
|    clk_gate_values_reg[54]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[54]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.47848  13.703   18.1815           16      100      FA   K        | 
| Data Path:                                                                                                                                     | 
|    values_reg[54][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[54][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.707032 5        5.70703           1       100      F             | 
|    values[54][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M)
