package smooth_d;
import astruct.pcie.Vio;

const int width = 316;
const int height = 252;

interface RootTest{}

design Smooth_d_test
{
	RootTest root;
	options {
//		architecture = Architecture.AM2045,
		image=Image.PCIE,
		board=Board.IDB
	} on root;
}
binding cRoot implements RootTest
{
	Vio vio = {numSources=1, numSinks=1};
	Conv_x conv_x = {width=width-4};//lost 4 edge pixels from dx
	
	channel c0 = {vio.out[0], conv_x.in};
	channel c1 = {conv_x.out, vio.in[0]};
}