
Potentiometer by ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004470  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004580  08004580  00005580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004610  08004610  0000607c  2**0
                  CONTENTS
  4 .ARM          00000008  08004610  08004610  00005610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004618  08004618  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004618  08004618  00005618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800461c  0800461c  0000561c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08004620  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  2000007c  0800469c  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  0800469c  00006280  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009995  00000000  00000000  000060a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c47  00000000  00000000  0000fa3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b50  00000000  00000000  00011688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a8  00000000  00000000  000121d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018427  00000000  00000000  00012a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e786  00000000  00000000  0002aea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cf36  00000000  00000000  0003962d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6563  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d0  00000000  00000000  000c65a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000c9a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004568 	.word	0x08004568

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	08004568 	.word	0x08004568

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_fmul>:
 80003b4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003bc:	bf1e      	ittt	ne
 80003be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003c2:	ea92 0f0c 	teqne	r2, ip
 80003c6:	ea93 0f0c 	teqne	r3, ip
 80003ca:	d06f      	beq.n	80004ac <__aeabi_fmul+0xf8>
 80003cc:	441a      	add	r2, r3
 80003ce:	ea80 0c01 	eor.w	ip, r0, r1
 80003d2:	0240      	lsls	r0, r0, #9
 80003d4:	bf18      	it	ne
 80003d6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003da:	d01e      	beq.n	800041a <__aeabi_fmul+0x66>
 80003dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003e0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003e4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003e8:	fba0 3101 	umull	r3, r1, r0, r1
 80003ec:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003f0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003f4:	bf3e      	ittt	cc
 80003f6:	0049      	lslcc	r1, r1, #1
 80003f8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003fc:	005b      	lslcc	r3, r3, #1
 80003fe:	ea40 0001 	orr.w	r0, r0, r1
 8000402:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000406:	2afd      	cmp	r2, #253	@ 0xfd
 8000408:	d81d      	bhi.n	8000446 <__aeabi_fmul+0x92>
 800040a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800040e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000412:	bf08      	it	eq
 8000414:	f020 0001 	biceq.w	r0, r0, #1
 8000418:	4770      	bx	lr
 800041a:	f090 0f00 	teq	r0, #0
 800041e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000422:	bf08      	it	eq
 8000424:	0249      	lsleq	r1, r1, #9
 8000426:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800042a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800042e:	3a7f      	subs	r2, #127	@ 0x7f
 8000430:	bfc2      	ittt	gt
 8000432:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000436:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800043a:	4770      	bxgt	lr
 800043c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000440:	f04f 0300 	mov.w	r3, #0
 8000444:	3a01      	subs	r2, #1
 8000446:	dc5d      	bgt.n	8000504 <__aeabi_fmul+0x150>
 8000448:	f112 0f19 	cmn.w	r2, #25
 800044c:	bfdc      	itt	le
 800044e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000452:	4770      	bxle	lr
 8000454:	f1c2 0200 	rsb	r2, r2, #0
 8000458:	0041      	lsls	r1, r0, #1
 800045a:	fa21 f102 	lsr.w	r1, r1, r2
 800045e:	f1c2 0220 	rsb	r2, r2, #32
 8000462:	fa00 fc02 	lsl.w	ip, r0, r2
 8000466:	ea5f 0031 	movs.w	r0, r1, rrx
 800046a:	f140 0000 	adc.w	r0, r0, #0
 800046e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000472:	bf08      	it	eq
 8000474:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000478:	4770      	bx	lr
 800047a:	f092 0f00 	teq	r2, #0
 800047e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000482:	bf02      	ittt	eq
 8000484:	0040      	lsleq	r0, r0, #1
 8000486:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800048a:	3a01      	subeq	r2, #1
 800048c:	d0f9      	beq.n	8000482 <__aeabi_fmul+0xce>
 800048e:	ea40 000c 	orr.w	r0, r0, ip
 8000492:	f093 0f00 	teq	r3, #0
 8000496:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800049a:	bf02      	ittt	eq
 800049c:	0049      	lsleq	r1, r1, #1
 800049e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80004a2:	3b01      	subeq	r3, #1
 80004a4:	d0f9      	beq.n	800049a <__aeabi_fmul+0xe6>
 80004a6:	ea41 010c 	orr.w	r1, r1, ip
 80004aa:	e78f      	b.n	80003cc <__aeabi_fmul+0x18>
 80004ac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004b0:	ea92 0f0c 	teq	r2, ip
 80004b4:	bf18      	it	ne
 80004b6:	ea93 0f0c 	teqne	r3, ip
 80004ba:	d00a      	beq.n	80004d2 <__aeabi_fmul+0x11e>
 80004bc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004c0:	bf18      	it	ne
 80004c2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004c6:	d1d8      	bne.n	800047a <__aeabi_fmul+0xc6>
 80004c8:	ea80 0001 	eor.w	r0, r0, r1
 80004cc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004d0:	4770      	bx	lr
 80004d2:	f090 0f00 	teq	r0, #0
 80004d6:	bf17      	itett	ne
 80004d8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004dc:	4608      	moveq	r0, r1
 80004de:	f091 0f00 	teqne	r1, #0
 80004e2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004e6:	d014      	beq.n	8000512 <__aeabi_fmul+0x15e>
 80004e8:	ea92 0f0c 	teq	r2, ip
 80004ec:	d101      	bne.n	80004f2 <__aeabi_fmul+0x13e>
 80004ee:	0242      	lsls	r2, r0, #9
 80004f0:	d10f      	bne.n	8000512 <__aeabi_fmul+0x15e>
 80004f2:	ea93 0f0c 	teq	r3, ip
 80004f6:	d103      	bne.n	8000500 <__aeabi_fmul+0x14c>
 80004f8:	024b      	lsls	r3, r1, #9
 80004fa:	bf18      	it	ne
 80004fc:	4608      	movne	r0, r1
 80004fe:	d108      	bne.n	8000512 <__aeabi_fmul+0x15e>
 8000500:	ea80 0001 	eor.w	r0, r0, r1
 8000504:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000508:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800050c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000510:	4770      	bx	lr
 8000512:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000516:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800051a:	4770      	bx	lr

0800051c <__aeabi_drsub>:
 800051c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e002      	b.n	8000528 <__adddf3>
 8000522:	bf00      	nop

08000524 <__aeabi_dsub>:
 8000524:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000528 <__adddf3>:
 8000528:	b530      	push	{r4, r5, lr}
 800052a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800052e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000532:	ea94 0f05 	teq	r4, r5
 8000536:	bf08      	it	eq
 8000538:	ea90 0f02 	teqeq	r0, r2
 800053c:	bf1f      	itttt	ne
 800053e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000542:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000546:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800054a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800054e:	f000 80e2 	beq.w	8000716 <__adddf3+0x1ee>
 8000552:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000556:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800055a:	bfb8      	it	lt
 800055c:	426d      	neglt	r5, r5
 800055e:	dd0c      	ble.n	800057a <__adddf3+0x52>
 8000560:	442c      	add	r4, r5
 8000562:	ea80 0202 	eor.w	r2, r0, r2
 8000566:	ea81 0303 	eor.w	r3, r1, r3
 800056a:	ea82 0000 	eor.w	r0, r2, r0
 800056e:	ea83 0101 	eor.w	r1, r3, r1
 8000572:	ea80 0202 	eor.w	r2, r0, r2
 8000576:	ea81 0303 	eor.w	r3, r1, r3
 800057a:	2d36      	cmp	r5, #54	@ 0x36
 800057c:	bf88      	it	hi
 800057e:	bd30      	pophi	{r4, r5, pc}
 8000580:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000584:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000588:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800058c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000590:	d002      	beq.n	8000598 <__adddf3+0x70>
 8000592:	4240      	negs	r0, r0
 8000594:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000598:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800059c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005a4:	d002      	beq.n	80005ac <__adddf3+0x84>
 80005a6:	4252      	negs	r2, r2
 80005a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005ac:	ea94 0f05 	teq	r4, r5
 80005b0:	f000 80a7 	beq.w	8000702 <__adddf3+0x1da>
 80005b4:	f1a4 0401 	sub.w	r4, r4, #1
 80005b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005bc:	db0d      	blt.n	80005da <__adddf3+0xb2>
 80005be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005c2:	fa22 f205 	lsr.w	r2, r2, r5
 80005c6:	1880      	adds	r0, r0, r2
 80005c8:	f141 0100 	adc.w	r1, r1, #0
 80005cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80005d0:	1880      	adds	r0, r0, r2
 80005d2:	fa43 f305 	asr.w	r3, r3, r5
 80005d6:	4159      	adcs	r1, r3
 80005d8:	e00e      	b.n	80005f8 <__adddf3+0xd0>
 80005da:	f1a5 0520 	sub.w	r5, r5, #32
 80005de:	f10e 0e20 	add.w	lr, lr, #32
 80005e2:	2a01      	cmp	r2, #1
 80005e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e8:	bf28      	it	cs
 80005ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005ee:	fa43 f305 	asr.w	r3, r3, r5
 80005f2:	18c0      	adds	r0, r0, r3
 80005f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	d507      	bpl.n	800060e <__adddf3+0xe6>
 80005fe:	f04f 0e00 	mov.w	lr, #0
 8000602:	f1dc 0c00 	rsbs	ip, ip, #0
 8000606:	eb7e 0000 	sbcs.w	r0, lr, r0
 800060a:	eb6e 0101 	sbc.w	r1, lr, r1
 800060e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000612:	d31b      	bcc.n	800064c <__adddf3+0x124>
 8000614:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000618:	d30c      	bcc.n	8000634 <__adddf3+0x10c>
 800061a:	0849      	lsrs	r1, r1, #1
 800061c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000620:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000624:	f104 0401 	add.w	r4, r4, #1
 8000628:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800062c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000630:	f080 809a 	bcs.w	8000768 <__adddf3+0x240>
 8000634:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000638:	bf08      	it	eq
 800063a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800063e:	f150 0000 	adcs.w	r0, r0, #0
 8000642:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000646:	ea41 0105 	orr.w	r1, r1, r5
 800064a:	bd30      	pop	{r4, r5, pc}
 800064c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000650:	4140      	adcs	r0, r0
 8000652:	eb41 0101 	adc.w	r1, r1, r1
 8000656:	3c01      	subs	r4, #1
 8000658:	bf28      	it	cs
 800065a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800065e:	d2e9      	bcs.n	8000634 <__adddf3+0x10c>
 8000660:	f091 0f00 	teq	r1, #0
 8000664:	bf04      	itt	eq
 8000666:	4601      	moveq	r1, r0
 8000668:	2000      	moveq	r0, #0
 800066a:	fab1 f381 	clz	r3, r1
 800066e:	bf08      	it	eq
 8000670:	3320      	addeq	r3, #32
 8000672:	f1a3 030b 	sub.w	r3, r3, #11
 8000676:	f1b3 0220 	subs.w	r2, r3, #32
 800067a:	da0c      	bge.n	8000696 <__adddf3+0x16e>
 800067c:	320c      	adds	r2, #12
 800067e:	dd08      	ble.n	8000692 <__adddf3+0x16a>
 8000680:	f102 0c14 	add.w	ip, r2, #20
 8000684:	f1c2 020c 	rsb	r2, r2, #12
 8000688:	fa01 f00c 	lsl.w	r0, r1, ip
 800068c:	fa21 f102 	lsr.w	r1, r1, r2
 8000690:	e00c      	b.n	80006ac <__adddf3+0x184>
 8000692:	f102 0214 	add.w	r2, r2, #20
 8000696:	bfd8      	it	le
 8000698:	f1c2 0c20 	rsble	ip, r2, #32
 800069c:	fa01 f102 	lsl.w	r1, r1, r2
 80006a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006a4:	bfdc      	itt	le
 80006a6:	ea41 010c 	orrle.w	r1, r1, ip
 80006aa:	4090      	lslle	r0, r2
 80006ac:	1ae4      	subs	r4, r4, r3
 80006ae:	bfa2      	ittt	ge
 80006b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006b4:	4329      	orrge	r1, r5
 80006b6:	bd30      	popge	{r4, r5, pc}
 80006b8:	ea6f 0404 	mvn.w	r4, r4
 80006bc:	3c1f      	subs	r4, #31
 80006be:	da1c      	bge.n	80006fa <__adddf3+0x1d2>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc0e      	bgt.n	80006e2 <__adddf3+0x1ba>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0220 	rsb	r2, r4, #32
 80006cc:	fa20 f004 	lsr.w	r0, r0, r4
 80006d0:	fa01 f302 	lsl.w	r3, r1, r2
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	fa21 f304 	lsr.w	r3, r1, r4
 80006dc:	ea45 0103 	orr.w	r1, r5, r3
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	f1c4 040c 	rsb	r4, r4, #12
 80006e6:	f1c4 0220 	rsb	r2, r4, #32
 80006ea:	fa20 f002 	lsr.w	r0, r0, r2
 80006ee:	fa01 f304 	lsl.w	r3, r1, r4
 80006f2:	ea40 0003 	orr.w	r0, r0, r3
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	fa21 f004 	lsr.w	r0, r1, r4
 80006fe:	4629      	mov	r1, r5
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	f094 0f00 	teq	r4, #0
 8000706:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800070a:	bf06      	itte	eq
 800070c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000710:	3401      	addeq	r4, #1
 8000712:	3d01      	subne	r5, #1
 8000714:	e74e      	b.n	80005b4 <__adddf3+0x8c>
 8000716:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800071a:	bf18      	it	ne
 800071c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000720:	d029      	beq.n	8000776 <__adddf3+0x24e>
 8000722:	ea94 0f05 	teq	r4, r5
 8000726:	bf08      	it	eq
 8000728:	ea90 0f02 	teqeq	r0, r2
 800072c:	d005      	beq.n	800073a <__adddf3+0x212>
 800072e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000732:	bf04      	itt	eq
 8000734:	4619      	moveq	r1, r3
 8000736:	4610      	moveq	r0, r2
 8000738:	bd30      	pop	{r4, r5, pc}
 800073a:	ea91 0f03 	teq	r1, r3
 800073e:	bf1e      	ittt	ne
 8000740:	2100      	movne	r1, #0
 8000742:	2000      	movne	r0, #0
 8000744:	bd30      	popne	{r4, r5, pc}
 8000746:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800074a:	d105      	bne.n	8000758 <__adddf3+0x230>
 800074c:	0040      	lsls	r0, r0, #1
 800074e:	4149      	adcs	r1, r1
 8000750:	bf28      	it	cs
 8000752:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd30      	pop	{r4, r5, pc}
 8000758:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800075c:	bf3c      	itt	cc
 800075e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000762:	bd30      	popcc	{r4, r5, pc}
 8000764:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000768:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800076c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000770:	f04f 0000 	mov.w	r0, #0
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800077a:	bf1a      	itte	ne
 800077c:	4619      	movne	r1, r3
 800077e:	4610      	movne	r0, r2
 8000780:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000784:	bf1c      	itt	ne
 8000786:	460b      	movne	r3, r1
 8000788:	4602      	movne	r2, r0
 800078a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800078e:	bf06      	itte	eq
 8000790:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000794:	ea91 0f03 	teqeq	r1, r3
 8000798:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800079c:	bd30      	pop	{r4, r5, pc}
 800079e:	bf00      	nop

080007a0 <__aeabi_ui2d>:
 80007a0:	f090 0f00 	teq	r0, #0
 80007a4:	bf04      	itt	eq
 80007a6:	2100      	moveq	r1, #0
 80007a8:	4770      	bxeq	lr
 80007aa:	b530      	push	{r4, r5, lr}
 80007ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007b4:	f04f 0500 	mov.w	r5, #0
 80007b8:	f04f 0100 	mov.w	r1, #0
 80007bc:	e750      	b.n	8000660 <__adddf3+0x138>
 80007be:	bf00      	nop

080007c0 <__aeabi_i2d>:
 80007c0:	f090 0f00 	teq	r0, #0
 80007c4:	bf04      	itt	eq
 80007c6:	2100      	moveq	r1, #0
 80007c8:	4770      	bxeq	lr
 80007ca:	b530      	push	{r4, r5, lr}
 80007cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	f04f 0100 	mov.w	r1, #0
 80007e0:	e73e      	b.n	8000660 <__adddf3+0x138>
 80007e2:	bf00      	nop

080007e4 <__aeabi_f2d>:
 80007e4:	0042      	lsls	r2, r0, #1
 80007e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80007ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007f2:	bf1f      	itttt	ne
 80007f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000800:	4770      	bxne	lr
 8000802:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000806:	bf08      	it	eq
 8000808:	4770      	bxeq	lr
 800080a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800080e:	bf04      	itt	eq
 8000810:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000814:	4770      	bxeq	lr
 8000816:	b530      	push	{r4, r5, lr}
 8000818:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800081c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	e71c      	b.n	8000660 <__adddf3+0x138>
 8000826:	bf00      	nop

08000828 <__aeabi_ul2d>:
 8000828:	ea50 0201 	orrs.w	r2, r0, r1
 800082c:	bf08      	it	eq
 800082e:	4770      	bxeq	lr
 8000830:	b530      	push	{r4, r5, lr}
 8000832:	f04f 0500 	mov.w	r5, #0
 8000836:	e00a      	b.n	800084e <__aeabi_l2d+0x16>

08000838 <__aeabi_l2d>:
 8000838:	ea50 0201 	orrs.w	r2, r0, r1
 800083c:	bf08      	it	eq
 800083e:	4770      	bxeq	lr
 8000840:	b530      	push	{r4, r5, lr}
 8000842:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000846:	d502      	bpl.n	800084e <__aeabi_l2d+0x16>
 8000848:	4240      	negs	r0, r0
 800084a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800084e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000852:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000856:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800085a:	f43f aed8 	beq.w	800060e <__adddf3+0xe6>
 800085e:	f04f 0203 	mov.w	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086e:	bf18      	it	ne
 8000870:	3203      	addne	r2, #3
 8000872:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000876:	f1c2 0320 	rsb	r3, r2, #32
 800087a:	fa00 fc03 	lsl.w	ip, r0, r3
 800087e:	fa20 f002 	lsr.w	r0, r0, r2
 8000882:	fa01 fe03 	lsl.w	lr, r1, r3
 8000886:	ea40 000e 	orr.w	r0, r0, lr
 800088a:	fa21 f102 	lsr.w	r1, r1, r2
 800088e:	4414      	add	r4, r2
 8000890:	e6bd      	b.n	800060e <__adddf3+0xe6>
 8000892:	bf00      	nop

08000894 <__aeabi_d2f>:
 8000894:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000898:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800089c:	bf24      	itt	cs
 800089e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008a2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008a6:	d90d      	bls.n	80008c4 <__aeabi_d2f+0x30>
 80008a8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008ac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008b0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008b4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008b8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008bc:	bf08      	it	eq
 80008be:	f020 0001 	biceq.w	r0, r0, #1
 80008c2:	4770      	bx	lr
 80008c4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008c8:	d121      	bne.n	800090e <__aeabi_d2f+0x7a>
 80008ca:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008ce:	bfbc      	itt	lt
 80008d0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008d4:	4770      	bxlt	lr
 80008d6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008da:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008de:	f1c2 0218 	rsb	r2, r2, #24
 80008e2:	f1c2 0c20 	rsb	ip, r2, #32
 80008e6:	fa10 f30c 	lsls.w	r3, r0, ip
 80008ea:	fa20 f002 	lsr.w	r0, r0, r2
 80008ee:	bf18      	it	ne
 80008f0:	f040 0001 	orrne.w	r0, r0, #1
 80008f4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008f8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008fc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000900:	ea40 000c 	orr.w	r0, r0, ip
 8000904:	fa23 f302 	lsr.w	r3, r3, r2
 8000908:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800090c:	e7cc      	b.n	80008a8 <__aeabi_d2f+0x14>
 800090e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000912:	d107      	bne.n	8000924 <__aeabi_d2f+0x90>
 8000914:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000918:	bf1e      	ittt	ne
 800091a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800091e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000922:	4770      	bxne	lr
 8000924:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000928:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800092c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <__aeabi_frsub>:
 8000934:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000938:	e002      	b.n	8000940 <__addsf3>
 800093a:	bf00      	nop

0800093c <__aeabi_fsub>:
 800093c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000940 <__addsf3>:
 8000940:	0042      	lsls	r2, r0, #1
 8000942:	bf1f      	itttt	ne
 8000944:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000948:	ea92 0f03 	teqne	r2, r3
 800094c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000950:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000954:	d06a      	beq.n	8000a2c <__addsf3+0xec>
 8000956:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800095a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800095e:	bfc1      	itttt	gt
 8000960:	18d2      	addgt	r2, r2, r3
 8000962:	4041      	eorgt	r1, r0
 8000964:	4048      	eorgt	r0, r1
 8000966:	4041      	eorgt	r1, r0
 8000968:	bfb8      	it	lt
 800096a:	425b      	neglt	r3, r3
 800096c:	2b19      	cmp	r3, #25
 800096e:	bf88      	it	hi
 8000970:	4770      	bxhi	lr
 8000972:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000976:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800097a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800097e:	bf18      	it	ne
 8000980:	4240      	negne	r0, r0
 8000982:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000986:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800098a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800098e:	bf18      	it	ne
 8000990:	4249      	negne	r1, r1
 8000992:	ea92 0f03 	teq	r2, r3
 8000996:	d03f      	beq.n	8000a18 <__addsf3+0xd8>
 8000998:	f1a2 0201 	sub.w	r2, r2, #1
 800099c:	fa41 fc03 	asr.w	ip, r1, r3
 80009a0:	eb10 000c 	adds.w	r0, r0, ip
 80009a4:	f1c3 0320 	rsb	r3, r3, #32
 80009a8:	fa01 f103 	lsl.w	r1, r1, r3
 80009ac:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009b0:	d502      	bpl.n	80009b8 <__addsf3+0x78>
 80009b2:	4249      	negs	r1, r1
 80009b4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009b8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009bc:	d313      	bcc.n	80009e6 <__addsf3+0xa6>
 80009be:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009c2:	d306      	bcc.n	80009d2 <__addsf3+0x92>
 80009c4:	0840      	lsrs	r0, r0, #1
 80009c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ca:	f102 0201 	add.w	r2, r2, #1
 80009ce:	2afe      	cmp	r2, #254	@ 0xfe
 80009d0:	d251      	bcs.n	8000a76 <__addsf3+0x136>
 80009d2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009da:	bf08      	it	eq
 80009dc:	f020 0001 	biceq.w	r0, r0, #1
 80009e0:	ea40 0003 	orr.w	r0, r0, r3
 80009e4:	4770      	bx	lr
 80009e6:	0049      	lsls	r1, r1, #1
 80009e8:	eb40 0000 	adc.w	r0, r0, r0
 80009ec:	3a01      	subs	r2, #1
 80009ee:	bf28      	it	cs
 80009f0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009f4:	d2ed      	bcs.n	80009d2 <__addsf3+0x92>
 80009f6:	fab0 fc80 	clz	ip, r0
 80009fa:	f1ac 0c08 	sub.w	ip, ip, #8
 80009fe:	ebb2 020c 	subs.w	r2, r2, ip
 8000a02:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a06:	bfaa      	itet	ge
 8000a08:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a0c:	4252      	neglt	r2, r2
 8000a0e:	4318      	orrge	r0, r3
 8000a10:	bfbc      	itt	lt
 8000a12:	40d0      	lsrlt	r0, r2
 8000a14:	4318      	orrlt	r0, r3
 8000a16:	4770      	bx	lr
 8000a18:	f092 0f00 	teq	r2, #0
 8000a1c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a20:	bf06      	itte	eq
 8000a22:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a26:	3201      	addeq	r2, #1
 8000a28:	3b01      	subne	r3, #1
 8000a2a:	e7b5      	b.n	8000998 <__addsf3+0x58>
 8000a2c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a34:	bf18      	it	ne
 8000a36:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a3a:	d021      	beq.n	8000a80 <__addsf3+0x140>
 8000a3c:	ea92 0f03 	teq	r2, r3
 8000a40:	d004      	beq.n	8000a4c <__addsf3+0x10c>
 8000a42:	f092 0f00 	teq	r2, #0
 8000a46:	bf08      	it	eq
 8000a48:	4608      	moveq	r0, r1
 8000a4a:	4770      	bx	lr
 8000a4c:	ea90 0f01 	teq	r0, r1
 8000a50:	bf1c      	itt	ne
 8000a52:	2000      	movne	r0, #0
 8000a54:	4770      	bxne	lr
 8000a56:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a5a:	d104      	bne.n	8000a66 <__addsf3+0x126>
 8000a5c:	0040      	lsls	r0, r0, #1
 8000a5e:	bf28      	it	cs
 8000a60:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a64:	4770      	bx	lr
 8000a66:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a6a:	bf3c      	itt	cc
 8000a6c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a70:	4770      	bxcc	lr
 8000a72:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a76:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a7a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a7e:	4770      	bx	lr
 8000a80:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a84:	bf16      	itet	ne
 8000a86:	4608      	movne	r0, r1
 8000a88:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a8c:	4601      	movne	r1, r0
 8000a8e:	0242      	lsls	r2, r0, #9
 8000a90:	bf06      	itte	eq
 8000a92:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a96:	ea90 0f01 	teqeq	r0, r1
 8000a9a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_ui2f>:
 8000aa0:	f04f 0300 	mov.w	r3, #0
 8000aa4:	e004      	b.n	8000ab0 <__aeabi_i2f+0x8>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_i2f>:
 8000aa8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000aac:	bf48      	it	mi
 8000aae:	4240      	negmi	r0, r0
 8000ab0:	ea5f 0c00 	movs.w	ip, r0
 8000ab4:	bf08      	it	eq
 8000ab6:	4770      	bxeq	lr
 8000ab8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000abc:	4601      	mov	r1, r0
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	e01c      	b.n	8000afe <__aeabi_l2f+0x2a>

08000ac4 <__aeabi_ul2f>:
 8000ac4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac8:	bf08      	it	eq
 8000aca:	4770      	bxeq	lr
 8000acc:	f04f 0300 	mov.w	r3, #0
 8000ad0:	e00a      	b.n	8000ae8 <__aeabi_l2f+0x14>
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_l2f>:
 8000ad4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad8:	bf08      	it	eq
 8000ada:	4770      	bxeq	lr
 8000adc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ae0:	d502      	bpl.n	8000ae8 <__aeabi_l2f+0x14>
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	ea5f 0c01 	movs.w	ip, r1
 8000aec:	bf02      	ittt	eq
 8000aee:	4684      	moveq	ip, r0
 8000af0:	4601      	moveq	r1, r0
 8000af2:	2000      	moveq	r0, #0
 8000af4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000af8:	bf08      	it	eq
 8000afa:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000afe:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b02:	fabc f28c 	clz	r2, ip
 8000b06:	3a08      	subs	r2, #8
 8000b08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b0c:	db10      	blt.n	8000b30 <__aeabi_l2f+0x5c>
 8000b0e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b12:	4463      	add	r3, ip
 8000b14:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b18:	f1c2 0220 	rsb	r2, r2, #32
 8000b1c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b20:	fa20 f202 	lsr.w	r2, r0, r2
 8000b24:	eb43 0002 	adc.w	r0, r3, r2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f102 0220 	add.w	r2, r2, #32
 8000b34:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b38:	f1c2 0220 	rsb	r2, r2, #32
 8000b3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b40:	fa21 f202 	lsr.w	r2, r1, r2
 8000b44:	eb43 0002 	adc.w	r0, r3, r2
 8000b48:	bf08      	it	eq
 8000b4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_f2uiz>:
 8000b50:	0042      	lsls	r2, r0, #1
 8000b52:	d20e      	bcs.n	8000b72 <__aeabi_f2uiz+0x22>
 8000b54:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b58:	d30b      	bcc.n	8000b72 <__aeabi_f2uiz+0x22>
 8000b5a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b5e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b62:	d409      	bmi.n	8000b78 <__aeabi_f2uiz+0x28>
 8000b64:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6c:	fa23 f002 	lsr.w	r0, r3, r2
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0000 	mov.w	r0, #0
 8000b76:	4770      	bx	lr
 8000b78:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000b7c:	d101      	bne.n	8000b82 <__aeabi_f2uiz+0x32>
 8000b7e:	0242      	lsls	r2, r0, #9
 8000b80:	d102      	bne.n	8000b88 <__aeabi_f2uiz+0x38>
 8000b82:	f04f 30ff 	mov.w	r0, #4294967295
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b96:	f000 fdbb 	bl	8001710 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b9a:	f000 f893 	bl	8000cc4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b9e:	f000 f9a1 	bl	8000ee4 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000ba2:	f000 f8eb 	bl	8000d7c <MX_ADC1_Init>
	MX_TIM3_Init();
 8000ba6:	f000 f927 	bl	8000df8 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000baa:	4b3a      	ldr	r3, [pc, #232]	@ (8000c94 <main+0x104>)
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	4a39      	ldr	r2, [pc, #228]	@ (8000c94 <main+0x104>)
 8000bb0:	f043 0304 	orr.w	r3, r3, #4
 8000bb4:	6193      	str	r3, [r2, #24]
 8000bb6:	4b37      	ldr	r3, [pc, #220]	@ (8000c94 <main+0x104>)
 8000bb8:	699b      	ldr	r3, [r3, #24]
 8000bba:	f003 0304 	and.w	r3, r3, #4
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]
	Alcd_Init(&lcd, 2, 16);
 8000bc2:	2210      	movs	r2, #16
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4834      	ldr	r0, [pc, #208]	@ (8000c98 <main+0x108>)
 8000bc8:	f000 fc7a 	bl	80014c0 <Alcd_Init>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4833      	ldr	r0, [pc, #204]	@ (8000c9c <main+0x10c>)
 8000bd0:	f002 fae0 	bl	8003194 <HAL_TIM_PWM_Start>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//Potentiometer
		HAL_ADC_Start(&hadc1);
 8000bd4:	4832      	ldr	r0, [pc, #200]	@ (8000ca0 <main+0x110>)
 8000bd6:	f000 fef9 	bl	80019cc <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8000bda:	2164      	movs	r1, #100	@ 0x64
 8000bdc:	4830      	ldr	r0, [pc, #192]	@ (8000ca0 <main+0x110>)
 8000bde:	f000 ffa3 	bl	8001b28 <HAL_ADC_PollForConversion>
		uint16_t Result = HAL_ADC_GetValue(&hadc1);
 8000be2:	482f      	ldr	r0, [pc, #188]	@ (8000ca0 <main+0x110>)
 8000be4:	f001 f8a6 	bl	8001d34 <HAL_ADC_GetValue>
 8000be8:	4603      	mov	r3, r0
 8000bea:	80fb      	strh	r3, [r7, #6]

		Theta = ADC_To_Degree(Result);
 8000bec:	88fb      	ldrh	r3, [r7, #6]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f000 f9c2 	bl	8000f78 <ADC_To_Degree>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca4 <main+0x114>)
 8000bfa:	701a      	strb	r2, [r3, #0]
		Phi = Theta;
 8000bfc:	4b29      	ldr	r3, [pc, #164]	@ (8000ca4 <main+0x114>)
 8000bfe:	781a      	ldrb	r2, [r3, #0]
 8000c00:	4b29      	ldr	r3, [pc, #164]	@ (8000ca8 <main+0x118>)
 8000c02:	701a      	strb	r2, [r3, #0]
		if (Phi > 180) {
 8000c04:	4b28      	ldr	r3, [pc, #160]	@ (8000ca8 <main+0x118>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2bb4      	cmp	r3, #180	@ 0xb4
 8000c0a:	d902      	bls.n	8000c12 <main+0x82>
			Phi = 180;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <main+0x118>)
 8000c0e:	22b4      	movs	r2, #180	@ 0xb4
 8000c10:	701a      	strb	r2, [r3, #0]
		}

		//Servo Motor

		PWM_Value = Degree_to_PWM(Phi);
 8000c12:	4b25      	ldr	r3, [pc, #148]	@ (8000ca8 <main+0x118>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff42 	bl	8000aa0 <__aeabi_ui2f>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f000 f98e 	bl	8000f40 <Degree_to_PWM>
 8000c24:	4603      	mov	r3, r0
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	4b20      	ldr	r3, [pc, #128]	@ (8000cac <main+0x11c>)
 8000c2a:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_Value);
 8000c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cac <main+0x11c>)
 8000c2e:	881a      	ldrh	r2, [r3, #0]
 8000c30:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <main+0x10c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	635a      	str	r2, [r3, #52]	@ 0x34

		//Update of LCD

		Len = sprintf(degree_str, "Angle = %03d", (int) Phi);
 8000c36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <main+0x118>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	491c      	ldr	r1, [pc, #112]	@ (8000cb0 <main+0x120>)
 8000c3e:	481d      	ldr	r0, [pc, #116]	@ (8000cb4 <main+0x124>)
 8000c40:	f002 ffe2 	bl	8003c08 <siprintf>
 8000c44:	4603      	mov	r3, r0
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb8 <main+0x128>)
 8000c4a:	701a      	strb	r2, [r3, #0]
		Alcd_PutAt_n(&lcd, 0, 0, degree_str, Len);
 8000c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb8 <main+0x128>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	4b18      	ldr	r3, [pc, #96]	@ (8000cb4 <main+0x124>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	2100      	movs	r1, #0
 8000c58:	480f      	ldr	r0, [pc, #60]	@ (8000c98 <main+0x108>)
 8000c5a:	f000 fcec 	bl	8001636 <Alcd_PutAt_n>
		sprintf(pwm_str, "PWM = %d", PWM_Value);
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <main+0x11c>)
 8000c60:	881b      	ldrh	r3, [r3, #0]
 8000c62:	461a      	mov	r2, r3
 8000c64:	4915      	ldr	r1, [pc, #84]	@ (8000cbc <main+0x12c>)
 8000c66:	4816      	ldr	r0, [pc, #88]	@ (8000cc0 <main+0x130>)
 8000c68:	f002 ffce 	bl	8003c08 <siprintf>
		Alcd_PutAt_n(&lcd, 1, 0, pwm_str, strlen(pwm_str));
 8000c6c:	4814      	ldr	r0, [pc, #80]	@ (8000cc0 <main+0x130>)
 8000c6e:	f7ff fa6f 	bl	8000150 <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <main+0x130>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	4806      	ldr	r0, [pc, #24]	@ (8000c98 <main+0x108>)
 8000c80:	f000 fcd9 	bl	8001636 <Alcd_PutAt_n>
		//sprintf(adc_str, "ADC = %04d", Result);
		//Alcd_PutAt_n(&lcd, 1, 0, adc_str, 10);
		HAL_Delay(500);
 8000c84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c88:	f000 fda4 	bl	80017d4 <HAL_Delay>
		Alcd_Clear(&lcd);
 8000c8c:	4802      	ldr	r0, [pc, #8]	@ (8000c98 <main+0x108>)
 8000c8e:	f000 fceb 	bl	8001668 <Alcd_Clear>
	while (1) {
 8000c92:	e79f      	b.n	8000bd4 <main+0x44>
 8000c94:	40021000 	.word	0x40021000
 8000c98:	20000000 	.word	0x20000000
 8000c9c:	200000c8 	.word	0x200000c8
 8000ca0:	20000098 	.word	0x20000098
 8000ca4:	20000111 	.word	0x20000111
 8000ca8:	20000110 	.word	0x20000110
 8000cac:	20000112 	.word	0x20000112
 8000cb0:	08004580 	.word	0x08004580
 8000cb4:	20000118 	.word	0x20000118
 8000cb8:	20000114 	.word	0x20000114
 8000cbc:	08004590 	.word	0x08004590
 8000cc0:	20000128 	.word	0x20000128

08000cc4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b094      	sub	sp, #80	@ 0x50
 8000cc8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000cca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cce:	2228      	movs	r2, #40	@ 0x28
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f002 ffb8 	bl	8003c48 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cf8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d02:	2301      	movs	r3, #1
 8000d04:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d06:	2302      	movs	r3, #2
 8000d08:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d10:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f001 fc2a 	bl	8002574 <HAL_RCC_OscConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0x66>
		Error_Handler();
 8000d26:	f000 f94b 	bl	8000fc0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000d2a:	230f      	movs	r3, #15
 8000d2c:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d3a:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2102      	movs	r1, #2
 8000d46:	4618      	mov	r0, r3
 8000d48:	f001 fe96 	bl	8002a78 <HAL_RCC_ClockConfig>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <SystemClock_Config+0x92>
		Error_Handler();
 8000d52:	f000 f935 	bl	8000fc0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d56:	2302      	movs	r3, #2
 8000d58:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d5e:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	4618      	mov	r0, r3
 8000d64:	f002 f802 	bl	8002d6c <HAL_RCCEx_PeriphCLKConfig>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <SystemClock_Config+0xae>
		Error_Handler();
 8000d6e:	f000 f927 	bl	8000fc0 <Error_Handler>
	}
}
 8000d72:	bf00      	nop
 8000d74:	3750      	adds	r7, #80	@ 0x50
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000d8c:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000d8e:	4a19      	ldr	r2, [pc, #100]	@ (8000df4 <MX_ADC1_Init+0x78>)
 8000d90:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000d98:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000da4:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000da6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000daa:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8000db2:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000dba:	f000 fd2f 	bl	800181c <HAL_ADC_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_ADC1_Init+0x4c>
		Error_Handler();
 8000dc4:	f000 f8fc 	bl	8000fc0 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_7;
 8000dc8:	2307      	movs	r3, #7
 8000dca:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <MX_ADC1_Init+0x74>)
 8000dda:	f000 ffb7 	bl	8001d4c <HAL_ADC_ConfigChannel>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_ADC1_Init+0x6c>
		Error_Handler();
 8000de4:	f000 f8ec 	bl	8000fc0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000de8:	bf00      	nop
 8000dea:	3710      	adds	r7, #16
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20000098 	.word	0x20000098
 8000df4:	40012400 	.word	0x40012400

08000df8 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08e      	sub	sp, #56	@ 0x38
 8000dfc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000dfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e0c:	f107 0320 	add.w	r3, r7, #32
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
 8000e24:	615a      	str	r2, [r3, #20]
 8000e26:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000e28:	4b2c      	ldr	r3, [pc, #176]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e2a:	4a2d      	ldr	r2, [pc, #180]	@ (8000ee0 <MX_TIM3_Init+0xe8>)
 8000e2c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 71;
 8000e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e30:	2247      	movs	r2, #71	@ 0x47
 8000e32:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e34:	4b29      	ldr	r3, [pc, #164]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 19999;
 8000e3a:	4b28      	ldr	r3, [pc, #160]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e3c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000e40:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e42:	4b26      	ldr	r3, [pc, #152]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e48:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000e4e:	4823      	ldr	r0, [pc, #140]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e50:	f002 f8f8 	bl	8003044 <HAL_TIM_Base_Init>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_TIM3_Init+0x66>
		Error_Handler();
 8000e5a:	f000 f8b1 	bl	8000fc0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e62:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000e64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e68:	4619      	mov	r1, r3
 8000e6a:	481c      	ldr	r0, [pc, #112]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e6c:	f002 faf6 	bl	800345c <HAL_TIM_ConfigClockSource>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_TIM3_Init+0x82>
		Error_Handler();
 8000e76:	f000 f8a3 	bl	8000fc0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8000e7a:	4818      	ldr	r0, [pc, #96]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e7c:	f002 f931 	bl	80030e2 <HAL_TIM_PWM_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_TIM3_Init+0x92>
		Error_Handler();
 8000e86:	f000 f89b 	bl	8000fc0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000e92:	f107 0320 	add.w	r3, r7, #32
 8000e96:	4619      	mov	r1, r3
 8000e98:	4810      	ldr	r0, [pc, #64]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000e9a:	f002 fe57 	bl	8003b4c <HAL_TIMEx_MasterConfigSynchronization>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8000ea4:	f000 f88c 	bl	8000fc0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ea8:	2360      	movs	r3, #96	@ 0x60
 8000eaa:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8000eb8:	1d3b      	adds	r3, r7, #4
 8000eba:	2200      	movs	r2, #0
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4807      	ldr	r0, [pc, #28]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000ec0:	f002 fa0a 	bl	80032d8 <HAL_TIM_PWM_ConfigChannel>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_TIM3_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8000eca:	f000 f879 	bl	8000fc0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000ece:	4803      	ldr	r0, [pc, #12]	@ (8000edc <MX_TIM3_Init+0xe4>)
 8000ed0:	f000 f908 	bl	80010e4 <HAL_TIM_MspPostInit>

}
 8000ed4:	bf00      	nop
 8000ed6:	3738      	adds	r7, #56	@ 0x38
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	200000c8 	.word	0x200000c8
 8000ee0:	40000400 	.word	0x40000400

08000ee4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000eea:	4b14      	ldr	r3, [pc, #80]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	4a13      	ldr	r2, [pc, #76]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000ef0:	f043 0320 	orr.w	r3, r3, #32
 8000ef4:	6193      	str	r3, [r2, #24]
 8000ef6:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	f003 0320 	and.w	r3, r3, #32
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f02:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	4a0d      	ldr	r2, [pc, #52]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000f08:	f043 0304 	orr.w	r3, r3, #4
 8000f0c:	6193      	str	r3, [r2, #24]
 8000f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	f003 0304 	and.w	r3, r3, #4
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1a:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	4a07      	ldr	r2, [pc, #28]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000f20:	f043 0308 	orr.w	r3, r3, #8
 8000f24:	6193      	str	r3, [r2, #24]
 8000f26:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <MX_GPIO_Init+0x58>)
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	f003 0308 	and.w	r3, r3, #8
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000f32:	bf00      	nop
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	40021000 	.word	0x40021000

08000f40 <Degree_to_PWM>:

/* USER CODE BEGIN 4 */
uint32_t Degree_to_PWM(float phi) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]

	return ((float) (phi * (1900/180)) + 499);
 8000f48:	4908      	ldr	r1, [pc, #32]	@ (8000f6c <Degree_to_PWM+0x2c>)
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff fa32 	bl	80003b4 <__aeabi_fmul>
 8000f50:	4603      	mov	r3, r0
 8000f52:	4907      	ldr	r1, [pc, #28]	@ (8000f70 <Degree_to_PWM+0x30>)
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fcf3 	bl	8000940 <__addsf3>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fdf7 	bl	8000b50 <__aeabi_f2uiz>
 8000f62:	4603      	mov	r3, r0
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	41200000 	.word	0x41200000
 8000f70:	43f98000 	.word	0x43f98000
 8000f74:	00000000 	.word	0x00000000

08000f78 <ADC_To_Degree>:

uint8_t ADC_To_Degree(uint16_t ADC) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]

	return ((float) (ADC * (180.0 / 4095.0f)));
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fc1b 	bl	80007c0 <__aeabi_i2d>
 8000f8a:	a30b      	add	r3, pc, #44	@ (adr r3, 8000fb8 <ADC_To_Degree+0x40>)
 8000f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f90:	f7ff f8e6 	bl	8000160 <__aeabi_dmul>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4610      	mov	r0, r2
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f7ff fc7a 	bl	8000894 <__aeabi_d2f>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fdd4 	bl	8000b50 <__aeabi_f2uiz>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	b2db      	uxtb	r3, r3
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	f3af 8000 	nop.w
 8000fb8:	16816817 	.word	0x16816817
 8000fbc:	3fa68168 	.word	0x3fa68168

08000fc0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc4:	b672      	cpsid	i
}
 8000fc6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <Error_Handler+0x8>

08000fcc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_MspInit+0x5c>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	4a14      	ldr	r2, [pc, #80]	@ (8001028 <HAL_MspInit+0x5c>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	6193      	str	r3, [r2, #24]
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <HAL_MspInit+0x5c>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <HAL_MspInit+0x5c>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	4a0e      	ldr	r2, [pc, #56]	@ (8001028 <HAL_MspInit+0x5c>)
 8000ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff4:	61d3      	str	r3, [r2, #28]
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <HAL_MspInit+0x5c>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001002:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <HAL_MspInit+0x60>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	4a04      	ldr	r2, [pc, #16]	@ (800102c <HAL_MspInit+0x60>)
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr
 8001028:	40021000 	.word	0x40021000
 800102c:	40010000 	.word	0x40010000

08001030 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0310 	add.w	r3, r7, #16
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a14      	ldr	r2, [pc, #80]	@ (800109c <HAL_ADC_MspInit+0x6c>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d121      	bne.n	8001094 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001050:	4b13      	ldr	r3, [pc, #76]	@ (80010a0 <HAL_ADC_MspInit+0x70>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <HAL_ADC_MspInit+0x70>)
 8001056:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800105a:	6193      	str	r3, [r2, #24]
 800105c:	4b10      	ldr	r3, [pc, #64]	@ (80010a0 <HAL_ADC_MspInit+0x70>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001068:	4b0d      	ldr	r3, [pc, #52]	@ (80010a0 <HAL_ADC_MspInit+0x70>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	4a0c      	ldr	r2, [pc, #48]	@ (80010a0 <HAL_ADC_MspInit+0x70>)
 800106e:	f043 0304 	orr.w	r3, r3, #4
 8001072:	6193      	str	r3, [r2, #24]
 8001074:	4b0a      	ldr	r3, [pc, #40]	@ (80010a0 <HAL_ADC_MspInit+0x70>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	f003 0304 	and.w	r3, r3, #4
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001080:	2380      	movs	r3, #128	@ 0x80
 8001082:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001084:	2303      	movs	r3, #3
 8001086:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 0310 	add.w	r3, r7, #16
 800108c:	4619      	mov	r1, r3
 800108e:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <HAL_ADC_MspInit+0x74>)
 8001090:	f001 f8d4 	bl	800223c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001094:	bf00      	nop
 8001096:	3720      	adds	r7, #32
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40012400 	.word	0x40012400
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40010800 	.word	0x40010800

080010a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a09      	ldr	r2, [pc, #36]	@ (80010dc <HAL_TIM_Base_MspInit+0x34>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d10b      	bne.n	80010d2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010ba:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <HAL_TIM_Base_MspInit+0x38>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	4a08      	ldr	r2, [pc, #32]	@ (80010e0 <HAL_TIM_Base_MspInit+0x38>)
 80010c0:	f043 0302 	orr.w	r3, r3, #2
 80010c4:	61d3      	str	r3, [r2, #28]
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <HAL_TIM_Base_MspInit+0x38>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80010d2:	bf00      	nop
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	40000400 	.word	0x40000400
 80010e0:	40021000 	.word	0x40021000

080010e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a18      	ldr	r2, [pc, #96]	@ (8001160 <HAL_TIM_MspPostInit+0x7c>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d129      	bne.n	8001158 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001104:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <HAL_TIM_MspPostInit+0x80>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a16      	ldr	r2, [pc, #88]	@ (8001164 <HAL_TIM_MspPostInit+0x80>)
 800110a:	f043 0308 	orr.w	r3, r3, #8
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <HAL_TIM_MspPostInit+0x80>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f003 0308 	and.w	r3, r3, #8
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800111c:	2310      	movs	r3, #16
 800111e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001124:	2302      	movs	r3, #2
 8001126:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001128:	f107 030c 	add.w	r3, r7, #12
 800112c:	4619      	mov	r1, r3
 800112e:	480e      	ldr	r0, [pc, #56]	@ (8001168 <HAL_TIM_MspPostInit+0x84>)
 8001130:	f001 f884 	bl	800223c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001134:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <HAL_TIM_MspPostInit+0x88>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001140:	61fb      	str	r3, [r7, #28]
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001148:	61fb      	str	r3, [r7, #28]
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001150:	61fb      	str	r3, [r7, #28]
 8001152:	4a06      	ldr	r2, [pc, #24]	@ (800116c <HAL_TIM_MspPostInit+0x88>)
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001158:	bf00      	nop
 800115a:	3720      	adds	r7, #32
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40000400 	.word	0x40000400
 8001164:	40021000 	.word	0x40021000
 8001168:	40010c00 	.word	0x40010c00
 800116c:	40010000 	.word	0x40010000

08001170 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <NMI_Handler+0x4>

08001178 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <HardFault_Handler+0x4>

08001180 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <MemManage_Handler+0x4>

08001188 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <BusFault_Handler+0x4>

08001190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <UsageFault_Handler+0x4>

08001198 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr

080011b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011c0:	f000 faec 	bl	800179c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d0:	4a14      	ldr	r2, [pc, #80]	@ (8001224 <_sbrk+0x5c>)
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <_sbrk+0x60>)
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011dc:	4b13      	ldr	r3, [pc, #76]	@ (800122c <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d102      	bne.n	80011ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e4:	4b11      	ldr	r3, [pc, #68]	@ (800122c <_sbrk+0x64>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	@ (8001230 <_sbrk+0x68>)
 80011e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ea:	4b10      	ldr	r3, [pc, #64]	@ (800122c <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d207      	bcs.n	8001208 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f8:	f002 fd2e 	bl	8003c58 <__errno>
 80011fc:	4603      	mov	r3, r0
 80011fe:	220c      	movs	r2, #12
 8001200:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	e009      	b.n	800121c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001208:	4b08      	ldr	r3, [pc, #32]	@ (800122c <_sbrk+0x64>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800120e:	4b07      	ldr	r3, [pc, #28]	@ (800122c <_sbrk+0x64>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	4a05      	ldr	r2, [pc, #20]	@ (800122c <_sbrk+0x64>)
 8001218:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800121a:	68fb      	ldr	r3, [r7, #12]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20005000 	.word	0x20005000
 8001228:	00000400 	.word	0x00000400
 800122c:	20000130 	.word	0x20000130
 8001230:	20000280 	.word	0x20000280

08001234 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr

08001240 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001240:	f7ff fff8 	bl	8001234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480b      	ldr	r0, [pc, #44]	@ (8001274 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001246:	490c      	ldr	r1, [pc, #48]	@ (8001278 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001248:	4a0c      	ldr	r2, [pc, #48]	@ (800127c <LoopFillZerobss+0x16>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a09      	ldr	r2, [pc, #36]	@ (8001280 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800125c:	4c09      	ldr	r4, [pc, #36]	@ (8001284 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800126a:	f002 fcfb 	bl	8003c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800126e:	f7ff fc8f 	bl	8000b90 <main>
  bx lr
 8001272:	4770      	bx	lr
  ldr r0, =_sdata
 8001274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001278:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800127c:	08004620 	.word	0x08004620
  ldr r2, =_sbss
 8001280:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001284:	20000280 	.word	0x20000280

08001288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001288:	e7fe      	b.n	8001288 <ADC1_2_IRQHandler>
	...

0800128c <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <DWT_Delay_Init+0x58>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	4a13      	ldr	r2, [pc, #76]	@ (80012e4 <DWT_Delay_Init+0x58>)
 8001296:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800129a:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800129c:	4b11      	ldr	r3, [pc, #68]	@ (80012e4 <DWT_Delay_Init+0x58>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	4a10      	ldr	r2, [pc, #64]	@ (80012e4 <DWT_Delay_Init+0x58>)
 80012a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012a6:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <DWT_Delay_Init+0x5c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0e      	ldr	r2, [pc, #56]	@ (80012e8 <DWT_Delay_Init+0x5c>)
 80012ae:	f023 0301 	bic.w	r3, r3, #1
 80012b2:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80012b4:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <DWT_Delay_Init+0x5c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <DWT_Delay_Init+0x5c>)
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <DWT_Delay_Init+0x5c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80012c6:	bf00      	nop
     __ASM volatile ("NOP");
 80012c8:	bf00      	nop
  __ASM volatile ("NOP");
 80012ca:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <DWT_Delay_Init+0x5c>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80012d4:	2300      	movs	r3, #0
 80012d6:	e000      	b.n	80012da <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80012d8:	2301      	movs	r3, #1
  }
}
 80012da:	4618      	mov	r0, r3
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000edf0 	.word	0xe000edf0
 80012e8:	e0001000 	.word	0xe0001000

080012ec <DWT_Delay_us>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 80012f4:	4b0d      	ldr	r3, [pc, #52]	@ (800132c <DWT_Delay_us+0x40>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80012fa:	f001 fcfb 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a0b      	ldr	r2, [pc, #44]	@ (8001330 <DWT_Delay_us+0x44>)
 8001302:	fba2 2303 	umull	r2, r3, r2, r3
 8001306:	0c9b      	lsrs	r3, r3, #18
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	fb02 f303 	mul.w	r3, r2, r3
 800130e:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8001310:	bf00      	nop
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <DWT_Delay_us+0x40>)
 8001314:	685a      	ldr	r2, [r3, #4]
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	1ad2      	subs	r2, r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	429a      	cmp	r2, r3
 800131e:	d3f8      	bcc.n	8001312 <DWT_Delay_us+0x26>
		;
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	e0001000 	.word	0xe0001000
 8001330:	431bde83 	.word	0x431bde83

08001334 <usDelay>:
    usDelay(100); \
  } while (0)

/* Hardware interface functions */
static void usDelay(uint16_t delay_us)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	80fb      	strh	r3, [r7, #6]
	DWT_Delay_us(delay_us);
 800133e:	88fb      	ldrh	r3, [r7, #6]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ffd3 	bl	80012ec <DWT_Delay_us>
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <Write_HalfByte>:
/// the top 4 bits are ignored
/// transfers the status of the 4-bit data to the hardware GPIO pins
static void Write_HalfByte(Alcd_t *lcd, uint8_t HalfByte)
{
 800134e:	b480      	push	{r7}
 8001350:	b083      	sub	sp, #12
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	460b      	mov	r3, r1
 8001358:	70fb      	strb	r3, [r7, #3]
	lcd->Data_GPIO->ODR &= ~(0xf << lcd->Data_GPIO_Start_Pin);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	68da      	ldr	r2, [r3, #12]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7a1b      	ldrb	r3, [r3, #8]
 8001364:	4619      	mov	r1, r3
 8001366:	230f      	movs	r3, #15
 8001368:	408b      	lsls	r3, r1
 800136a:	43db      	mvns	r3, r3
 800136c:	4619      	mov	r1, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	400a      	ands	r2, r1
 8001374:	60da      	str	r2, [r3, #12]
	lcd->Data_GPIO->ODR |= HalfByte << lcd->Data_GPIO_Start_Pin;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	68da      	ldr	r2, [r3, #12]
 800137c:	78fb      	ldrb	r3, [r7, #3]
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	7a09      	ldrb	r1, [r1, #8]
 8001382:	408b      	lsls	r3, r1
 8001384:	4619      	mov	r1, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	430a      	orrs	r2, r1
 800138c:	60da      	str	r2, [r3, #12]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <RS_SET>:
/// @brief 1 for set and 0 for reset
static void RS_SET(Alcd_t *lcd, uint8_t R_S_Stat)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->RS_GPIO, lcd->RS_GPIO_Pin, R_S_Stat);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6958      	ldr	r0, [r3, #20]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	8b1b      	ldrh	r3, [r3, #24]
 80013ac:	78fa      	ldrb	r2, [r7, #3]
 80013ae:	4619      	mov	r1, r3
 80013b0:	f001 f8c8 	bl	8002544 <HAL_GPIO_WritePin>
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <EN_SET>:
/// @brief 1 for set and 0 for reset
static void EN_SET(Alcd_t *lcd, uint8_t EN_Stat)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	460b      	mov	r3, r1
 80013c6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->EN_GPIO, lcd->EN_GPIO_Pin, EN_Stat);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68d8      	ldr	r0, [r3, #12]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	8a1b      	ldrh	r3, [r3, #16]
 80013d0:	78fa      	ldrb	r2, [r7, #3]
 80013d2:	4619      	mov	r1, r3
 80013d4:	f001 f8b6 	bl	8002544 <HAL_GPIO_WritePin>
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <Alcd_Init_GPIO>:

static void Alcd_Init_GPIO(Alcd_t *lcd)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef G =
 80013e8:	f107 0308 	add.w	r3, r7, #8
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
	{ .Mode = GPIO_MODE_OUTPUT_PP, .Pin = lcd->RS_GPIO_Pin, .Speed = GPIO_SPEED_FREQ_LOW };
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	8b1b      	ldrh	r3, [r3, #24]
	GPIO_InitTypeDef G =
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	2301      	movs	r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	2302      	movs	r3, #2
 8001402:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(lcd->RS_GPIO, &G);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	695b      	ldr	r3, [r3, #20]
 8001408:	f107 0208 	add.w	r2, r7, #8
 800140c:	4611      	mov	r1, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f000 ff14 	bl	800223c <HAL_GPIO_Init>
	G.Pin = lcd->EN_GPIO_Pin;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	8a1b      	ldrh	r3, [r3, #16]
 8001418:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->EN_GPIO, &G);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	f107 0208 	add.w	r2, r7, #8
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f000 ff09 	bl	800223c <HAL_GPIO_Init>

	G.Pin = 0xf << lcd->Data_GPIO_Start_Pin;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	7a1b      	ldrb	r3, [r3, #8]
 800142e:	461a      	mov	r2, r3
 8001430:	230f      	movs	r3, #15
 8001432:	4093      	lsls	r3, r2
 8001434:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->Data_GPIO, &G);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f107 0208 	add.w	r2, r7, #8
 800143e:	4611      	mov	r1, r2
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fefb 	bl	800223c <HAL_GPIO_Init>
}
 8001446:	bf00      	nop
 8001448:	3718      	adds	r7, #24
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <Alcd_SendByte>:

/* User Functions  */
void Alcd_Display(Alcd_t *lcd, uint8_t ON_OFF);

static inline void Alcd_SendByte(Alcd_t *lcd, uint8_t CMD_Data, uint8_t value)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	460b      	mov	r3, r1
 8001458:	70fb      	strb	r3, [r7, #3]
 800145a:	4613      	mov	r3, r2
 800145c:	70bb      	strb	r3, [r7, #2]
	RS_SET(lcd, CMD_Data);
 800145e:	78fb      	ldrb	r3, [r7, #3]
 8001460:	4619      	mov	r1, r3
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ff98 	bl	8001398 <RS_SET>
	// send the higher 4 bits
	Write_HalfByte(lcd, value >> 4);
 8001468:	78bb      	ldrb	r3, [r7, #2]
 800146a:	091b      	lsrs	r3, r3, #4
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4619      	mov	r1, r3
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ff6c 	bl	800134e <Write_HalfByte>
	// pulse the enable pin
	PulseEn
 8001476:	2101      	movs	r1, #1
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff ff9f 	bl	80013bc <EN_SET>
 800147e:	200a      	movs	r0, #10
 8001480:	f7ff ff58 	bl	8001334 <usDelay>
 8001484:	2100      	movs	r1, #0
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff ff98 	bl	80013bc <EN_SET>
 800148c:	2064      	movs	r0, #100	@ 0x64
 800148e:	f7ff ff51 	bl	8001334 <usDelay>
	;
	Write_HalfByte(lcd, value);
 8001492:	78bb      	ldrb	r3, [r7, #2]
 8001494:	4619      	mov	r1, r3
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff ff59 	bl	800134e <Write_HalfByte>
	PulseEn
 800149c:	2101      	movs	r1, #1
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff ff8c 	bl	80013bc <EN_SET>
 80014a4:	200a      	movs	r0, #10
 80014a6:	f7ff ff45 	bl	8001334 <usDelay>
 80014aa:	2100      	movs	r1, #0
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff85 	bl	80013bc <EN_SET>
 80014b2:	2064      	movs	r0, #100	@ 0x64
 80014b4:	f7ff ff3e 	bl	8001334 <usDelay>
	;
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <Alcd_Init>:

void Alcd_Init(Alcd_t *lcd, uint8_t Lines, uint8_t Chars)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	70fb      	strb	r3, [r7, #3]
 80014cc:	4613      	mov	r3, r2
 80014ce:	70bb      	strb	r3, [r7, #2]
	//INitialize the delay function using the ARM core cycle counter
	DWT_Delay_Init();
 80014d0:	f7ff fedc 	bl	800128c <DWT_Delay_Init>
	Alcd_Init_GPIO(lcd);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff ff83 	bl	80013e0 <Alcd_Init_GPIO>
	uint8_t x;

	lcd->RowOffsets[0] = 0;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	769a      	strb	r2, [r3, #26]
	lcd->RowOffsets[1] = 0x40;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2240      	movs	r2, #64	@ 0x40
 80014e4:	76da      	strb	r2, [r3, #27]
	lcd->RowOffsets[2] = 0 + Chars;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	78ba      	ldrb	r2, [r7, #2]
 80014ea:	771a      	strb	r2, [r3, #28]
	lcd->RowOffsets[3] = 0x40 + Chars;
 80014ec:	78bb      	ldrb	r3, [r7, #2]
 80014ee:	3340      	adds	r3, #64	@ 0x40
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	775a      	strb	r2, [r3, #29]

	RS_SET(lcd, 0);
 80014f6:	2100      	movs	r1, #0
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff ff4d 	bl	8001398 <RS_SET>
	EN_SET(lcd, 0);
 80014fe:	2100      	movs	r1, #0
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ff5b 	bl	80013bc <EN_SET>
	usDelay(50000);
 8001506:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800150a:	f7ff ff13 	bl	8001334 <usDelay>

	// init display in 4-bit mode
	for (x = 0; x < 2; x++)
 800150e:	2300      	movs	r3, #0
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	e018      	b.n	8001546 <Alcd_Init+0x86>
	{
		Write_HalfByte(lcd, 0x03);
 8001514:	2103      	movs	r1, #3
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ff19 	bl	800134e <Write_HalfByte>
		PulseEn
 800151c:	2101      	movs	r1, #1
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ff4c 	bl	80013bc <EN_SET>
 8001524:	200a      	movs	r0, #10
 8001526:	f7ff ff05 	bl	8001334 <usDelay>
 800152a:	2100      	movs	r1, #0
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff ff45 	bl	80013bc <EN_SET>
 8001532:	2064      	movs	r0, #100	@ 0x64
 8001534:	f7ff fefe 	bl	8001334 <usDelay>
		;
		usDelay(4500);
 8001538:	f241 1094 	movw	r0, #4500	@ 0x1194
 800153c:	f7ff fefa 	bl	8001334 <usDelay>
	for (x = 0; x < 2; x++)
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	3301      	adds	r3, #1
 8001544:	73fb      	strb	r3, [r7, #15]
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d9e3      	bls.n	8001514 <Alcd_Init+0x54>
	}
	Write_HalfByte(lcd, 0x03);
 800154c:	2103      	movs	r1, #3
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff fefd 	bl	800134e <Write_HalfByte>
	PulseEn
 8001554:	2101      	movs	r1, #1
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ff30 	bl	80013bc <EN_SET>
 800155c:	200a      	movs	r0, #10
 800155e:	f7ff fee9 	bl	8001334 <usDelay>
 8001562:	2100      	movs	r1, #0
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff29 	bl	80013bc <EN_SET>
 800156a:	2064      	movs	r0, #100	@ 0x64
 800156c:	f7ff fee2 	bl	8001334 <usDelay>
	;
	usDelay(150);
 8001570:	2096      	movs	r0, #150	@ 0x96
 8001572:	f7ff fedf 	bl	8001334 <usDelay>
	Write_HalfByte(lcd, 0x02);
 8001576:	2102      	movs	r1, #2
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff fee8 	bl	800134e <Write_HalfByte>
	PulseEn
 800157e:	2101      	movs	r1, #1
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ff1b 	bl	80013bc <EN_SET>
 8001586:	200a      	movs	r0, #10
 8001588:	f7ff fed4 	bl	8001334 <usDelay>
 800158c:	2100      	movs	r1, #0
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff ff14 	bl	80013bc <EN_SET>
 8001594:	2064      	movs	r0, #100	@ 0x64
 8001596:	f7ff fecd 	bl	8001334 <usDelay>
	;

	// finally, set # lines, font size, etc.
	SendByte(0, LCD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS);
 800159a:	2228      	movs	r2, #40	@ 0x28
 800159c:	2100      	movs	r1, #0
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7ff ff55 	bl	800144e <Alcd_SendByte>

	// turn the display on with no cursor or blinking default
	// lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;

	// turn on the display
	Alcd_Display_Control(lcd, 1, 0, 0);
 80015a4:	2300      	movs	r3, #0
 80015a6:	2200      	movs	r2, #0
 80015a8:	2101      	movs	r1, #1
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f000 f86d 	bl	800168a <Alcd_Display_Control>
	Alcd_Clear(lcd);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f000 f859 	bl	8001668 <Alcd_Clear>
}
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <Alcd_CursorAt>:

void Alcd_CursorAt(Alcd_t *lcd, uint8_t Row, uint8_t Col)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
 80015c6:	460b      	mov	r3, r1
 80015c8:	70fb      	strb	r3, [r7, #3]
 80015ca:	4613      	mov	r3, r2
 80015cc:	70bb      	strb	r3, [r7, #2]
	SendByte(0, LCD_SETDDRAMADDR | (Col + lcd->RowOffsets[Row]));
 80015ce:	78fb      	ldrb	r3, [r7, #3]
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	4413      	add	r3, r2
 80015d4:	7e9a      	ldrb	r2, [r3, #26]
 80015d6:	78bb      	ldrb	r3, [r7, #2]
 80015d8:	4413      	add	r3, r2
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	461a      	mov	r2, r3
 80015e8:	2100      	movs	r1, #0
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ff2f 	bl	800144e <Alcd_SendByte>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <Alcd_Put_n>:

void Alcd_Put_n(Alcd_t *lcd, char *text, uint8_t len)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	4613      	mov	r3, r2
 8001604:	71fb      	strb	r3, [r7, #7]
	for (uint8_t x = 0; x < len; x++)
 8001606:	2300      	movs	r3, #0
 8001608:	75fb      	strb	r3, [r7, #23]
 800160a:	e00b      	b.n	8001624 <Alcd_Put_n+0x2c>
	{
		SendByte(1, *(text++));
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	2101      	movs	r1, #1
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f7ff ff18 	bl	800144e <Alcd_SendByte>
	for (uint8_t x = 0; x < len; x++)
 800161e:	7dfb      	ldrb	r3, [r7, #23]
 8001620:	3301      	adds	r3, #1
 8001622:	75fb      	strb	r3, [r7, #23]
 8001624:	7dfa      	ldrb	r2, [r7, #23]
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	429a      	cmp	r2, r3
 800162a:	d3ef      	bcc.n	800160c <Alcd_Put_n+0x14>
	}
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <Alcd_PutAt_n>:

void Alcd_PutAt_n(Alcd_t *lcd, uint8_t Row, uint8_t Col, char *text, uint8_t len)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b084      	sub	sp, #16
 800163a:	af00      	add	r7, sp, #0
 800163c:	60f8      	str	r0, [r7, #12]
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	72fb      	strb	r3, [r7, #11]
 8001644:	4613      	mov	r3, r2
 8001646:	72bb      	strb	r3, [r7, #10]
	Alcd_CursorAt(lcd, Row, Col);
 8001648:	7aba      	ldrb	r2, [r7, #10]
 800164a:	7afb      	ldrb	r3, [r7, #11]
 800164c:	4619      	mov	r1, r3
 800164e:	68f8      	ldr	r0, [r7, #12]
 8001650:	f7ff ffb5 	bl	80015be <Alcd_CursorAt>
	Alcd_Put_n(lcd, text, len);
 8001654:	7e3b      	ldrb	r3, [r7, #24]
 8001656:	461a      	mov	r2, r3
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff ffcc 	bl	80015f8 <Alcd_Put_n>
}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <Alcd_Clear>:
	SendByte(0, LCD_RETURNHOME);
	usDelay(2000);
}

void Alcd_Clear(Alcd_t *lcd)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	SendByte(0, LCD_CLEARDISPLAY);
 8001670:	2201      	movs	r2, #1
 8001672:	2100      	movs	r1, #0
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff feea 	bl	800144e <Alcd_SendByte>
	usDelay(2000);
 800167a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800167e:	f7ff fe59 	bl	8001334 <usDelay>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <Alcd_Display_Control>:

void Alcd_Display_Control(Alcd_t *lcd, uint8_t ON_OFF, uint8_t CUR_ON_OFF, uint8_t BLINK_ON_OFF)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	4608      	mov	r0, r1
 8001694:	4611      	mov	r1, r2
 8001696:	461a      	mov	r2, r3
 8001698:	4603      	mov	r3, r0
 800169a:	70fb      	strb	r3, [r7, #3]
 800169c:	460b      	mov	r3, r1
 800169e:	70bb      	strb	r3, [r7, #2]
 80016a0:	4613      	mov	r3, r2
 80016a2:	707b      	strb	r3, [r7, #1]
	lcd->_displaycontrol = 0;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	779a      	strb	r2, [r3, #30]
	if (ON_OFF)
 80016aa:	78fb      	ldrb	r3, [r7, #3]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d006      	beq.n	80016be <Alcd_Display_Control+0x34>
	{
		lcd->_displaycontrol |= LCD_DISPLAYON;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7f9b      	ldrb	r3, [r3, #30]
 80016b4:	f043 0304 	orr.w	r3, r3, #4
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	779a      	strb	r2, [r3, #30]
	}
	if (CUR_ON_OFF)
 80016be:	78bb      	ldrb	r3, [r7, #2]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d006      	beq.n	80016d2 <Alcd_Display_Control+0x48>
	{
		lcd->_displaycontrol |= LCD_CURSORON;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7f9b      	ldrb	r3, [r3, #30]
 80016c8:	f043 0302 	orr.w	r3, r3, #2
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	779a      	strb	r2, [r3, #30]
	}
	if (BLINK_ON_OFF)
 80016d2:	787b      	ldrb	r3, [r7, #1]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d006      	beq.n	80016e6 <Alcd_Display_Control+0x5c>
	{
		lcd->_displaycontrol |= LCD_BLINKON;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	7f9b      	ldrb	r3, [r3, #30]
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	779a      	strb	r2, [r3, #30]
	}
	lcd->_displaycontrol |= LCD_DISPLAYON;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	7f9b      	ldrb	r3, [r3, #30]
 80016ea:	f043 0304 	orr.w	r3, r3, #4
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	779a      	strb	r2, [r3, #30]
	SendByte(0, LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7f9b      	ldrb	r3, [r3, #30]
 80016f8:	f043 0308 	orr.w	r3, r3, #8
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	461a      	mov	r2, r3
 8001700:	2100      	movs	r1, #0
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff fea3 	bl	800144e <Alcd_SendByte>
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <HAL_Init+0x28>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a07      	ldr	r2, [pc, #28]	@ (8001738 <HAL_Init+0x28>)
 800171a:	f043 0310 	orr.w	r3, r3, #16
 800171e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001720:	2003      	movs	r0, #3
 8001722:	f000 fd57 	bl	80021d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001726:	200f      	movs	r0, #15
 8001728:	f000 f808 	bl	800173c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800172c:	f7ff fc4e 	bl	8000fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40022000 	.word	0x40022000

0800173c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_InitTick+0x54>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HAL_InitTick+0x58>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4619      	mov	r1, r3
 800174e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001752:	fbb3 f3f1 	udiv	r3, r3, r1
 8001756:	fbb2 f3f3 	udiv	r3, r2, r3
 800175a:	4618      	mov	r0, r3
 800175c:	f000 fd61 	bl	8002222 <HAL_SYSTICK_Config>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e00e      	b.n	8001788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b0f      	cmp	r3, #15
 800176e:	d80a      	bhi.n	8001786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001770:	2200      	movs	r2, #0
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	f04f 30ff 	mov.w	r0, #4294967295
 8001778:	f000 fd37 	bl	80021ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800177c:	4a06      	ldr	r2, [pc, #24]	@ (8001798 <HAL_InitTick+0x5c>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	e000      	b.n	8001788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000020 	.word	0x20000020
 8001794:	20000028 	.word	0x20000028
 8001798:	20000024 	.word	0x20000024

0800179c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a0:	4b05      	ldr	r3, [pc, #20]	@ (80017b8 <HAL_IncTick+0x1c>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b05      	ldr	r3, [pc, #20]	@ (80017bc <HAL_IncTick+0x20>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a03      	ldr	r2, [pc, #12]	@ (80017bc <HAL_IncTick+0x20>)
 80017ae:	6013      	str	r3, [r2, #0]
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr
 80017b8:	20000028 	.word	0x20000028
 80017bc:	20000134 	.word	0x20000134

080017c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return uwTick;
 80017c4:	4b02      	ldr	r3, [pc, #8]	@ (80017d0 <HAL_GetTick+0x10>)
 80017c6:	681b      	ldr	r3, [r3, #0]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr
 80017d0:	20000134 	.word	0x20000134

080017d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017dc:	f7ff fff0 	bl	80017c0 <HAL_GetTick>
 80017e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ec:	d005      	beq.n	80017fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <HAL_Delay+0x44>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	461a      	mov	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4413      	add	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017fa:	bf00      	nop
 80017fc:	f7ff ffe0 	bl	80017c0 <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	429a      	cmp	r2, r3
 800180a:	d8f7      	bhi.n	80017fc <HAL_Delay+0x28>
  {
  }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000028 	.word	0x20000028

0800181c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001824:	2300      	movs	r3, #0
 8001826:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e0be      	b.n	80019bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001848:	2b00      	cmp	r3, #0
 800184a:	d109      	bne.n	8001860 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff fbe8 	bl	8001030 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f000 fbc5 	bl	8001ff0 <ADC_ConversionStop_Disable>
 8001866:	4603      	mov	r3, r0
 8001868:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186e:	f003 0310 	and.w	r3, r3, #16
 8001872:	2b00      	cmp	r3, #0
 8001874:	f040 8099 	bne.w	80019aa <HAL_ADC_Init+0x18e>
 8001878:	7dfb      	ldrb	r3, [r7, #23]
 800187a:	2b00      	cmp	r3, #0
 800187c:	f040 8095 	bne.w	80019aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001884:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001888:	f023 0302 	bic.w	r3, r3, #2
 800188c:	f043 0202 	orr.w	r2, r3, #2
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800189c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	7b1b      	ldrb	r3, [r3, #12]
 80018a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018b4:	d003      	beq.n	80018be <HAL_ADC_Init+0xa2>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d102      	bne.n	80018c4 <HAL_ADC_Init+0xa8>
 80018be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018c2:	e000      	b.n	80018c6 <HAL_ADC_Init+0xaa>
 80018c4:	2300      	movs	r3, #0
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	7d1b      	ldrb	r3, [r3, #20]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d119      	bne.n	8001908 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	7b1b      	ldrb	r3, [r3, #12]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d109      	bne.n	80018f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	3b01      	subs	r3, #1
 80018e2:	035a      	lsls	r2, r3, #13
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	e00b      	b.n	8001908 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f4:	f043 0220 	orr.w	r2, r3, #32
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001900:	f043 0201 	orr.w	r2, r3, #1
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	430a      	orrs	r2, r1
 800191a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	4b28      	ldr	r3, [pc, #160]	@ (80019c4 <HAL_ADC_Init+0x1a8>)
 8001924:	4013      	ands	r3, r2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6812      	ldr	r2, [r2, #0]
 800192a:	68b9      	ldr	r1, [r7, #8]
 800192c:	430b      	orrs	r3, r1
 800192e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001938:	d003      	beq.n	8001942 <HAL_ADC_Init+0x126>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d104      	bne.n	800194c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	3b01      	subs	r3, #1
 8001948:	051b      	lsls	r3, r3, #20
 800194a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001952:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	430a      	orrs	r2, r1
 800195e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <HAL_ADC_Init+0x1ac>)
 8001968:	4013      	ands	r3, r2
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	429a      	cmp	r2, r3
 800196e:	d10b      	bne.n	8001988 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197a:	f023 0303 	bic.w	r3, r3, #3
 800197e:	f043 0201 	orr.w	r2, r3, #1
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001986:	e018      	b.n	80019ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800198c:	f023 0312 	bic.w	r3, r3, #18
 8001990:	f043 0210 	orr.w	r2, r3, #16
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199c:	f043 0201 	orr.w	r2, r3, #1
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019a8:	e007      	b.n	80019ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ae:	f043 0210 	orr.w	r2, r3, #16
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	ffe1f7fd 	.word	0xffe1f7fd
 80019c8:	ff1f0efe 	.word	0xff1f0efe

080019cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019d4:	2300      	movs	r3, #0
 80019d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d101      	bne.n	80019e6 <HAL_ADC_Start+0x1a>
 80019e2:	2302      	movs	r3, #2
 80019e4:	e098      	b.n	8001b18 <HAL_ADC_Start+0x14c>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 faa4 	bl	8001f3c <ADC_Enable>
 80019f4:	4603      	mov	r3, r0
 80019f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f040 8087 	bne.w	8001b0e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a08:	f023 0301 	bic.w	r3, r3, #1
 8001a0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a41      	ldr	r2, [pc, #260]	@ (8001b20 <HAL_ADC_Start+0x154>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d105      	bne.n	8001a2a <HAL_ADC_Start+0x5e>
 8001a1e:	4b41      	ldr	r3, [pc, #260]	@ (8001b24 <HAL_ADC_Start+0x158>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d115      	bne.n	8001a56 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d026      	beq.n	8001a92 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a4c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a54:	e01d      	b.n	8001a92 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a2f      	ldr	r2, [pc, #188]	@ (8001b24 <HAL_ADC_Start+0x158>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d004      	beq.n	8001a76 <HAL_ADC_Start+0xaa>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a2b      	ldr	r2, [pc, #172]	@ (8001b20 <HAL_ADC_Start+0x154>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d10d      	bne.n	8001a92 <HAL_ADC_Start+0xc6>
 8001a76:	4b2b      	ldr	r3, [pc, #172]	@ (8001b24 <HAL_ADC_Start+0x158>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d007      	beq.n	8001a92 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a8a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d006      	beq.n	8001aac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa2:	f023 0206 	bic.w	r2, r3, #6
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001aaa:	e002      	b.n	8001ab2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f06f 0202 	mvn.w	r2, #2
 8001ac2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001ace:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001ad2:	d113      	bne.n	8001afc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ad8:	4a11      	ldr	r2, [pc, #68]	@ (8001b20 <HAL_ADC_Start+0x154>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d105      	bne.n	8001aea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ade:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <HAL_ADC_Start+0x158>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d108      	bne.n	8001afc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	e00c      	b.n	8001b16 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	e003      	b.n	8001b16 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40012800 	.word	0x40012800
 8001b24:	40012400 	.word	0x40012400

08001b28 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001b3e:	f7ff fe3f 	bl	80017c0 <HAL_GetTick>
 8001b42:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00b      	beq.n	8001b6a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b56:	f043 0220 	orr.w	r2, r3, #32
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e0d3      	b.n	8001d12 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d131      	bne.n	8001bdc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d12a      	bne.n	8001bdc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b86:	e021      	b.n	8001bcc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b8e:	d01d      	beq.n	8001bcc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d007      	beq.n	8001ba6 <HAL_ADC_PollForConversion+0x7e>
 8001b96:	f7ff fe13 	bl	80017c0 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d212      	bcs.n	8001bcc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d10b      	bne.n	8001bcc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb8:	f043 0204 	orr.w	r2, r3, #4
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e0a2      	b.n	8001d12 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0d6      	beq.n	8001b88 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001bda:	e070      	b.n	8001cbe <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001bdc:	4b4f      	ldr	r3, [pc, #316]	@ (8001d1c <HAL_ADC_PollForConversion+0x1f4>)
 8001bde:	681c      	ldr	r4, [r3, #0]
 8001be0:	2002      	movs	r0, #2
 8001be2:	f001 f979 	bl	8002ed8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001be6:	4603      	mov	r3, r0
 8001be8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6919      	ldr	r1, [r3, #16]
 8001bf2:	4b4b      	ldr	r3, [pc, #300]	@ (8001d20 <HAL_ADC_PollForConversion+0x1f8>)
 8001bf4:	400b      	ands	r3, r1
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d118      	bne.n	8001c2c <HAL_ADC_PollForConversion+0x104>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68d9      	ldr	r1, [r3, #12]
 8001c00:	4b48      	ldr	r3, [pc, #288]	@ (8001d24 <HAL_ADC_PollForConversion+0x1fc>)
 8001c02:	400b      	ands	r3, r1
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d111      	bne.n	8001c2c <HAL_ADC_PollForConversion+0x104>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6919      	ldr	r1, [r3, #16]
 8001c0e:	4b46      	ldr	r3, [pc, #280]	@ (8001d28 <HAL_ADC_PollForConversion+0x200>)
 8001c10:	400b      	ands	r3, r1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d108      	bne.n	8001c28 <HAL_ADC_PollForConversion+0x100>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68d9      	ldr	r1, [r3, #12]
 8001c1c:	4b43      	ldr	r3, [pc, #268]	@ (8001d2c <HAL_ADC_PollForConversion+0x204>)
 8001c1e:	400b      	ands	r3, r1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <HAL_ADC_PollForConversion+0x100>
 8001c24:	2314      	movs	r3, #20
 8001c26:	e020      	b.n	8001c6a <HAL_ADC_PollForConversion+0x142>
 8001c28:	2329      	movs	r3, #41	@ 0x29
 8001c2a:	e01e      	b.n	8001c6a <HAL_ADC_PollForConversion+0x142>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6919      	ldr	r1, [r3, #16]
 8001c32:	4b3d      	ldr	r3, [pc, #244]	@ (8001d28 <HAL_ADC_PollForConversion+0x200>)
 8001c34:	400b      	ands	r3, r1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d106      	bne.n	8001c48 <HAL_ADC_PollForConversion+0x120>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68d9      	ldr	r1, [r3, #12]
 8001c40:	4b3a      	ldr	r3, [pc, #232]	@ (8001d2c <HAL_ADC_PollForConversion+0x204>)
 8001c42:	400b      	ands	r3, r1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00d      	beq.n	8001c64 <HAL_ADC_PollForConversion+0x13c>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6919      	ldr	r1, [r3, #16]
 8001c4e:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <HAL_ADC_PollForConversion+0x208>)
 8001c50:	400b      	ands	r3, r1
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d108      	bne.n	8001c68 <HAL_ADC_PollForConversion+0x140>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68d9      	ldr	r1, [r3, #12]
 8001c5c:	4b34      	ldr	r3, [pc, #208]	@ (8001d30 <HAL_ADC_PollForConversion+0x208>)
 8001c5e:	400b      	ands	r3, r1
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_ADC_PollForConversion+0x140>
 8001c64:	2354      	movs	r3, #84	@ 0x54
 8001c66:	e000      	b.n	8001c6a <HAL_ADC_PollForConversion+0x142>
 8001c68:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001c6a:	fb02 f303 	mul.w	r3, r2, r3
 8001c6e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c70:	e021      	b.n	8001cb6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c78:	d01a      	beq.n	8001cb0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d007      	beq.n	8001c90 <HAL_ADC_PollForConversion+0x168>
 8001c80:	f7ff fd9e 	bl	80017c0 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d20f      	bcs.n	8001cb0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d90b      	bls.n	8001cb0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c9c:	f043 0204 	orr.w	r2, r3, #4
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e030      	b.n	8001d12 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d8d9      	bhi.n	8001c72 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f06f 0212 	mvn.w	r2, #18
 8001cc6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ccc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001cde:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001ce2:	d115      	bne.n	8001d10 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d111      	bne.n	8001d10 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d105      	bne.n	8001d10 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d08:	f043 0201 	orr.w	r2, r3, #1
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	371c      	adds	r7, #28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd90      	pop	{r4, r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000020 	.word	0x20000020
 8001d20:	24924924 	.word	0x24924924
 8001d24:	00924924 	.word	0x00924924
 8001d28:	12492492 	.word	0x12492492
 8001d2c:	00492492 	.word	0x00492492
 8001d30:	00249249 	.word	0x00249249

08001d34 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d56:	2300      	movs	r3, #0
 8001d58:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d101      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x20>
 8001d68:	2302      	movs	r3, #2
 8001d6a:	e0dc      	b.n	8001f26 <HAL_ADC_ConfigChannel+0x1da>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2b06      	cmp	r3, #6
 8001d7a:	d81c      	bhi.n	8001db6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	4613      	mov	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3b05      	subs	r3, #5
 8001d8e:	221f      	movs	r2, #31
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	4019      	ands	r1, r3
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	6818      	ldr	r0, [r3, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	4613      	mov	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	3b05      	subs	r3, #5
 8001da8:	fa00 f203 	lsl.w	r2, r0, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	430a      	orrs	r2, r1
 8001db2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001db4:	e03c      	b.n	8001e30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2b0c      	cmp	r3, #12
 8001dbc:	d81c      	bhi.n	8001df8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	3b23      	subs	r3, #35	@ 0x23
 8001dd0:	221f      	movs	r2, #31
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	4019      	ands	r1, r3
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	6818      	ldr	r0, [r3, #0]
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	3b23      	subs	r3, #35	@ 0x23
 8001dea:	fa00 f203 	lsl.w	r2, r0, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001df6:	e01b      	b.n	8001e30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	3b41      	subs	r3, #65	@ 0x41
 8001e0a:	221f      	movs	r2, #31
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	4019      	ands	r1, r3
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	4413      	add	r3, r2
 8001e22:	3b41      	subs	r3, #65	@ 0x41
 8001e24:	fa00 f203 	lsl.w	r2, r0, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b09      	cmp	r3, #9
 8001e36:	d91c      	bls.n	8001e72 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68d9      	ldr	r1, [r3, #12]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	4613      	mov	r3, r2
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4413      	add	r3, r2
 8001e48:	3b1e      	subs	r3, #30
 8001e4a:	2207      	movs	r2, #7
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	4019      	ands	r1, r3
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	6898      	ldr	r0, [r3, #8]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	3b1e      	subs	r3, #30
 8001e64:	fa00 f203 	lsl.w	r2, r0, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	60da      	str	r2, [r3, #12]
 8001e70:	e019      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	6919      	ldr	r1, [r3, #16]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4413      	add	r3, r2
 8001e82:	2207      	movs	r2, #7
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	4019      	ands	r1, r3
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	6898      	ldr	r0, [r3, #8]
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4613      	mov	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4413      	add	r3, r2
 8001e9a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2b10      	cmp	r3, #16
 8001eac:	d003      	beq.n	8001eb6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001eb2:	2b11      	cmp	r3, #17
 8001eb4:	d132      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1d      	ldr	r2, [pc, #116]	@ (8001f30 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d125      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d126      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001edc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2b10      	cmp	r3, #16
 8001ee4:	d11a      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ee6:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <HAL_ADC_ConfigChannel+0x1e8>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a13      	ldr	r2, [pc, #76]	@ (8001f38 <HAL_ADC_ConfigChannel+0x1ec>)
 8001eec:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef0:	0c9a      	lsrs	r2, r3, #18
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	4413      	add	r3, r2
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001efc:	e002      	b.n	8001f04 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	3b01      	subs	r3, #1
 8001f02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f9      	bne.n	8001efe <HAL_ADC_ConfigChannel+0x1b2>
 8001f0a:	e007      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f10:	f043 0220 	orr.w	r2, r3, #32
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr
 8001f30:	40012400 	.word	0x40012400
 8001f34:	20000020 	.word	0x20000020
 8001f38:	431bde83 	.word	0x431bde83

08001f3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d040      	beq.n	8001fdc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f042 0201 	orr.w	r2, r2, #1
 8001f68:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe8 <ADC_Enable+0xac>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001fec <ADC_Enable+0xb0>)
 8001f70:	fba2 2303 	umull	r2, r3, r2, r3
 8001f74:	0c9b      	lsrs	r3, r3, #18
 8001f76:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f78:	e002      	b.n	8001f80 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f9      	bne.n	8001f7a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f86:	f7ff fc1b 	bl	80017c0 <HAL_GetTick>
 8001f8a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f8c:	e01f      	b.n	8001fce <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f8e:	f7ff fc17 	bl	80017c0 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d918      	bls.n	8001fce <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d011      	beq.n	8001fce <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fae:	f043 0210 	orr.w	r2, r3, #16
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fba:	f043 0201 	orr.w	r2, r3, #1
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e007      	b.n	8001fde <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d1d8      	bne.n	8001f8e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000020 	.word	0x20000020
 8001fec:	431bde83 	.word	0x431bde83

08001ff0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b01      	cmp	r3, #1
 8002008:	d12e      	bne.n	8002068 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689a      	ldr	r2, [r3, #8]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 0201 	bic.w	r2, r2, #1
 8002018:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800201a:	f7ff fbd1 	bl	80017c0 <HAL_GetTick>
 800201e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002020:	e01b      	b.n	800205a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002022:	f7ff fbcd 	bl	80017c0 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d914      	bls.n	800205a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b01      	cmp	r3, #1
 800203c:	d10d      	bne.n	800205a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002042:	f043 0210 	orr.w	r2, r3, #16
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204e:	f043 0201 	orr.w	r2, r3, #1
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e007      	b.n	800206a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b01      	cmp	r3, #1
 8002066:	d0dc      	beq.n	8002022 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002084:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208a:	68ba      	ldr	r2, [r7, #8]
 800208c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002090:	4013      	ands	r3, r2
 8002092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800209c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020a6:	4a04      	ldr	r2, [pc, #16]	@ (80020b8 <__NVIC_SetPriorityGrouping+0x44>)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	60d3      	str	r3, [r2, #12]
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c0:	4b04      	ldr	r3, [pc, #16]	@ (80020d4 <__NVIC_GetPriorityGrouping+0x18>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	0a1b      	lsrs	r3, r3, #8
 80020c6:	f003 0307 	and.w	r3, r3, #7
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	6039      	str	r1, [r7, #0]
 80020e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	db0a      	blt.n	8002102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	490c      	ldr	r1, [pc, #48]	@ (8002124 <__NVIC_SetPriority+0x4c>)
 80020f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f6:	0112      	lsls	r2, r2, #4
 80020f8:	b2d2      	uxtb	r2, r2
 80020fa:	440b      	add	r3, r1
 80020fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002100:	e00a      	b.n	8002118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	b2da      	uxtb	r2, r3
 8002106:	4908      	ldr	r1, [pc, #32]	@ (8002128 <__NVIC_SetPriority+0x50>)
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	3b04      	subs	r3, #4
 8002110:	0112      	lsls	r2, r2, #4
 8002112:	b2d2      	uxtb	r2, r2
 8002114:	440b      	add	r3, r1
 8002116:	761a      	strb	r2, [r3, #24]
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000e100 	.word	0xe000e100
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800212c:	b480      	push	{r7}
 800212e:	b089      	sub	sp, #36	@ 0x24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f1c3 0307 	rsb	r3, r3, #7
 8002146:	2b04      	cmp	r3, #4
 8002148:	bf28      	it	cs
 800214a:	2304      	movcs	r3, #4
 800214c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	3304      	adds	r3, #4
 8002152:	2b06      	cmp	r3, #6
 8002154:	d902      	bls.n	800215c <NVIC_EncodePriority+0x30>
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3b03      	subs	r3, #3
 800215a:	e000      	b.n	800215e <NVIC_EncodePriority+0x32>
 800215c:	2300      	movs	r3, #0
 800215e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002160:	f04f 32ff 	mov.w	r2, #4294967295
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	43da      	mvns	r2, r3
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	401a      	ands	r2, r3
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002174:	f04f 31ff 	mov.w	r1, #4294967295
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	fa01 f303 	lsl.w	r3, r1, r3
 800217e:	43d9      	mvns	r1, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002184:	4313      	orrs	r3, r2
         );
}
 8002186:	4618      	mov	r0, r3
 8002188:	3724      	adds	r7, #36	@ 0x24
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr

08002190 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3b01      	subs	r3, #1
 800219c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021a0:	d301      	bcc.n	80021a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021a2:	2301      	movs	r3, #1
 80021a4:	e00f      	b.n	80021c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021a6:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <SysTick_Config+0x40>)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ae:	210f      	movs	r1, #15
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	f7ff ff90 	bl	80020d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021b8:	4b05      	ldr	r3, [pc, #20]	@ (80021d0 <SysTick_Config+0x40>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021be:	4b04      	ldr	r3, [pc, #16]	@ (80021d0 <SysTick_Config+0x40>)
 80021c0:	2207      	movs	r2, #7
 80021c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	e000e010 	.word	0xe000e010

080021d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ff49 	bl	8002074 <__NVIC_SetPriorityGrouping>
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b086      	sub	sp, #24
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	60b9      	str	r1, [r7, #8]
 80021f4:	607a      	str	r2, [r7, #4]
 80021f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021fc:	f7ff ff5e 	bl	80020bc <__NVIC_GetPriorityGrouping>
 8002200:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	68b9      	ldr	r1, [r7, #8]
 8002206:	6978      	ldr	r0, [r7, #20]
 8002208:	f7ff ff90 	bl	800212c <NVIC_EncodePriority>
 800220c:	4602      	mov	r2, r0
 800220e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff5f 	bl	80020d8 <__NVIC_SetPriority>
}
 800221a:	bf00      	nop
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff ffb0 	bl	8002190 <SysTick_Config>
 8002230:	4603      	mov	r3, r0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800223c:	b480      	push	{r7}
 800223e:	b08b      	sub	sp, #44	@ 0x2c
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002246:	2300      	movs	r3, #0
 8002248:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800224a:	2300      	movs	r3, #0
 800224c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800224e:	e169      	b.n	8002524 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002250:	2201      	movs	r2, #1
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	69fa      	ldr	r2, [r7, #28]
 8002260:	4013      	ands	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	429a      	cmp	r2, r3
 800226a:	f040 8158 	bne.w	800251e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	4a9a      	ldr	r2, [pc, #616]	@ (80024dc <HAL_GPIO_Init+0x2a0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d05e      	beq.n	8002336 <HAL_GPIO_Init+0xfa>
 8002278:	4a98      	ldr	r2, [pc, #608]	@ (80024dc <HAL_GPIO_Init+0x2a0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d875      	bhi.n	800236a <HAL_GPIO_Init+0x12e>
 800227e:	4a98      	ldr	r2, [pc, #608]	@ (80024e0 <HAL_GPIO_Init+0x2a4>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d058      	beq.n	8002336 <HAL_GPIO_Init+0xfa>
 8002284:	4a96      	ldr	r2, [pc, #600]	@ (80024e0 <HAL_GPIO_Init+0x2a4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d86f      	bhi.n	800236a <HAL_GPIO_Init+0x12e>
 800228a:	4a96      	ldr	r2, [pc, #600]	@ (80024e4 <HAL_GPIO_Init+0x2a8>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d052      	beq.n	8002336 <HAL_GPIO_Init+0xfa>
 8002290:	4a94      	ldr	r2, [pc, #592]	@ (80024e4 <HAL_GPIO_Init+0x2a8>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d869      	bhi.n	800236a <HAL_GPIO_Init+0x12e>
 8002296:	4a94      	ldr	r2, [pc, #592]	@ (80024e8 <HAL_GPIO_Init+0x2ac>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d04c      	beq.n	8002336 <HAL_GPIO_Init+0xfa>
 800229c:	4a92      	ldr	r2, [pc, #584]	@ (80024e8 <HAL_GPIO_Init+0x2ac>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d863      	bhi.n	800236a <HAL_GPIO_Init+0x12e>
 80022a2:	4a92      	ldr	r2, [pc, #584]	@ (80024ec <HAL_GPIO_Init+0x2b0>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d046      	beq.n	8002336 <HAL_GPIO_Init+0xfa>
 80022a8:	4a90      	ldr	r2, [pc, #576]	@ (80024ec <HAL_GPIO_Init+0x2b0>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d85d      	bhi.n	800236a <HAL_GPIO_Init+0x12e>
 80022ae:	2b12      	cmp	r3, #18
 80022b0:	d82a      	bhi.n	8002308 <HAL_GPIO_Init+0xcc>
 80022b2:	2b12      	cmp	r3, #18
 80022b4:	d859      	bhi.n	800236a <HAL_GPIO_Init+0x12e>
 80022b6:	a201      	add	r2, pc, #4	@ (adr r2, 80022bc <HAL_GPIO_Init+0x80>)
 80022b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022bc:	08002337 	.word	0x08002337
 80022c0:	08002311 	.word	0x08002311
 80022c4:	08002323 	.word	0x08002323
 80022c8:	08002365 	.word	0x08002365
 80022cc:	0800236b 	.word	0x0800236b
 80022d0:	0800236b 	.word	0x0800236b
 80022d4:	0800236b 	.word	0x0800236b
 80022d8:	0800236b 	.word	0x0800236b
 80022dc:	0800236b 	.word	0x0800236b
 80022e0:	0800236b 	.word	0x0800236b
 80022e4:	0800236b 	.word	0x0800236b
 80022e8:	0800236b 	.word	0x0800236b
 80022ec:	0800236b 	.word	0x0800236b
 80022f0:	0800236b 	.word	0x0800236b
 80022f4:	0800236b 	.word	0x0800236b
 80022f8:	0800236b 	.word	0x0800236b
 80022fc:	0800236b 	.word	0x0800236b
 8002300:	08002319 	.word	0x08002319
 8002304:	0800232d 	.word	0x0800232d
 8002308:	4a79      	ldr	r2, [pc, #484]	@ (80024f0 <HAL_GPIO_Init+0x2b4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d013      	beq.n	8002336 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800230e:	e02c      	b.n	800236a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	623b      	str	r3, [r7, #32]
          break;
 8002316:	e029      	b.n	800236c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	3304      	adds	r3, #4
 800231e:	623b      	str	r3, [r7, #32]
          break;
 8002320:	e024      	b.n	800236c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	3308      	adds	r3, #8
 8002328:	623b      	str	r3, [r7, #32]
          break;
 800232a:	e01f      	b.n	800236c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	330c      	adds	r3, #12
 8002332:	623b      	str	r3, [r7, #32]
          break;
 8002334:	e01a      	b.n	800236c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800233e:	2304      	movs	r3, #4
 8002340:	623b      	str	r3, [r7, #32]
          break;
 8002342:	e013      	b.n	800236c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d105      	bne.n	8002358 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800234c:	2308      	movs	r3, #8
 800234e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69fa      	ldr	r2, [r7, #28]
 8002354:	611a      	str	r2, [r3, #16]
          break;
 8002356:	e009      	b.n	800236c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002358:	2308      	movs	r3, #8
 800235a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69fa      	ldr	r2, [r7, #28]
 8002360:	615a      	str	r2, [r3, #20]
          break;
 8002362:	e003      	b.n	800236c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002364:	2300      	movs	r3, #0
 8002366:	623b      	str	r3, [r7, #32]
          break;
 8002368:	e000      	b.n	800236c <HAL_GPIO_Init+0x130>
          break;
 800236a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	2bff      	cmp	r3, #255	@ 0xff
 8002370:	d801      	bhi.n	8002376 <HAL_GPIO_Init+0x13a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	e001      	b.n	800237a <HAL_GPIO_Init+0x13e>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3304      	adds	r3, #4
 800237a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	2bff      	cmp	r3, #255	@ 0xff
 8002380:	d802      	bhi.n	8002388 <HAL_GPIO_Init+0x14c>
 8002382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	e002      	b.n	800238e <HAL_GPIO_Init+0x152>
 8002388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238a:	3b08      	subs	r3, #8
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	210f      	movs	r1, #15
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	fa01 f303 	lsl.w	r3, r1, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	401a      	ands	r2, r3
 80023a0:	6a39      	ldr	r1, [r7, #32]
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	431a      	orrs	r2, r3
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 80b1 	beq.w	800251e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023bc:	4b4d      	ldr	r3, [pc, #308]	@ (80024f4 <HAL_GPIO_Init+0x2b8>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	4a4c      	ldr	r2, [pc, #304]	@ (80024f4 <HAL_GPIO_Init+0x2b8>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6193      	str	r3, [r2, #24]
 80023c8:	4b4a      	ldr	r3, [pc, #296]	@ (80024f4 <HAL_GPIO_Init+0x2b8>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023d4:	4a48      	ldr	r2, [pc, #288]	@ (80024f8 <HAL_GPIO_Init+0x2bc>)
 80023d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d8:	089b      	lsrs	r3, r3, #2
 80023da:	3302      	adds	r3, #2
 80023dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	f003 0303 	and.w	r3, r3, #3
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	220f      	movs	r2, #15
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4013      	ands	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a40      	ldr	r2, [pc, #256]	@ (80024fc <HAL_GPIO_Init+0x2c0>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d013      	beq.n	8002428 <HAL_GPIO_Init+0x1ec>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a3f      	ldr	r2, [pc, #252]	@ (8002500 <HAL_GPIO_Init+0x2c4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d00d      	beq.n	8002424 <HAL_GPIO_Init+0x1e8>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a3e      	ldr	r2, [pc, #248]	@ (8002504 <HAL_GPIO_Init+0x2c8>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d007      	beq.n	8002420 <HAL_GPIO_Init+0x1e4>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a3d      	ldr	r2, [pc, #244]	@ (8002508 <HAL_GPIO_Init+0x2cc>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d101      	bne.n	800241c <HAL_GPIO_Init+0x1e0>
 8002418:	2303      	movs	r3, #3
 800241a:	e006      	b.n	800242a <HAL_GPIO_Init+0x1ee>
 800241c:	2304      	movs	r3, #4
 800241e:	e004      	b.n	800242a <HAL_GPIO_Init+0x1ee>
 8002420:	2302      	movs	r3, #2
 8002422:	e002      	b.n	800242a <HAL_GPIO_Init+0x1ee>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <HAL_GPIO_Init+0x1ee>
 8002428:	2300      	movs	r3, #0
 800242a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800242c:	f002 0203 	and.w	r2, r2, #3
 8002430:	0092      	lsls	r2, r2, #2
 8002432:	4093      	lsls	r3, r2
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	4313      	orrs	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800243a:	492f      	ldr	r1, [pc, #188]	@ (80024f8 <HAL_GPIO_Init+0x2bc>)
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	3302      	adds	r3, #2
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d006      	beq.n	8002462 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002454:	4b2d      	ldr	r3, [pc, #180]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	492c      	ldr	r1, [pc, #176]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	4313      	orrs	r3, r2
 800245e:	608b      	str	r3, [r1, #8]
 8002460:	e006      	b.n	8002470 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002462:	4b2a      	ldr	r3, [pc, #168]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	43db      	mvns	r3, r3
 800246a:	4928      	ldr	r1, [pc, #160]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 800246c:	4013      	ands	r3, r2
 800246e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d006      	beq.n	800248a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800247c:	4b23      	ldr	r3, [pc, #140]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 800247e:	68da      	ldr	r2, [r3, #12]
 8002480:	4922      	ldr	r1, [pc, #136]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	4313      	orrs	r3, r2
 8002486:	60cb      	str	r3, [r1, #12]
 8002488:	e006      	b.n	8002498 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800248a:	4b20      	ldr	r3, [pc, #128]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	43db      	mvns	r3, r3
 8002492:	491e      	ldr	r1, [pc, #120]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 8002494:	4013      	ands	r3, r2
 8002496:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d006      	beq.n	80024b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024a4:	4b19      	ldr	r3, [pc, #100]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4918      	ldr	r1, [pc, #96]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
 80024b0:	e006      	b.n	80024c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024b2:	4b16      	ldr	r3, [pc, #88]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	4914      	ldr	r1, [pc, #80]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 80024bc:	4013      	ands	r3, r2
 80024be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d021      	beq.n	8002510 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024cc:	4b0f      	ldr	r3, [pc, #60]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	490e      	ldr	r1, [pc, #56]	@ (800250c <HAL_GPIO_Init+0x2d0>)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	600b      	str	r3, [r1, #0]
 80024d8:	e021      	b.n	800251e <HAL_GPIO_Init+0x2e2>
 80024da:	bf00      	nop
 80024dc:	10320000 	.word	0x10320000
 80024e0:	10310000 	.word	0x10310000
 80024e4:	10220000 	.word	0x10220000
 80024e8:	10210000 	.word	0x10210000
 80024ec:	10120000 	.word	0x10120000
 80024f0:	10110000 	.word	0x10110000
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40010000 	.word	0x40010000
 80024fc:	40010800 	.word	0x40010800
 8002500:	40010c00 	.word	0x40010c00
 8002504:	40011000 	.word	0x40011000
 8002508:	40011400 	.word	0x40011400
 800250c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002510:	4b0b      	ldr	r3, [pc, #44]	@ (8002540 <HAL_GPIO_Init+0x304>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	43db      	mvns	r3, r3
 8002518:	4909      	ldr	r1, [pc, #36]	@ (8002540 <HAL_GPIO_Init+0x304>)
 800251a:	4013      	ands	r3, r2
 800251c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	3301      	adds	r3, #1
 8002522:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252a:	fa22 f303 	lsr.w	r3, r2, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	f47f ae8e 	bne.w	8002250 <HAL_GPIO_Init+0x14>
  }
}
 8002534:	bf00      	nop
 8002536:	bf00      	nop
 8002538:	372c      	adds	r7, #44	@ 0x2c
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	40010400 	.word	0x40010400

08002544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	807b      	strh	r3, [r7, #2]
 8002550:	4613      	mov	r3, r2
 8002552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002554:	787b      	ldrb	r3, [r7, #1]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800255a:	887a      	ldrh	r2, [r7, #2]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002560:	e003      	b.n	800256a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002562:	887b      	ldrh	r3, [r7, #2]
 8002564:	041a      	lsls	r2, r3, #16
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	611a      	str	r2, [r3, #16]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e272      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 8087 	beq.w	80026a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002594:	4b92      	ldr	r3, [pc, #584]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 030c 	and.w	r3, r3, #12
 800259c:	2b04      	cmp	r3, #4
 800259e:	d00c      	beq.n	80025ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025a0:	4b8f      	ldr	r3, [pc, #572]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f003 030c 	and.w	r3, r3, #12
 80025a8:	2b08      	cmp	r3, #8
 80025aa:	d112      	bne.n	80025d2 <HAL_RCC_OscConfig+0x5e>
 80025ac:	4b8c      	ldr	r3, [pc, #560]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025b8:	d10b      	bne.n	80025d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ba:	4b89      	ldr	r3, [pc, #548]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d06c      	beq.n	80026a0 <HAL_RCC_OscConfig+0x12c>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d168      	bne.n	80026a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e24c      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025da:	d106      	bne.n	80025ea <HAL_RCC_OscConfig+0x76>
 80025dc:	4b80      	ldr	r3, [pc, #512]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a7f      	ldr	r2, [pc, #508]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	e02e      	b.n	8002648 <HAL_RCC_OscConfig+0xd4>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10c      	bne.n	800260c <HAL_RCC_OscConfig+0x98>
 80025f2:	4b7b      	ldr	r3, [pc, #492]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a7a      	ldr	r2, [pc, #488]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80025f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	4b78      	ldr	r3, [pc, #480]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a77      	ldr	r2, [pc, #476]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002604:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	e01d      	b.n	8002648 <HAL_RCC_OscConfig+0xd4>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002614:	d10c      	bne.n	8002630 <HAL_RCC_OscConfig+0xbc>
 8002616:	4b72      	ldr	r3, [pc, #456]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a71      	ldr	r2, [pc, #452]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 800261c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	4b6f      	ldr	r3, [pc, #444]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a6e      	ldr	r2, [pc, #440]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	e00b      	b.n	8002648 <HAL_RCC_OscConfig+0xd4>
 8002630:	4b6b      	ldr	r3, [pc, #428]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a6a      	ldr	r2, [pc, #424]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	4b68      	ldr	r3, [pc, #416]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a67      	ldr	r2, [pc, #412]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002646:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d013      	beq.n	8002678 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7ff f8b6 	bl	80017c0 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002658:	f7ff f8b2 	bl	80017c0 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b64      	cmp	r3, #100	@ 0x64
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e200      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800266a:	4b5d      	ldr	r3, [pc, #372]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0f0      	beq.n	8002658 <HAL_RCC_OscConfig+0xe4>
 8002676:	e014      	b.n	80026a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7ff f8a2 	bl	80017c0 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002680:	f7ff f89e 	bl	80017c0 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	@ 0x64
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e1ec      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002692:	4b53      	ldr	r3, [pc, #332]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x10c>
 800269e:	e000      	b.n	80026a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d063      	beq.n	8002776 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ae:	4b4c      	ldr	r3, [pc, #304]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00b      	beq.n	80026d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026ba:	4b49      	ldr	r3, [pc, #292]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f003 030c 	and.w	r3, r3, #12
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d11c      	bne.n	8002700 <HAL_RCC_OscConfig+0x18c>
 80026c6:	4b46      	ldr	r3, [pc, #280]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d116      	bne.n	8002700 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026d2:	4b43      	ldr	r3, [pc, #268]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d005      	beq.n	80026ea <HAL_RCC_OscConfig+0x176>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d001      	beq.n	80026ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e1c0      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ea:	4b3d      	ldr	r3, [pc, #244]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	4939      	ldr	r1, [pc, #228]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fe:	e03a      	b.n	8002776 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d020      	beq.n	800274a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002708:	4b36      	ldr	r3, [pc, #216]	@ (80027e4 <HAL_RCC_OscConfig+0x270>)
 800270a:	2201      	movs	r2, #1
 800270c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270e:	f7ff f857 	bl	80017c0 <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002714:	e008      	b.n	8002728 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002716:	f7ff f853 	bl	80017c0 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e1a1      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002728:	4b2d      	ldr	r3, [pc, #180]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d0f0      	beq.n	8002716 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002734:	4b2a      	ldr	r3, [pc, #168]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	00db      	lsls	r3, r3, #3
 8002742:	4927      	ldr	r1, [pc, #156]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 8002744:	4313      	orrs	r3, r2
 8002746:	600b      	str	r3, [r1, #0]
 8002748:	e015      	b.n	8002776 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800274a:	4b26      	ldr	r3, [pc, #152]	@ (80027e4 <HAL_RCC_OscConfig+0x270>)
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002750:	f7ff f836 	bl	80017c0 <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002758:	f7ff f832 	bl	80017c0 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e180      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800276a:	4b1d      	ldr	r3, [pc, #116]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1f0      	bne.n	8002758 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d03a      	beq.n	80027f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d019      	beq.n	80027be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800278a:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <HAL_RCC_OscConfig+0x274>)
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002790:	f7ff f816 	bl	80017c0 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002798:	f7ff f812 	bl	80017c0 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e160      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027aa:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027b6:	2001      	movs	r0, #1
 80027b8:	f000 faba 	bl	8002d30 <RCC_Delay>
 80027bc:	e01c      	b.n	80027f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027be:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <HAL_RCC_OscConfig+0x274>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c4:	f7fe fffc 	bl	80017c0 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ca:	e00f      	b.n	80027ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027cc:	f7fe fff8 	bl	80017c0 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d908      	bls.n	80027ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e146      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
 80027de:	bf00      	nop
 80027e0:	40021000 	.word	0x40021000
 80027e4:	42420000 	.word	0x42420000
 80027e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ec:	4b92      	ldr	r3, [pc, #584]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80027ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1e9      	bne.n	80027cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 80a6 	beq.w	8002952 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002806:	2300      	movs	r3, #0
 8002808:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800280a:	4b8b      	ldr	r3, [pc, #556]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10d      	bne.n	8002832 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002816:	4b88      	ldr	r3, [pc, #544]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	4a87      	ldr	r2, [pc, #540]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002820:	61d3      	str	r3, [r2, #28]
 8002822:	4b85      	ldr	r3, [pc, #532]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800282e:	2301      	movs	r3, #1
 8002830:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002832:	4b82      	ldr	r3, [pc, #520]	@ (8002a3c <HAL_RCC_OscConfig+0x4c8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d118      	bne.n	8002870 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800283e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a3c <HAL_RCC_OscConfig+0x4c8>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a7e      	ldr	r2, [pc, #504]	@ (8002a3c <HAL_RCC_OscConfig+0x4c8>)
 8002844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002848:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800284a:	f7fe ffb9 	bl	80017c0 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002852:	f7fe ffb5 	bl	80017c0 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b64      	cmp	r3, #100	@ 0x64
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e103      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002864:	4b75      	ldr	r3, [pc, #468]	@ (8002a3c <HAL_RCC_OscConfig+0x4c8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d106      	bne.n	8002886 <HAL_RCC_OscConfig+0x312>
 8002878:	4b6f      	ldr	r3, [pc, #444]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	4a6e      	ldr	r2, [pc, #440]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800287e:	f043 0301 	orr.w	r3, r3, #1
 8002882:	6213      	str	r3, [r2, #32]
 8002884:	e02d      	b.n	80028e2 <HAL_RCC_OscConfig+0x36e>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10c      	bne.n	80028a8 <HAL_RCC_OscConfig+0x334>
 800288e:	4b6a      	ldr	r3, [pc, #424]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002890:	6a1b      	ldr	r3, [r3, #32]
 8002892:	4a69      	ldr	r2, [pc, #420]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002894:	f023 0301 	bic.w	r3, r3, #1
 8002898:	6213      	str	r3, [r2, #32]
 800289a:	4b67      	ldr	r3, [pc, #412]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800289c:	6a1b      	ldr	r3, [r3, #32]
 800289e:	4a66      	ldr	r2, [pc, #408]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028a0:	f023 0304 	bic.w	r3, r3, #4
 80028a4:	6213      	str	r3, [r2, #32]
 80028a6:	e01c      	b.n	80028e2 <HAL_RCC_OscConfig+0x36e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	2b05      	cmp	r3, #5
 80028ae:	d10c      	bne.n	80028ca <HAL_RCC_OscConfig+0x356>
 80028b0:	4b61      	ldr	r3, [pc, #388]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4a60      	ldr	r2, [pc, #384]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028b6:	f043 0304 	orr.w	r3, r3, #4
 80028ba:	6213      	str	r3, [r2, #32]
 80028bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	6213      	str	r3, [r2, #32]
 80028c8:	e00b      	b.n	80028e2 <HAL_RCC_OscConfig+0x36e>
 80028ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	4a5a      	ldr	r2, [pc, #360]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	f023 0301 	bic.w	r3, r3, #1
 80028d4:	6213      	str	r3, [r2, #32]
 80028d6:	4b58      	ldr	r3, [pc, #352]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	4a57      	ldr	r2, [pc, #348]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	f023 0304 	bic.w	r3, r3, #4
 80028e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d015      	beq.n	8002916 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ea:	f7fe ff69 	bl	80017c0 <HAL_GetTick>
 80028ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f0:	e00a      	b.n	8002908 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028f2:	f7fe ff65 	bl	80017c0 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002900:	4293      	cmp	r3, r2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e0b1      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002908:	4b4b      	ldr	r3, [pc, #300]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0ee      	beq.n	80028f2 <HAL_RCC_OscConfig+0x37e>
 8002914:	e014      	b.n	8002940 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002916:	f7fe ff53 	bl	80017c0 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800291c:	e00a      	b.n	8002934 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800291e:	f7fe ff4f 	bl	80017c0 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800292c:	4293      	cmp	r3, r2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e09b      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002934:	4b40      	ldr	r3, [pc, #256]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1ee      	bne.n	800291e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002940:	7dfb      	ldrb	r3, [r7, #23]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d105      	bne.n	8002952 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002946:	4b3c      	ldr	r3, [pc, #240]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800294c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002950:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 8087 	beq.w	8002a6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800295c:	4b36      	ldr	r3, [pc, #216]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f003 030c 	and.w	r3, r3, #12
 8002964:	2b08      	cmp	r3, #8
 8002966:	d061      	beq.n	8002a2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	2b02      	cmp	r3, #2
 800296e:	d146      	bne.n	80029fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002970:	4b33      	ldr	r3, [pc, #204]	@ (8002a40 <HAL_RCC_OscConfig+0x4cc>)
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002976:	f7fe ff23 	bl	80017c0 <HAL_GetTick>
 800297a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800297e:	f7fe ff1f 	bl	80017c0 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e06d      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002990:	4b29      	ldr	r3, [pc, #164]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1f0      	bne.n	800297e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a4:	d108      	bne.n	80029b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029a6:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	4921      	ldr	r1, [pc, #132]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a19      	ldr	r1, [r3, #32]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c8:	430b      	orrs	r3, r1
 80029ca:	491b      	ldr	r1, [pc, #108]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a40 <HAL_RCC_OscConfig+0x4cc>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d6:	f7fe fef3 	bl	80017c0 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029de:	f7fe feef 	bl	80017c0 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e03d      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029f0:	4b11      	ldr	r3, [pc, #68]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0f0      	beq.n	80029de <HAL_RCC_OscConfig+0x46a>
 80029fc:	e035      	b.n	8002a6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <HAL_RCC_OscConfig+0x4cc>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a04:	f7fe fedc 	bl	80017c0 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0c:	f7fe fed8 	bl	80017c0 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e026      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a1e:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0x498>
 8002a2a:	e01e      	b.n	8002a6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	69db      	ldr	r3, [r3, #28]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d107      	bne.n	8002a44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e019      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40007000 	.word	0x40007000
 8002a40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a44:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <HAL_RCC_OscConfig+0x500>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d106      	bne.n	8002a66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d001      	beq.n	8002a6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40021000 	.word	0x40021000

08002a78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e0d0      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a8c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d910      	bls.n	8002abc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a9a:	4b67      	ldr	r3, [pc, #412]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f023 0207 	bic.w	r2, r3, #7
 8002aa2:	4965      	ldr	r1, [pc, #404]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aaa:	4b63      	ldr	r3, [pc, #396]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d001      	beq.n	8002abc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0b8      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0302 	and.w	r3, r3, #2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d020      	beq.n	8002b0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ad4:	4b59      	ldr	r3, [pc, #356]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	4a58      	ldr	r2, [pc, #352]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ada:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ade:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d005      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002aec:	4b53      	ldr	r3, [pc, #332]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	4a52      	ldr	r2, [pc, #328]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002af2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002af6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002af8:	4b50      	ldr	r3, [pc, #320]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	494d      	ldr	r1, [pc, #308]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d040      	beq.n	8002b98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d107      	bne.n	8002b2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1e:	4b47      	ldr	r3, [pc, #284]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d115      	bne.n	8002b56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e07f      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d107      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b36:	4b41      	ldr	r3, [pc, #260]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d109      	bne.n	8002b56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e073      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b46:	4b3d      	ldr	r3, [pc, #244]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e06b      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b56:	4b39      	ldr	r3, [pc, #228]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f023 0203 	bic.w	r2, r3, #3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	4936      	ldr	r1, [pc, #216]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b68:	f7fe fe2a 	bl	80017c0 <HAL_GetTick>
 8002b6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b6e:	e00a      	b.n	8002b86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b70:	f7fe fe26 	bl	80017c0 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e053      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b86:	4b2d      	ldr	r3, [pc, #180]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 020c 	and.w	r2, r3, #12
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d1eb      	bne.n	8002b70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b98:	4b27      	ldr	r3, [pc, #156]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d210      	bcs.n	8002bc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba6:	4b24      	ldr	r3, [pc, #144]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 0207 	bic.w	r2, r3, #7
 8002bae:	4922      	ldr	r1, [pc, #136]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb6:	4b20      	ldr	r3, [pc, #128]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d001      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e032      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d008      	beq.n	8002be6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bd4:	4b19      	ldr	r3, [pc, #100]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	4916      	ldr	r1, [pc, #88]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d009      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bf2:	4b12      	ldr	r3, [pc, #72]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	490e      	ldr	r1, [pc, #56]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c06:	f000 f821 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <HAL_RCC_ClockConfig+0x1c4>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	091b      	lsrs	r3, r3, #4
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	490a      	ldr	r1, [pc, #40]	@ (8002c40 <HAL_RCC_ClockConfig+0x1c8>)
 8002c18:	5ccb      	ldrb	r3, [r1, r3]
 8002c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1e:	4a09      	ldr	r2, [pc, #36]	@ (8002c44 <HAL_RCC_ClockConfig+0x1cc>)
 8002c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c22:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <HAL_RCC_ClockConfig+0x1d0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe fd88 	bl	800173c <HAL_InitTick>

  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40022000 	.word	0x40022000
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	0800459c 	.word	0x0800459c
 8002c44:	20000020 	.word	0x20000020
 8002c48:	20000024 	.word	0x20000024

08002c4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	2300      	movs	r3, #0
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d002      	beq.n	8002c7c <HAL_RCC_GetSysClockFreq+0x30>
 8002c76:	2b08      	cmp	r3, #8
 8002c78:	d003      	beq.n	8002c82 <HAL_RCC_GetSysClockFreq+0x36>
 8002c7a:	e027      	b.n	8002ccc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c7e:	613b      	str	r3, [r7, #16]
      break;
 8002c80:	e027      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	0c9b      	lsrs	r3, r3, #18
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	4a17      	ldr	r2, [pc, #92]	@ (8002ce8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c8c:	5cd3      	ldrb	r3, [r2, r3]
 8002c8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d010      	beq.n	8002cbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	0c5b      	lsrs	r3, r3, #17
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	4a11      	ldr	r2, [pc, #68]	@ (8002cec <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ca6:	5cd3      	ldrb	r3, [r2, r3]
 8002ca8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cae:	fb03 f202 	mul.w	r2, r3, r2
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	e004      	b.n	8002cc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a0c      	ldr	r2, [pc, #48]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cc0:	fb02 f303 	mul.w	r3, r2, r3
 8002cc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	613b      	str	r3, [r7, #16]
      break;
 8002cca:	e002      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ccc:	4b05      	ldr	r3, [pc, #20]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cce:	613b      	str	r3, [r7, #16]
      break;
 8002cd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cd2:	693b      	ldr	r3, [r7, #16]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	371c      	adds	r7, #28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	007a1200 	.word	0x007a1200
 8002ce8:	080045b4 	.word	0x080045b4
 8002cec:	080045c4 	.word	0x080045c4
 8002cf0:	003d0900 	.word	0x003d0900

08002cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf8:	4b02      	ldr	r3, [pc, #8]	@ (8002d04 <HAL_RCC_GetHCLKFreq+0x10>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	20000020 	.word	0x20000020

08002d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d0c:	f7ff fff2 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d10:	4602      	mov	r2, r0
 8002d12:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	0adb      	lsrs	r3, r3, #11
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	4903      	ldr	r1, [pc, #12]	@ (8002d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d1e:	5ccb      	ldrb	r3, [r1, r3]
 8002d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	080045ac 	.word	0x080045ac

08002d30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d38:	4b0a      	ldr	r3, [pc, #40]	@ (8002d64 <RCC_Delay+0x34>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d68 <RCC_Delay+0x38>)
 8002d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d42:	0a5b      	lsrs	r3, r3, #9
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	fb02 f303 	mul.w	r3, r2, r3
 8002d4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d4c:	bf00      	nop
  }
  while (Delay --);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	1e5a      	subs	r2, r3, #1
 8002d52:	60fa      	str	r2, [r7, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f9      	bne.n	8002d4c <RCC_Delay+0x1c>
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr
 8002d64:	20000020 	.word	0x20000020
 8002d68:	10624dd3 	.word	0x10624dd3

08002d6c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d07d      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d8c:	4b4f      	ldr	r3, [pc, #316]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10d      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d98:	4b4c      	ldr	r3, [pc, #304]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	4a4b      	ldr	r2, [pc, #300]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002da2:	61d3      	str	r3, [r2, #28]
 8002da4:	4b49      	ldr	r3, [pc, #292]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002db0:	2301      	movs	r3, #1
 8002db2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db4:	4b46      	ldr	r3, [pc, #280]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d118      	bne.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dc0:	4b43      	ldr	r3, [pc, #268]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a42      	ldr	r2, [pc, #264]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dcc:	f7fe fcf8 	bl	80017c0 <HAL_GetTick>
 8002dd0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd2:	e008      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd4:	f7fe fcf4 	bl	80017c0 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b64      	cmp	r3, #100	@ 0x64
 8002de0:	d901      	bls.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e06d      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d0f0      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002df2:	4b36      	ldr	r3, [pc, #216]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dfa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d02e      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d027      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e10:	4b2e      	ldr	r3, [pc, #184]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e1a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e20:	4b2c      	ldr	r3, [pc, #176]	@ (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e26:	4a29      	ldr	r2, [pc, #164]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d014      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e36:	f7fe fcc3 	bl	80017c0 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3c:	e00a      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe fcbf 	bl	80017c0 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e036      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e54:	4b1d      	ldr	r3, [pc, #116]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0ee      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e60:	4b1a      	ldr	r3, [pc, #104]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	4917      	ldr	r1, [pc, #92]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e72:	7dfb      	ldrb	r3, [r7, #23]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d105      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e78:	4b14      	ldr	r3, [pc, #80]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	4a13      	ldr	r2, [pc, #76]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d008      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e90:	4b0e      	ldr	r3, [pc, #56]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	490b      	ldr	r1, [pc, #44]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0310 	and.w	r3, r3, #16
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d008      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002eae:	4b07      	ldr	r3, [pc, #28]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	4904      	ldr	r1, [pc, #16]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	40007000 	.word	0x40007000
 8002ed4:	42420440 	.word	0x42420440

08002ed8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61fb      	str	r3, [r7, #28]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b10      	cmp	r3, #16
 8002ef8:	d00a      	beq.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b10      	cmp	r3, #16
 8002efe:	f200 808a 	bhi.w	8003016 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d045      	beq.n	8002f94 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d075      	beq.n	8002ffa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002f0e:	e082      	b.n	8003016 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002f10:	4b46      	ldr	r3, [pc, #280]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002f16:	4b45      	ldr	r3, [pc, #276]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d07b      	beq.n	800301a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	0c9b      	lsrs	r3, r3, #18
 8002f26:	f003 030f 	and.w	r3, r3, #15
 8002f2a:	4a41      	ldr	r2, [pc, #260]	@ (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002f2c:	5cd3      	ldrb	r3, [r2, r3]
 8002f2e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d015      	beq.n	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f3a:	4b3c      	ldr	r3, [pc, #240]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	0c5b      	lsrs	r3, r3, #17
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	4a3b      	ldr	r2, [pc, #236]	@ (8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002f46:	5cd3      	ldrb	r3, [r2, r3]
 8002f48:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00d      	beq.n	8002f70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002f54:	4a38      	ldr	r2, [pc, #224]	@ (8003038 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	fb02 f303 	mul.w	r3, r2, r3
 8002f62:	61fb      	str	r3, [r7, #28]
 8002f64:	e004      	b.n	8002f70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	4a34      	ldr	r2, [pc, #208]	@ (800303c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002f6a:	fb02 f303 	mul.w	r3, r2, r3
 8002f6e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002f70:	4b2e      	ldr	r3, [pc, #184]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f7c:	d102      	bne.n	8002f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	61bb      	str	r3, [r7, #24]
      break;
 8002f82:	e04a      	b.n	800301a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4a2d      	ldr	r2, [pc, #180]	@ (8003040 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8e:	085b      	lsrs	r3, r3, #1
 8002f90:	61bb      	str	r3, [r7, #24]
      break;
 8002f92:	e042      	b.n	800301a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002f94:	4b25      	ldr	r3, [pc, #148]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fa4:	d108      	bne.n	8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d003      	beq.n	8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002fb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fb4:	61bb      	str	r3, [r7, #24]
 8002fb6:	e01f      	b.n	8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fc2:	d109      	bne.n	8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002fc4:	4b19      	ldr	r3, [pc, #100]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d003      	beq.n	8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002fd0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002fd4:	61bb      	str	r3, [r7, #24]
 8002fd6:	e00f      	b.n	8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fe2:	d11c      	bne.n	800301e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002fe4:	4b11      	ldr	r3, [pc, #68]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d016      	beq.n	800301e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002ff0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002ff4:	61bb      	str	r3, [r7, #24]
      break;
 8002ff6:	e012      	b.n	800301e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002ff8:	e011      	b.n	800301e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002ffa:	f7ff fe85 	bl	8002d08 <HAL_RCC_GetPCLK2Freq>
 8002ffe:	4602      	mov	r2, r0
 8003000:	4b0a      	ldr	r3, [pc, #40]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	0b9b      	lsrs	r3, r3, #14
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	3301      	adds	r3, #1
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003012:	61bb      	str	r3, [r7, #24]
      break;
 8003014:	e004      	b.n	8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003016:	bf00      	nop
 8003018:	e002      	b.n	8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800301a:	bf00      	nop
 800301c:	e000      	b.n	8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800301e:	bf00      	nop
    }
  }
  return (frequency);
 8003020:	69bb      	ldr	r3, [r7, #24]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3720      	adds	r7, #32
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
 8003030:	080045c8 	.word	0x080045c8
 8003034:	080045d8 	.word	0x080045d8
 8003038:	007a1200 	.word	0x007a1200
 800303c:	003d0900 	.word	0x003d0900
 8003040:	aaaaaaab 	.word	0xaaaaaaab

08003044 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e041      	b.n	80030da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d106      	bne.n	8003070 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f7fe f81c 	bl	80010a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2202      	movs	r2, #2
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3304      	adds	r3, #4
 8003080:	4619      	mov	r1, r3
 8003082:	4610      	mov	r0, r2
 8003084:	f000 fab2 	bl	80035ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e041      	b.n	8003178 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d106      	bne.n	800310e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f839 	bl	8003180 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2202      	movs	r2, #2
 8003112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	4619      	mov	r1, r3
 8003120:	4610      	mov	r0, r2
 8003122:	f000 fa63 	bl	80035ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	4770      	bx	lr
	...

08003194 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d109      	bne.n	80031b8 <HAL_TIM_PWM_Start+0x24>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	bf14      	ite	ne
 80031b0:	2301      	movne	r3, #1
 80031b2:	2300      	moveq	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	e022      	b.n	80031fe <HAL_TIM_PWM_Start+0x6a>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d109      	bne.n	80031d2 <HAL_TIM_PWM_Start+0x3e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	bf14      	ite	ne
 80031ca:	2301      	movne	r3, #1
 80031cc:	2300      	moveq	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	e015      	b.n	80031fe <HAL_TIM_PWM_Start+0x6a>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d109      	bne.n	80031ec <HAL_TIM_PWM_Start+0x58>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	bf14      	ite	ne
 80031e4:	2301      	movne	r3, #1
 80031e6:	2300      	moveq	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	e008      	b.n	80031fe <HAL_TIM_PWM_Start+0x6a>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	bf14      	ite	ne
 80031f8:	2301      	movne	r3, #1
 80031fa:	2300      	moveq	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e05e      	b.n	80032c4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d104      	bne.n	8003216 <HAL_TIM_PWM_Start+0x82>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2202      	movs	r2, #2
 8003210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003214:	e013      	b.n	800323e <HAL_TIM_PWM_Start+0xaa>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b04      	cmp	r3, #4
 800321a:	d104      	bne.n	8003226 <HAL_TIM_PWM_Start+0x92>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003224:	e00b      	b.n	800323e <HAL_TIM_PWM_Start+0xaa>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b08      	cmp	r3, #8
 800322a:	d104      	bne.n	8003236 <HAL_TIM_PWM_Start+0xa2>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2202      	movs	r2, #2
 8003230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003234:	e003      	b.n	800323e <HAL_TIM_PWM_Start+0xaa>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2202      	movs	r2, #2
 800323a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2201      	movs	r2, #1
 8003244:	6839      	ldr	r1, [r7, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fc5c 	bl	8003b04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a1e      	ldr	r2, [pc, #120]	@ (80032cc <HAL_TIM_PWM_Start+0x138>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d107      	bne.n	8003266 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003264:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a18      	ldr	r2, [pc, #96]	@ (80032cc <HAL_TIM_PWM_Start+0x138>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d00e      	beq.n	800328e <HAL_TIM_PWM_Start+0xfa>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003278:	d009      	beq.n	800328e <HAL_TIM_PWM_Start+0xfa>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a14      	ldr	r2, [pc, #80]	@ (80032d0 <HAL_TIM_PWM_Start+0x13c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d004      	beq.n	800328e <HAL_TIM_PWM_Start+0xfa>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a12      	ldr	r2, [pc, #72]	@ (80032d4 <HAL_TIM_PWM_Start+0x140>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d111      	bne.n	80032b2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2b06      	cmp	r3, #6
 800329e:	d010      	beq.n	80032c2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f042 0201 	orr.w	r2, r2, #1
 80032ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032b0:	e007      	b.n	80032c2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f042 0201 	orr.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40012c00 	.word	0x40012c00
 80032d0:	40000400 	.word	0x40000400
 80032d4:	40000800 	.word	0x40000800

080032d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e0ae      	b.n	8003454 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b0c      	cmp	r3, #12
 8003302:	f200 809f 	bhi.w	8003444 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003306:	a201      	add	r2, pc, #4	@ (adr r2, 800330c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330c:	08003341 	.word	0x08003341
 8003310:	08003445 	.word	0x08003445
 8003314:	08003445 	.word	0x08003445
 8003318:	08003445 	.word	0x08003445
 800331c:	08003381 	.word	0x08003381
 8003320:	08003445 	.word	0x08003445
 8003324:	08003445 	.word	0x08003445
 8003328:	08003445 	.word	0x08003445
 800332c:	080033c3 	.word	0x080033c3
 8003330:	08003445 	.word	0x08003445
 8003334:	08003445 	.word	0x08003445
 8003338:	08003445 	.word	0x08003445
 800333c:	08003403 	.word	0x08003403
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68b9      	ldr	r1, [r7, #8]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 f9be 	bl	80036c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0208 	orr.w	r2, r2, #8
 800335a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699a      	ldr	r2, [r3, #24]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0204 	bic.w	r2, r2, #4
 800336a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6999      	ldr	r1, [r3, #24]
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	619a      	str	r2, [r3, #24]
      break;
 800337e:	e064      	b.n	800344a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68b9      	ldr	r1, [r7, #8]
 8003386:	4618      	mov	r0, r3
 8003388:	f000 fa04 	bl	8003794 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699a      	ldr	r2, [r3, #24]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800339a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	699a      	ldr	r2, [r3, #24]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6999      	ldr	r1, [r3, #24]
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	021a      	lsls	r2, r3, #8
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	619a      	str	r2, [r3, #24]
      break;
 80033c0:	e043      	b.n	800344a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68b9      	ldr	r1, [r7, #8]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 fa4d 	bl	8003868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	69da      	ldr	r2, [r3, #28]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f042 0208 	orr.w	r2, r2, #8
 80033dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	69da      	ldr	r2, [r3, #28]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0204 	bic.w	r2, r2, #4
 80033ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69d9      	ldr	r1, [r3, #28]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	430a      	orrs	r2, r1
 80033fe:	61da      	str	r2, [r3, #28]
      break;
 8003400:	e023      	b.n	800344a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68b9      	ldr	r1, [r7, #8]
 8003408:	4618      	mov	r0, r3
 800340a:	f000 fa97 	bl	800393c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	69da      	ldr	r2, [r3, #28]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800341c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	69da      	ldr	r2, [r3, #28]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800342c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	69d9      	ldr	r1, [r3, #28]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	021a      	lsls	r2, r3, #8
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	61da      	str	r2, [r3, #28]
      break;
 8003442:	e002      	b.n	800344a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	75fb      	strb	r3, [r7, #23]
      break;
 8003448:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003452:	7dfb      	ldrb	r3, [r7, #23]
}
 8003454:	4618      	mov	r0, r3
 8003456:	3718      	adds	r7, #24
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003466:	2300      	movs	r3, #0
 8003468:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <HAL_TIM_ConfigClockSource+0x1c>
 8003474:	2302      	movs	r3, #2
 8003476:	e0b4      	b.n	80035e2 <HAL_TIM_ConfigClockSource+0x186>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003496:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800349e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034b0:	d03e      	beq.n	8003530 <HAL_TIM_ConfigClockSource+0xd4>
 80034b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034b6:	f200 8087 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034be:	f000 8086 	beq.w	80035ce <HAL_TIM_ConfigClockSource+0x172>
 80034c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034c6:	d87f      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034c8:	2b70      	cmp	r3, #112	@ 0x70
 80034ca:	d01a      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0xa6>
 80034cc:	2b70      	cmp	r3, #112	@ 0x70
 80034ce:	d87b      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034d0:	2b60      	cmp	r3, #96	@ 0x60
 80034d2:	d050      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x11a>
 80034d4:	2b60      	cmp	r3, #96	@ 0x60
 80034d6:	d877      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034d8:	2b50      	cmp	r3, #80	@ 0x50
 80034da:	d03c      	beq.n	8003556 <HAL_TIM_ConfigClockSource+0xfa>
 80034dc:	2b50      	cmp	r3, #80	@ 0x50
 80034de:	d873      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034e0:	2b40      	cmp	r3, #64	@ 0x40
 80034e2:	d058      	beq.n	8003596 <HAL_TIM_ConfigClockSource+0x13a>
 80034e4:	2b40      	cmp	r3, #64	@ 0x40
 80034e6:	d86f      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034e8:	2b30      	cmp	r3, #48	@ 0x30
 80034ea:	d064      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x15a>
 80034ec:	2b30      	cmp	r3, #48	@ 0x30
 80034ee:	d86b      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	d060      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x15a>
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d867      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d05c      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x15a>
 80034fc:	2b10      	cmp	r3, #16
 80034fe:	d05a      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x15a>
 8003500:	e062      	b.n	80035c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003512:	f000 fad8 	bl	8003ac6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003524:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	609a      	str	r2, [r3, #8]
      break;
 800352e:	e04f      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003540:	f000 fac1 	bl	8003ac6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003552:	609a      	str	r2, [r3, #8]
      break;
 8003554:	e03c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003562:	461a      	mov	r2, r3
 8003564:	f000 fa38 	bl	80039d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2150      	movs	r1, #80	@ 0x50
 800356e:	4618      	mov	r0, r3
 8003570:	f000 fa8f 	bl	8003a92 <TIM_ITRx_SetConfig>
      break;
 8003574:	e02c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003582:	461a      	mov	r2, r3
 8003584:	f000 fa56 	bl	8003a34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2160      	movs	r1, #96	@ 0x60
 800358e:	4618      	mov	r0, r3
 8003590:	f000 fa7f 	bl	8003a92 <TIM_ITRx_SetConfig>
      break;
 8003594:	e01c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035a2:	461a      	mov	r2, r3
 80035a4:	f000 fa18 	bl	80039d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2140      	movs	r1, #64	@ 0x40
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fa6f 	bl	8003a92 <TIM_ITRx_SetConfig>
      break;
 80035b4:	e00c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4619      	mov	r1, r3
 80035c0:	4610      	mov	r0, r2
 80035c2:	f000 fa66 	bl	8003a92 <TIM_ITRx_SetConfig>
      break;
 80035c6:	e003      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	73fb      	strb	r3, [r7, #15]
      break;
 80035cc:	e000      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80035ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a2f      	ldr	r2, [pc, #188]	@ (80036bc <TIM_Base_SetConfig+0xd0>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00b      	beq.n	800361c <TIM_Base_SetConfig+0x30>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800360a:	d007      	beq.n	800361c <TIM_Base_SetConfig+0x30>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a2c      	ldr	r2, [pc, #176]	@ (80036c0 <TIM_Base_SetConfig+0xd4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d003      	beq.n	800361c <TIM_Base_SetConfig+0x30>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a2b      	ldr	r2, [pc, #172]	@ (80036c4 <TIM_Base_SetConfig+0xd8>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d108      	bne.n	800362e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003622:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	4313      	orrs	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a22      	ldr	r2, [pc, #136]	@ (80036bc <TIM_Base_SetConfig+0xd0>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d00b      	beq.n	800364e <TIM_Base_SetConfig+0x62>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363c:	d007      	beq.n	800364e <TIM_Base_SetConfig+0x62>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a1f      	ldr	r2, [pc, #124]	@ (80036c0 <TIM_Base_SetConfig+0xd4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d003      	beq.n	800364e <TIM_Base_SetConfig+0x62>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a1e      	ldr	r2, [pc, #120]	@ (80036c4 <TIM_Base_SetConfig+0xd8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d108      	bne.n	8003660 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4313      	orrs	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a0d      	ldr	r2, [pc, #52]	@ (80036bc <TIM_Base_SetConfig+0xd0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d103      	bne.n	8003694 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d005      	beq.n	80036b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	f023 0201 	bic.w	r2, r3, #1
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	611a      	str	r2, [r3, #16]
  }
}
 80036b2:	bf00      	nop
 80036b4:	3714      	adds	r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr
 80036bc:	40012c00 	.word	0x40012c00
 80036c0:	40000400 	.word	0x40000400
 80036c4:	40000800 	.word	0x40000800

080036c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f023 0201 	bic.w	r2, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f023 0303 	bic.w	r3, r3, #3
 80036fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	4313      	orrs	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f023 0302 	bic.w	r3, r3, #2
 8003710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a1c      	ldr	r2, [pc, #112]	@ (8003790 <TIM_OC1_SetConfig+0xc8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d10c      	bne.n	800373e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f023 0308 	bic.w	r3, r3, #8
 800372a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f023 0304 	bic.w	r3, r3, #4
 800373c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a13      	ldr	r2, [pc, #76]	@ (8003790 <TIM_OC1_SetConfig+0xc8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d111      	bne.n	800376a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800374c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	693a      	ldr	r2, [r7, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	4313      	orrs	r3, r2
 8003768:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	621a      	str	r2, [r3, #32]
}
 8003784:	bf00      	nop
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40012c00 	.word	0x40012c00

08003794 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f023 0210 	bic.w	r2, r3, #16
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	021b      	lsls	r3, r3, #8
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f023 0320 	bic.w	r3, r3, #32
 80037de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003864 <TIM_OC2_SetConfig+0xd0>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d10d      	bne.n	8003810 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800380e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a14      	ldr	r2, [pc, #80]	@ (8003864 <TIM_OC2_SetConfig+0xd0>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d113      	bne.n	8003840 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800381e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003826:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	621a      	str	r2, [r3, #32]
}
 800385a:	bf00      	nop
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr
 8003864:	40012c00 	.word	0x40012c00

08003868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f023 0303 	bic.w	r3, r3, #3
 800389e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003938 <TIM_OC3_SetConfig+0xd0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d10d      	bne.n	80038e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	021b      	lsls	r3, r3, #8
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80038e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a14      	ldr	r2, [pc, #80]	@ (8003938 <TIM_OC3_SetConfig+0xd0>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d113      	bne.n	8003912 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80038f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	4313      	orrs	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	699b      	ldr	r3, [r3, #24]
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	621a      	str	r2, [r3, #32]
}
 800392c:	bf00      	nop
 800392e:	371c      	adds	r7, #28
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40012c00 	.word	0x40012c00

0800393c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800393c:	b480      	push	{r7}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a1b      	ldr	r3, [r3, #32]
 8003950:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800396a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	021b      	lsls	r3, r3, #8
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	4313      	orrs	r3, r2
 800397e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003986:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	031b      	lsls	r3, r3, #12
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a0f      	ldr	r2, [pc, #60]	@ (80039d4 <TIM_OC4_SetConfig+0x98>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d109      	bne.n	80039b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	019b      	lsls	r3, r3, #6
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	621a      	str	r2, [r3, #32]
}
 80039ca:	bf00      	nop
 80039cc:	371c      	adds	r7, #28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bc80      	pop	{r7}
 80039d2:	4770      	bx	lr
 80039d4:	40012c00 	.word	0x40012c00

080039d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	f023 0201 	bic.w	r2, r3, #1
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f023 030a 	bic.w	r3, r3, #10
 8003a14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	621a      	str	r2, [r3, #32]
}
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr

08003a34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	f023 0210 	bic.w	r2, r3, #16
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	031b      	lsls	r3, r3, #12
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a70:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	621a      	str	r2, [r3, #32]
}
 8003a88:	bf00      	nop
 8003a8a:	371c      	adds	r7, #28
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b085      	sub	sp, #20
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
 8003a9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f043 0307 	orr.w	r3, r3, #7
 8003ab4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	609a      	str	r2, [r3, #8]
}
 8003abc:	bf00      	nop
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr

08003ac6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b087      	sub	sp, #28
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	60f8      	str	r0, [r7, #12]
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	607a      	str	r2, [r7, #4]
 8003ad2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ae0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	021a      	lsls	r2, r3, #8
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	609a      	str	r2, [r3, #8]
}
 8003afa:	bf00      	nop
 8003afc:	371c      	adds	r7, #28
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr

08003b04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b087      	sub	sp, #28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	f003 031f 	and.w	r3, r3, #31
 8003b16:	2201      	movs	r2, #1
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a1a      	ldr	r2, [r3, #32]
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	43db      	mvns	r3, r3
 8003b26:	401a      	ands	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6a1a      	ldr	r2, [r3, #32]
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	f003 031f 	and.w	r3, r3, #31
 8003b36:	6879      	ldr	r1, [r7, #4]
 8003b38:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3c:	431a      	orrs	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	621a      	str	r2, [r3, #32]
}
 8003b42:	bf00      	nop
 8003b44:	371c      	adds	r7, #28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr

08003b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d101      	bne.n	8003b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b60:	2302      	movs	r3, #2
 8003b62:	e046      	b.n	8003bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a16      	ldr	r2, [pc, #88]	@ (8003bfc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d00e      	beq.n	8003bc6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bb0:	d009      	beq.n	8003bc6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a12      	ldr	r2, [pc, #72]	@ (8003c00 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d004      	beq.n	8003bc6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a10      	ldr	r2, [pc, #64]	@ (8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d10c      	bne.n	8003be0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68ba      	ldr	r2, [r7, #8]
 8003bde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bc80      	pop	{r7}
 8003bfa:	4770      	bx	lr
 8003bfc:	40012c00 	.word	0x40012c00
 8003c00:	40000400 	.word	0x40000400
 8003c04:	40000800 	.word	0x40000800

08003c08 <siprintf>:
 8003c08:	b40e      	push	{r1, r2, r3}
 8003c0a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c0e:	b500      	push	{lr}
 8003c10:	b09c      	sub	sp, #112	@ 0x70
 8003c12:	ab1d      	add	r3, sp, #116	@ 0x74
 8003c14:	9002      	str	r0, [sp, #8]
 8003c16:	9006      	str	r0, [sp, #24]
 8003c18:	9107      	str	r1, [sp, #28]
 8003c1a:	9104      	str	r1, [sp, #16]
 8003c1c:	4808      	ldr	r0, [pc, #32]	@ (8003c40 <siprintf+0x38>)
 8003c1e:	4909      	ldr	r1, [pc, #36]	@ (8003c44 <siprintf+0x3c>)
 8003c20:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c24:	9105      	str	r1, [sp, #20]
 8003c26:	6800      	ldr	r0, [r0, #0]
 8003c28:	a902      	add	r1, sp, #8
 8003c2a:	9301      	str	r3, [sp, #4]
 8003c2c:	f000 f992 	bl	8003f54 <_svfiprintf_r>
 8003c30:	2200      	movs	r2, #0
 8003c32:	9b02      	ldr	r3, [sp, #8]
 8003c34:	701a      	strb	r2, [r3, #0]
 8003c36:	b01c      	add	sp, #112	@ 0x70
 8003c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c3c:	b003      	add	sp, #12
 8003c3e:	4770      	bx	lr
 8003c40:	2000002c 	.word	0x2000002c
 8003c44:	ffff0208 	.word	0xffff0208

08003c48 <memset>:
 8003c48:	4603      	mov	r3, r0
 8003c4a:	4402      	add	r2, r0
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d100      	bne.n	8003c52 <memset+0xa>
 8003c50:	4770      	bx	lr
 8003c52:	f803 1b01 	strb.w	r1, [r3], #1
 8003c56:	e7f9      	b.n	8003c4c <memset+0x4>

08003c58 <__errno>:
 8003c58:	4b01      	ldr	r3, [pc, #4]	@ (8003c60 <__errno+0x8>)
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	2000002c 	.word	0x2000002c

08003c64 <__libc_init_array>:
 8003c64:	b570      	push	{r4, r5, r6, lr}
 8003c66:	2600      	movs	r6, #0
 8003c68:	4d0c      	ldr	r5, [pc, #48]	@ (8003c9c <__libc_init_array+0x38>)
 8003c6a:	4c0d      	ldr	r4, [pc, #52]	@ (8003ca0 <__libc_init_array+0x3c>)
 8003c6c:	1b64      	subs	r4, r4, r5
 8003c6e:	10a4      	asrs	r4, r4, #2
 8003c70:	42a6      	cmp	r6, r4
 8003c72:	d109      	bne.n	8003c88 <__libc_init_array+0x24>
 8003c74:	f000 fc78 	bl	8004568 <_init>
 8003c78:	2600      	movs	r6, #0
 8003c7a:	4d0a      	ldr	r5, [pc, #40]	@ (8003ca4 <__libc_init_array+0x40>)
 8003c7c:	4c0a      	ldr	r4, [pc, #40]	@ (8003ca8 <__libc_init_array+0x44>)
 8003c7e:	1b64      	subs	r4, r4, r5
 8003c80:	10a4      	asrs	r4, r4, #2
 8003c82:	42a6      	cmp	r6, r4
 8003c84:	d105      	bne.n	8003c92 <__libc_init_array+0x2e>
 8003c86:	bd70      	pop	{r4, r5, r6, pc}
 8003c88:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c8c:	4798      	blx	r3
 8003c8e:	3601      	adds	r6, #1
 8003c90:	e7ee      	b.n	8003c70 <__libc_init_array+0xc>
 8003c92:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c96:	4798      	blx	r3
 8003c98:	3601      	adds	r6, #1
 8003c9a:	e7f2      	b.n	8003c82 <__libc_init_array+0x1e>
 8003c9c:	08004618 	.word	0x08004618
 8003ca0:	08004618 	.word	0x08004618
 8003ca4:	08004618 	.word	0x08004618
 8003ca8:	0800461c 	.word	0x0800461c

08003cac <__retarget_lock_acquire_recursive>:
 8003cac:	4770      	bx	lr

08003cae <__retarget_lock_release_recursive>:
 8003cae:	4770      	bx	lr

08003cb0 <_free_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4605      	mov	r5, r0
 8003cb4:	2900      	cmp	r1, #0
 8003cb6:	d040      	beq.n	8003d3a <_free_r+0x8a>
 8003cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cbc:	1f0c      	subs	r4, r1, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	bfb8      	it	lt
 8003cc2:	18e4      	addlt	r4, r4, r3
 8003cc4:	f000 f8de 	bl	8003e84 <__malloc_lock>
 8003cc8:	4a1c      	ldr	r2, [pc, #112]	@ (8003d3c <_free_r+0x8c>)
 8003cca:	6813      	ldr	r3, [r2, #0]
 8003ccc:	b933      	cbnz	r3, 8003cdc <_free_r+0x2c>
 8003cce:	6063      	str	r3, [r4, #4]
 8003cd0:	6014      	str	r4, [r2, #0]
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cd8:	f000 b8da 	b.w	8003e90 <__malloc_unlock>
 8003cdc:	42a3      	cmp	r3, r4
 8003cde:	d908      	bls.n	8003cf2 <_free_r+0x42>
 8003ce0:	6820      	ldr	r0, [r4, #0]
 8003ce2:	1821      	adds	r1, r4, r0
 8003ce4:	428b      	cmp	r3, r1
 8003ce6:	bf01      	itttt	eq
 8003ce8:	6819      	ldreq	r1, [r3, #0]
 8003cea:	685b      	ldreq	r3, [r3, #4]
 8003cec:	1809      	addeq	r1, r1, r0
 8003cee:	6021      	streq	r1, [r4, #0]
 8003cf0:	e7ed      	b.n	8003cce <_free_r+0x1e>
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	b10b      	cbz	r3, 8003cfc <_free_r+0x4c>
 8003cf8:	42a3      	cmp	r3, r4
 8003cfa:	d9fa      	bls.n	8003cf2 <_free_r+0x42>
 8003cfc:	6811      	ldr	r1, [r2, #0]
 8003cfe:	1850      	adds	r0, r2, r1
 8003d00:	42a0      	cmp	r0, r4
 8003d02:	d10b      	bne.n	8003d1c <_free_r+0x6c>
 8003d04:	6820      	ldr	r0, [r4, #0]
 8003d06:	4401      	add	r1, r0
 8003d08:	1850      	adds	r0, r2, r1
 8003d0a:	4283      	cmp	r3, r0
 8003d0c:	6011      	str	r1, [r2, #0]
 8003d0e:	d1e0      	bne.n	8003cd2 <_free_r+0x22>
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	4408      	add	r0, r1
 8003d16:	6010      	str	r0, [r2, #0]
 8003d18:	6053      	str	r3, [r2, #4]
 8003d1a:	e7da      	b.n	8003cd2 <_free_r+0x22>
 8003d1c:	d902      	bls.n	8003d24 <_free_r+0x74>
 8003d1e:	230c      	movs	r3, #12
 8003d20:	602b      	str	r3, [r5, #0]
 8003d22:	e7d6      	b.n	8003cd2 <_free_r+0x22>
 8003d24:	6820      	ldr	r0, [r4, #0]
 8003d26:	1821      	adds	r1, r4, r0
 8003d28:	428b      	cmp	r3, r1
 8003d2a:	bf01      	itttt	eq
 8003d2c:	6819      	ldreq	r1, [r3, #0]
 8003d2e:	685b      	ldreq	r3, [r3, #4]
 8003d30:	1809      	addeq	r1, r1, r0
 8003d32:	6021      	streq	r1, [r4, #0]
 8003d34:	6063      	str	r3, [r4, #4]
 8003d36:	6054      	str	r4, [r2, #4]
 8003d38:	e7cb      	b.n	8003cd2 <_free_r+0x22>
 8003d3a:	bd38      	pop	{r3, r4, r5, pc}
 8003d3c:	2000027c 	.word	0x2000027c

08003d40 <sbrk_aligned>:
 8003d40:	b570      	push	{r4, r5, r6, lr}
 8003d42:	4e0f      	ldr	r6, [pc, #60]	@ (8003d80 <sbrk_aligned+0x40>)
 8003d44:	460c      	mov	r4, r1
 8003d46:	6831      	ldr	r1, [r6, #0]
 8003d48:	4605      	mov	r5, r0
 8003d4a:	b911      	cbnz	r1, 8003d52 <sbrk_aligned+0x12>
 8003d4c:	f000 fbaa 	bl	80044a4 <_sbrk_r>
 8003d50:	6030      	str	r0, [r6, #0]
 8003d52:	4621      	mov	r1, r4
 8003d54:	4628      	mov	r0, r5
 8003d56:	f000 fba5 	bl	80044a4 <_sbrk_r>
 8003d5a:	1c43      	adds	r3, r0, #1
 8003d5c:	d103      	bne.n	8003d66 <sbrk_aligned+0x26>
 8003d5e:	f04f 34ff 	mov.w	r4, #4294967295
 8003d62:	4620      	mov	r0, r4
 8003d64:	bd70      	pop	{r4, r5, r6, pc}
 8003d66:	1cc4      	adds	r4, r0, #3
 8003d68:	f024 0403 	bic.w	r4, r4, #3
 8003d6c:	42a0      	cmp	r0, r4
 8003d6e:	d0f8      	beq.n	8003d62 <sbrk_aligned+0x22>
 8003d70:	1a21      	subs	r1, r4, r0
 8003d72:	4628      	mov	r0, r5
 8003d74:	f000 fb96 	bl	80044a4 <_sbrk_r>
 8003d78:	3001      	adds	r0, #1
 8003d7a:	d1f2      	bne.n	8003d62 <sbrk_aligned+0x22>
 8003d7c:	e7ef      	b.n	8003d5e <sbrk_aligned+0x1e>
 8003d7e:	bf00      	nop
 8003d80:	20000278 	.word	0x20000278

08003d84 <_malloc_r>:
 8003d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d88:	1ccd      	adds	r5, r1, #3
 8003d8a:	f025 0503 	bic.w	r5, r5, #3
 8003d8e:	3508      	adds	r5, #8
 8003d90:	2d0c      	cmp	r5, #12
 8003d92:	bf38      	it	cc
 8003d94:	250c      	movcc	r5, #12
 8003d96:	2d00      	cmp	r5, #0
 8003d98:	4606      	mov	r6, r0
 8003d9a:	db01      	blt.n	8003da0 <_malloc_r+0x1c>
 8003d9c:	42a9      	cmp	r1, r5
 8003d9e:	d904      	bls.n	8003daa <_malloc_r+0x26>
 8003da0:	230c      	movs	r3, #12
 8003da2:	6033      	str	r3, [r6, #0]
 8003da4:	2000      	movs	r0, #0
 8003da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003daa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e80 <_malloc_r+0xfc>
 8003dae:	f000 f869 	bl	8003e84 <__malloc_lock>
 8003db2:	f8d8 3000 	ldr.w	r3, [r8]
 8003db6:	461c      	mov	r4, r3
 8003db8:	bb44      	cbnz	r4, 8003e0c <_malloc_r+0x88>
 8003dba:	4629      	mov	r1, r5
 8003dbc:	4630      	mov	r0, r6
 8003dbe:	f7ff ffbf 	bl	8003d40 <sbrk_aligned>
 8003dc2:	1c43      	adds	r3, r0, #1
 8003dc4:	4604      	mov	r4, r0
 8003dc6:	d158      	bne.n	8003e7a <_malloc_r+0xf6>
 8003dc8:	f8d8 4000 	ldr.w	r4, [r8]
 8003dcc:	4627      	mov	r7, r4
 8003dce:	2f00      	cmp	r7, #0
 8003dd0:	d143      	bne.n	8003e5a <_malloc_r+0xd6>
 8003dd2:	2c00      	cmp	r4, #0
 8003dd4:	d04b      	beq.n	8003e6e <_malloc_r+0xea>
 8003dd6:	6823      	ldr	r3, [r4, #0]
 8003dd8:	4639      	mov	r1, r7
 8003dda:	4630      	mov	r0, r6
 8003ddc:	eb04 0903 	add.w	r9, r4, r3
 8003de0:	f000 fb60 	bl	80044a4 <_sbrk_r>
 8003de4:	4581      	cmp	r9, r0
 8003de6:	d142      	bne.n	8003e6e <_malloc_r+0xea>
 8003de8:	6821      	ldr	r1, [r4, #0]
 8003dea:	4630      	mov	r0, r6
 8003dec:	1a6d      	subs	r5, r5, r1
 8003dee:	4629      	mov	r1, r5
 8003df0:	f7ff ffa6 	bl	8003d40 <sbrk_aligned>
 8003df4:	3001      	adds	r0, #1
 8003df6:	d03a      	beq.n	8003e6e <_malloc_r+0xea>
 8003df8:	6823      	ldr	r3, [r4, #0]
 8003dfa:	442b      	add	r3, r5
 8003dfc:	6023      	str	r3, [r4, #0]
 8003dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	bb62      	cbnz	r2, 8003e60 <_malloc_r+0xdc>
 8003e06:	f8c8 7000 	str.w	r7, [r8]
 8003e0a:	e00f      	b.n	8003e2c <_malloc_r+0xa8>
 8003e0c:	6822      	ldr	r2, [r4, #0]
 8003e0e:	1b52      	subs	r2, r2, r5
 8003e10:	d420      	bmi.n	8003e54 <_malloc_r+0xd0>
 8003e12:	2a0b      	cmp	r2, #11
 8003e14:	d917      	bls.n	8003e46 <_malloc_r+0xc2>
 8003e16:	1961      	adds	r1, r4, r5
 8003e18:	42a3      	cmp	r3, r4
 8003e1a:	6025      	str	r5, [r4, #0]
 8003e1c:	bf18      	it	ne
 8003e1e:	6059      	strne	r1, [r3, #4]
 8003e20:	6863      	ldr	r3, [r4, #4]
 8003e22:	bf08      	it	eq
 8003e24:	f8c8 1000 	streq.w	r1, [r8]
 8003e28:	5162      	str	r2, [r4, r5]
 8003e2a:	604b      	str	r3, [r1, #4]
 8003e2c:	4630      	mov	r0, r6
 8003e2e:	f000 f82f 	bl	8003e90 <__malloc_unlock>
 8003e32:	f104 000b 	add.w	r0, r4, #11
 8003e36:	1d23      	adds	r3, r4, #4
 8003e38:	f020 0007 	bic.w	r0, r0, #7
 8003e3c:	1ac2      	subs	r2, r0, r3
 8003e3e:	bf1c      	itt	ne
 8003e40:	1a1b      	subne	r3, r3, r0
 8003e42:	50a3      	strne	r3, [r4, r2]
 8003e44:	e7af      	b.n	8003da6 <_malloc_r+0x22>
 8003e46:	6862      	ldr	r2, [r4, #4]
 8003e48:	42a3      	cmp	r3, r4
 8003e4a:	bf0c      	ite	eq
 8003e4c:	f8c8 2000 	streq.w	r2, [r8]
 8003e50:	605a      	strne	r2, [r3, #4]
 8003e52:	e7eb      	b.n	8003e2c <_malloc_r+0xa8>
 8003e54:	4623      	mov	r3, r4
 8003e56:	6864      	ldr	r4, [r4, #4]
 8003e58:	e7ae      	b.n	8003db8 <_malloc_r+0x34>
 8003e5a:	463c      	mov	r4, r7
 8003e5c:	687f      	ldr	r7, [r7, #4]
 8003e5e:	e7b6      	b.n	8003dce <_malloc_r+0x4a>
 8003e60:	461a      	mov	r2, r3
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	d1fb      	bne.n	8003e60 <_malloc_r+0xdc>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	6053      	str	r3, [r2, #4]
 8003e6c:	e7de      	b.n	8003e2c <_malloc_r+0xa8>
 8003e6e:	230c      	movs	r3, #12
 8003e70:	4630      	mov	r0, r6
 8003e72:	6033      	str	r3, [r6, #0]
 8003e74:	f000 f80c 	bl	8003e90 <__malloc_unlock>
 8003e78:	e794      	b.n	8003da4 <_malloc_r+0x20>
 8003e7a:	6005      	str	r5, [r0, #0]
 8003e7c:	e7d6      	b.n	8003e2c <_malloc_r+0xa8>
 8003e7e:	bf00      	nop
 8003e80:	2000027c 	.word	0x2000027c

08003e84 <__malloc_lock>:
 8003e84:	4801      	ldr	r0, [pc, #4]	@ (8003e8c <__malloc_lock+0x8>)
 8003e86:	f7ff bf11 	b.w	8003cac <__retarget_lock_acquire_recursive>
 8003e8a:	bf00      	nop
 8003e8c:	20000274 	.word	0x20000274

08003e90 <__malloc_unlock>:
 8003e90:	4801      	ldr	r0, [pc, #4]	@ (8003e98 <__malloc_unlock+0x8>)
 8003e92:	f7ff bf0c 	b.w	8003cae <__retarget_lock_release_recursive>
 8003e96:	bf00      	nop
 8003e98:	20000274 	.word	0x20000274

08003e9c <__ssputs_r>:
 8003e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ea0:	461f      	mov	r7, r3
 8003ea2:	688e      	ldr	r6, [r1, #8]
 8003ea4:	4682      	mov	sl, r0
 8003ea6:	42be      	cmp	r6, r7
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	4690      	mov	r8, r2
 8003eac:	680b      	ldr	r3, [r1, #0]
 8003eae:	d82d      	bhi.n	8003f0c <__ssputs_r+0x70>
 8003eb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003eb4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003eb8:	d026      	beq.n	8003f08 <__ssputs_r+0x6c>
 8003eba:	6965      	ldr	r5, [r4, #20]
 8003ebc:	6909      	ldr	r1, [r1, #16]
 8003ebe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ec2:	eba3 0901 	sub.w	r9, r3, r1
 8003ec6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003eca:	1c7b      	adds	r3, r7, #1
 8003ecc:	444b      	add	r3, r9
 8003ece:	106d      	asrs	r5, r5, #1
 8003ed0:	429d      	cmp	r5, r3
 8003ed2:	bf38      	it	cc
 8003ed4:	461d      	movcc	r5, r3
 8003ed6:	0553      	lsls	r3, r2, #21
 8003ed8:	d527      	bpl.n	8003f2a <__ssputs_r+0x8e>
 8003eda:	4629      	mov	r1, r5
 8003edc:	f7ff ff52 	bl	8003d84 <_malloc_r>
 8003ee0:	4606      	mov	r6, r0
 8003ee2:	b360      	cbz	r0, 8003f3e <__ssputs_r+0xa2>
 8003ee4:	464a      	mov	r2, r9
 8003ee6:	6921      	ldr	r1, [r4, #16]
 8003ee8:	f000 fafa 	bl	80044e0 <memcpy>
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef6:	81a3      	strh	r3, [r4, #12]
 8003ef8:	6126      	str	r6, [r4, #16]
 8003efa:	444e      	add	r6, r9
 8003efc:	6026      	str	r6, [r4, #0]
 8003efe:	463e      	mov	r6, r7
 8003f00:	6165      	str	r5, [r4, #20]
 8003f02:	eba5 0509 	sub.w	r5, r5, r9
 8003f06:	60a5      	str	r5, [r4, #8]
 8003f08:	42be      	cmp	r6, r7
 8003f0a:	d900      	bls.n	8003f0e <__ssputs_r+0x72>
 8003f0c:	463e      	mov	r6, r7
 8003f0e:	4632      	mov	r2, r6
 8003f10:	4641      	mov	r1, r8
 8003f12:	6820      	ldr	r0, [r4, #0]
 8003f14:	f000 faac 	bl	8004470 <memmove>
 8003f18:	2000      	movs	r0, #0
 8003f1a:	68a3      	ldr	r3, [r4, #8]
 8003f1c:	1b9b      	subs	r3, r3, r6
 8003f1e:	60a3      	str	r3, [r4, #8]
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	4433      	add	r3, r6
 8003f24:	6023      	str	r3, [r4, #0]
 8003f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f2a:	462a      	mov	r2, r5
 8003f2c:	f000 fae6 	bl	80044fc <_realloc_r>
 8003f30:	4606      	mov	r6, r0
 8003f32:	2800      	cmp	r0, #0
 8003f34:	d1e0      	bne.n	8003ef8 <__ssputs_r+0x5c>
 8003f36:	4650      	mov	r0, sl
 8003f38:	6921      	ldr	r1, [r4, #16]
 8003f3a:	f7ff feb9 	bl	8003cb0 <_free_r>
 8003f3e:	230c      	movs	r3, #12
 8003f40:	f8ca 3000 	str.w	r3, [sl]
 8003f44:	89a3      	ldrh	r3, [r4, #12]
 8003f46:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f4e:	81a3      	strh	r3, [r4, #12]
 8003f50:	e7e9      	b.n	8003f26 <__ssputs_r+0x8a>
	...

08003f54 <_svfiprintf_r>:
 8003f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f58:	4698      	mov	r8, r3
 8003f5a:	898b      	ldrh	r3, [r1, #12]
 8003f5c:	4607      	mov	r7, r0
 8003f5e:	061b      	lsls	r3, r3, #24
 8003f60:	460d      	mov	r5, r1
 8003f62:	4614      	mov	r4, r2
 8003f64:	b09d      	sub	sp, #116	@ 0x74
 8003f66:	d510      	bpl.n	8003f8a <_svfiprintf_r+0x36>
 8003f68:	690b      	ldr	r3, [r1, #16]
 8003f6a:	b973      	cbnz	r3, 8003f8a <_svfiprintf_r+0x36>
 8003f6c:	2140      	movs	r1, #64	@ 0x40
 8003f6e:	f7ff ff09 	bl	8003d84 <_malloc_r>
 8003f72:	6028      	str	r0, [r5, #0]
 8003f74:	6128      	str	r0, [r5, #16]
 8003f76:	b930      	cbnz	r0, 8003f86 <_svfiprintf_r+0x32>
 8003f78:	230c      	movs	r3, #12
 8003f7a:	603b      	str	r3, [r7, #0]
 8003f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f80:	b01d      	add	sp, #116	@ 0x74
 8003f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f86:	2340      	movs	r3, #64	@ 0x40
 8003f88:	616b      	str	r3, [r5, #20]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f8e:	2320      	movs	r3, #32
 8003f90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f94:	2330      	movs	r3, #48	@ 0x30
 8003f96:	f04f 0901 	mov.w	r9, #1
 8003f9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f9e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004138 <_svfiprintf_r+0x1e4>
 8003fa2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fa6:	4623      	mov	r3, r4
 8003fa8:	469a      	mov	sl, r3
 8003faa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fae:	b10a      	cbz	r2, 8003fb4 <_svfiprintf_r+0x60>
 8003fb0:	2a25      	cmp	r2, #37	@ 0x25
 8003fb2:	d1f9      	bne.n	8003fa8 <_svfiprintf_r+0x54>
 8003fb4:	ebba 0b04 	subs.w	fp, sl, r4
 8003fb8:	d00b      	beq.n	8003fd2 <_svfiprintf_r+0x7e>
 8003fba:	465b      	mov	r3, fp
 8003fbc:	4622      	mov	r2, r4
 8003fbe:	4629      	mov	r1, r5
 8003fc0:	4638      	mov	r0, r7
 8003fc2:	f7ff ff6b 	bl	8003e9c <__ssputs_r>
 8003fc6:	3001      	adds	r0, #1
 8003fc8:	f000 80a7 	beq.w	800411a <_svfiprintf_r+0x1c6>
 8003fcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fce:	445a      	add	r2, fp
 8003fd0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 809f 	beq.w	800411a <_svfiprintf_r+0x1c6>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fe6:	f10a 0a01 	add.w	sl, sl, #1
 8003fea:	9304      	str	r3, [sp, #16]
 8003fec:	9307      	str	r3, [sp, #28]
 8003fee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ff2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ff4:	4654      	mov	r4, sl
 8003ff6:	2205      	movs	r2, #5
 8003ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ffc:	484e      	ldr	r0, [pc, #312]	@ (8004138 <_svfiprintf_r+0x1e4>)
 8003ffe:	f000 fa61 	bl	80044c4 <memchr>
 8004002:	9a04      	ldr	r2, [sp, #16]
 8004004:	b9d8      	cbnz	r0, 800403e <_svfiprintf_r+0xea>
 8004006:	06d0      	lsls	r0, r2, #27
 8004008:	bf44      	itt	mi
 800400a:	2320      	movmi	r3, #32
 800400c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004010:	0711      	lsls	r1, r2, #28
 8004012:	bf44      	itt	mi
 8004014:	232b      	movmi	r3, #43	@ 0x2b
 8004016:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800401a:	f89a 3000 	ldrb.w	r3, [sl]
 800401e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004020:	d015      	beq.n	800404e <_svfiprintf_r+0xfa>
 8004022:	4654      	mov	r4, sl
 8004024:	2000      	movs	r0, #0
 8004026:	f04f 0c0a 	mov.w	ip, #10
 800402a:	9a07      	ldr	r2, [sp, #28]
 800402c:	4621      	mov	r1, r4
 800402e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004032:	3b30      	subs	r3, #48	@ 0x30
 8004034:	2b09      	cmp	r3, #9
 8004036:	d94b      	bls.n	80040d0 <_svfiprintf_r+0x17c>
 8004038:	b1b0      	cbz	r0, 8004068 <_svfiprintf_r+0x114>
 800403a:	9207      	str	r2, [sp, #28]
 800403c:	e014      	b.n	8004068 <_svfiprintf_r+0x114>
 800403e:	eba0 0308 	sub.w	r3, r0, r8
 8004042:	fa09 f303 	lsl.w	r3, r9, r3
 8004046:	4313      	orrs	r3, r2
 8004048:	46a2      	mov	sl, r4
 800404a:	9304      	str	r3, [sp, #16]
 800404c:	e7d2      	b.n	8003ff4 <_svfiprintf_r+0xa0>
 800404e:	9b03      	ldr	r3, [sp, #12]
 8004050:	1d19      	adds	r1, r3, #4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	9103      	str	r1, [sp, #12]
 8004056:	2b00      	cmp	r3, #0
 8004058:	bfbb      	ittet	lt
 800405a:	425b      	neglt	r3, r3
 800405c:	f042 0202 	orrlt.w	r2, r2, #2
 8004060:	9307      	strge	r3, [sp, #28]
 8004062:	9307      	strlt	r3, [sp, #28]
 8004064:	bfb8      	it	lt
 8004066:	9204      	strlt	r2, [sp, #16]
 8004068:	7823      	ldrb	r3, [r4, #0]
 800406a:	2b2e      	cmp	r3, #46	@ 0x2e
 800406c:	d10a      	bne.n	8004084 <_svfiprintf_r+0x130>
 800406e:	7863      	ldrb	r3, [r4, #1]
 8004070:	2b2a      	cmp	r3, #42	@ 0x2a
 8004072:	d132      	bne.n	80040da <_svfiprintf_r+0x186>
 8004074:	9b03      	ldr	r3, [sp, #12]
 8004076:	3402      	adds	r4, #2
 8004078:	1d1a      	adds	r2, r3, #4
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	9203      	str	r2, [sp, #12]
 800407e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004082:	9305      	str	r3, [sp, #20]
 8004084:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800413c <_svfiprintf_r+0x1e8>
 8004088:	2203      	movs	r2, #3
 800408a:	4650      	mov	r0, sl
 800408c:	7821      	ldrb	r1, [r4, #0]
 800408e:	f000 fa19 	bl	80044c4 <memchr>
 8004092:	b138      	cbz	r0, 80040a4 <_svfiprintf_r+0x150>
 8004094:	2240      	movs	r2, #64	@ 0x40
 8004096:	9b04      	ldr	r3, [sp, #16]
 8004098:	eba0 000a 	sub.w	r0, r0, sl
 800409c:	4082      	lsls	r2, r0
 800409e:	4313      	orrs	r3, r2
 80040a0:	3401      	adds	r4, #1
 80040a2:	9304      	str	r3, [sp, #16]
 80040a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a8:	2206      	movs	r2, #6
 80040aa:	4825      	ldr	r0, [pc, #148]	@ (8004140 <_svfiprintf_r+0x1ec>)
 80040ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040b0:	f000 fa08 	bl	80044c4 <memchr>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d036      	beq.n	8004126 <_svfiprintf_r+0x1d2>
 80040b8:	4b22      	ldr	r3, [pc, #136]	@ (8004144 <_svfiprintf_r+0x1f0>)
 80040ba:	bb1b      	cbnz	r3, 8004104 <_svfiprintf_r+0x1b0>
 80040bc:	9b03      	ldr	r3, [sp, #12]
 80040be:	3307      	adds	r3, #7
 80040c0:	f023 0307 	bic.w	r3, r3, #7
 80040c4:	3308      	adds	r3, #8
 80040c6:	9303      	str	r3, [sp, #12]
 80040c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040ca:	4433      	add	r3, r6
 80040cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80040ce:	e76a      	b.n	8003fa6 <_svfiprintf_r+0x52>
 80040d0:	460c      	mov	r4, r1
 80040d2:	2001      	movs	r0, #1
 80040d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80040d8:	e7a8      	b.n	800402c <_svfiprintf_r+0xd8>
 80040da:	2300      	movs	r3, #0
 80040dc:	f04f 0c0a 	mov.w	ip, #10
 80040e0:	4619      	mov	r1, r3
 80040e2:	3401      	adds	r4, #1
 80040e4:	9305      	str	r3, [sp, #20]
 80040e6:	4620      	mov	r0, r4
 80040e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040ec:	3a30      	subs	r2, #48	@ 0x30
 80040ee:	2a09      	cmp	r2, #9
 80040f0:	d903      	bls.n	80040fa <_svfiprintf_r+0x1a6>
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d0c6      	beq.n	8004084 <_svfiprintf_r+0x130>
 80040f6:	9105      	str	r1, [sp, #20]
 80040f8:	e7c4      	b.n	8004084 <_svfiprintf_r+0x130>
 80040fa:	4604      	mov	r4, r0
 80040fc:	2301      	movs	r3, #1
 80040fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8004102:	e7f0      	b.n	80040e6 <_svfiprintf_r+0x192>
 8004104:	ab03      	add	r3, sp, #12
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	462a      	mov	r2, r5
 800410a:	4638      	mov	r0, r7
 800410c:	4b0e      	ldr	r3, [pc, #56]	@ (8004148 <_svfiprintf_r+0x1f4>)
 800410e:	a904      	add	r1, sp, #16
 8004110:	f3af 8000 	nop.w
 8004114:	1c42      	adds	r2, r0, #1
 8004116:	4606      	mov	r6, r0
 8004118:	d1d6      	bne.n	80040c8 <_svfiprintf_r+0x174>
 800411a:	89ab      	ldrh	r3, [r5, #12]
 800411c:	065b      	lsls	r3, r3, #25
 800411e:	f53f af2d 	bmi.w	8003f7c <_svfiprintf_r+0x28>
 8004122:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004124:	e72c      	b.n	8003f80 <_svfiprintf_r+0x2c>
 8004126:	ab03      	add	r3, sp, #12
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	462a      	mov	r2, r5
 800412c:	4638      	mov	r0, r7
 800412e:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <_svfiprintf_r+0x1f4>)
 8004130:	a904      	add	r1, sp, #16
 8004132:	f000 f87d 	bl	8004230 <_printf_i>
 8004136:	e7ed      	b.n	8004114 <_svfiprintf_r+0x1c0>
 8004138:	080045da 	.word	0x080045da
 800413c:	080045e0 	.word	0x080045e0
 8004140:	080045e4 	.word	0x080045e4
 8004144:	00000000 	.word	0x00000000
 8004148:	08003e9d 	.word	0x08003e9d

0800414c <_printf_common>:
 800414c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004150:	4616      	mov	r6, r2
 8004152:	4698      	mov	r8, r3
 8004154:	688a      	ldr	r2, [r1, #8]
 8004156:	690b      	ldr	r3, [r1, #16]
 8004158:	4607      	mov	r7, r0
 800415a:	4293      	cmp	r3, r2
 800415c:	bfb8      	it	lt
 800415e:	4613      	movlt	r3, r2
 8004160:	6033      	str	r3, [r6, #0]
 8004162:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004166:	460c      	mov	r4, r1
 8004168:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800416c:	b10a      	cbz	r2, 8004172 <_printf_common+0x26>
 800416e:	3301      	adds	r3, #1
 8004170:	6033      	str	r3, [r6, #0]
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	0699      	lsls	r1, r3, #26
 8004176:	bf42      	ittt	mi
 8004178:	6833      	ldrmi	r3, [r6, #0]
 800417a:	3302      	addmi	r3, #2
 800417c:	6033      	strmi	r3, [r6, #0]
 800417e:	6825      	ldr	r5, [r4, #0]
 8004180:	f015 0506 	ands.w	r5, r5, #6
 8004184:	d106      	bne.n	8004194 <_printf_common+0x48>
 8004186:	f104 0a19 	add.w	sl, r4, #25
 800418a:	68e3      	ldr	r3, [r4, #12]
 800418c:	6832      	ldr	r2, [r6, #0]
 800418e:	1a9b      	subs	r3, r3, r2
 8004190:	42ab      	cmp	r3, r5
 8004192:	dc2b      	bgt.n	80041ec <_printf_common+0xa0>
 8004194:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004198:	6822      	ldr	r2, [r4, #0]
 800419a:	3b00      	subs	r3, #0
 800419c:	bf18      	it	ne
 800419e:	2301      	movne	r3, #1
 80041a0:	0692      	lsls	r2, r2, #26
 80041a2:	d430      	bmi.n	8004206 <_printf_common+0xba>
 80041a4:	4641      	mov	r1, r8
 80041a6:	4638      	mov	r0, r7
 80041a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041ac:	47c8      	blx	r9
 80041ae:	3001      	adds	r0, #1
 80041b0:	d023      	beq.n	80041fa <_printf_common+0xae>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	6922      	ldr	r2, [r4, #16]
 80041b6:	f003 0306 	and.w	r3, r3, #6
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	bf14      	ite	ne
 80041be:	2500      	movne	r5, #0
 80041c0:	6833      	ldreq	r3, [r6, #0]
 80041c2:	f04f 0600 	mov.w	r6, #0
 80041c6:	bf08      	it	eq
 80041c8:	68e5      	ldreq	r5, [r4, #12]
 80041ca:	f104 041a 	add.w	r4, r4, #26
 80041ce:	bf08      	it	eq
 80041d0:	1aed      	subeq	r5, r5, r3
 80041d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80041d6:	bf08      	it	eq
 80041d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041dc:	4293      	cmp	r3, r2
 80041de:	bfc4      	itt	gt
 80041e0:	1a9b      	subgt	r3, r3, r2
 80041e2:	18ed      	addgt	r5, r5, r3
 80041e4:	42b5      	cmp	r5, r6
 80041e6:	d11a      	bne.n	800421e <_printf_common+0xd2>
 80041e8:	2000      	movs	r0, #0
 80041ea:	e008      	b.n	80041fe <_printf_common+0xb2>
 80041ec:	2301      	movs	r3, #1
 80041ee:	4652      	mov	r2, sl
 80041f0:	4641      	mov	r1, r8
 80041f2:	4638      	mov	r0, r7
 80041f4:	47c8      	blx	r9
 80041f6:	3001      	adds	r0, #1
 80041f8:	d103      	bne.n	8004202 <_printf_common+0xb6>
 80041fa:	f04f 30ff 	mov.w	r0, #4294967295
 80041fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004202:	3501      	adds	r5, #1
 8004204:	e7c1      	b.n	800418a <_printf_common+0x3e>
 8004206:	2030      	movs	r0, #48	@ 0x30
 8004208:	18e1      	adds	r1, r4, r3
 800420a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800420e:	1c5a      	adds	r2, r3, #1
 8004210:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004214:	4422      	add	r2, r4
 8004216:	3302      	adds	r3, #2
 8004218:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800421c:	e7c2      	b.n	80041a4 <_printf_common+0x58>
 800421e:	2301      	movs	r3, #1
 8004220:	4622      	mov	r2, r4
 8004222:	4641      	mov	r1, r8
 8004224:	4638      	mov	r0, r7
 8004226:	47c8      	blx	r9
 8004228:	3001      	adds	r0, #1
 800422a:	d0e6      	beq.n	80041fa <_printf_common+0xae>
 800422c:	3601      	adds	r6, #1
 800422e:	e7d9      	b.n	80041e4 <_printf_common+0x98>

08004230 <_printf_i>:
 8004230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004234:	7e0f      	ldrb	r7, [r1, #24]
 8004236:	4691      	mov	r9, r2
 8004238:	2f78      	cmp	r7, #120	@ 0x78
 800423a:	4680      	mov	r8, r0
 800423c:	460c      	mov	r4, r1
 800423e:	469a      	mov	sl, r3
 8004240:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004242:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004246:	d807      	bhi.n	8004258 <_printf_i+0x28>
 8004248:	2f62      	cmp	r7, #98	@ 0x62
 800424a:	d80a      	bhi.n	8004262 <_printf_i+0x32>
 800424c:	2f00      	cmp	r7, #0
 800424e:	f000 80d3 	beq.w	80043f8 <_printf_i+0x1c8>
 8004252:	2f58      	cmp	r7, #88	@ 0x58
 8004254:	f000 80ba 	beq.w	80043cc <_printf_i+0x19c>
 8004258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800425c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004260:	e03a      	b.n	80042d8 <_printf_i+0xa8>
 8004262:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004266:	2b15      	cmp	r3, #21
 8004268:	d8f6      	bhi.n	8004258 <_printf_i+0x28>
 800426a:	a101      	add	r1, pc, #4	@ (adr r1, 8004270 <_printf_i+0x40>)
 800426c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004270:	080042c9 	.word	0x080042c9
 8004274:	080042dd 	.word	0x080042dd
 8004278:	08004259 	.word	0x08004259
 800427c:	08004259 	.word	0x08004259
 8004280:	08004259 	.word	0x08004259
 8004284:	08004259 	.word	0x08004259
 8004288:	080042dd 	.word	0x080042dd
 800428c:	08004259 	.word	0x08004259
 8004290:	08004259 	.word	0x08004259
 8004294:	08004259 	.word	0x08004259
 8004298:	08004259 	.word	0x08004259
 800429c:	080043df 	.word	0x080043df
 80042a0:	08004307 	.word	0x08004307
 80042a4:	08004399 	.word	0x08004399
 80042a8:	08004259 	.word	0x08004259
 80042ac:	08004259 	.word	0x08004259
 80042b0:	08004401 	.word	0x08004401
 80042b4:	08004259 	.word	0x08004259
 80042b8:	08004307 	.word	0x08004307
 80042bc:	08004259 	.word	0x08004259
 80042c0:	08004259 	.word	0x08004259
 80042c4:	080043a1 	.word	0x080043a1
 80042c8:	6833      	ldr	r3, [r6, #0]
 80042ca:	1d1a      	adds	r2, r3, #4
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6032      	str	r2, [r6, #0]
 80042d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042d8:	2301      	movs	r3, #1
 80042da:	e09e      	b.n	800441a <_printf_i+0x1ea>
 80042dc:	6833      	ldr	r3, [r6, #0]
 80042de:	6820      	ldr	r0, [r4, #0]
 80042e0:	1d19      	adds	r1, r3, #4
 80042e2:	6031      	str	r1, [r6, #0]
 80042e4:	0606      	lsls	r6, r0, #24
 80042e6:	d501      	bpl.n	80042ec <_printf_i+0xbc>
 80042e8:	681d      	ldr	r5, [r3, #0]
 80042ea:	e003      	b.n	80042f4 <_printf_i+0xc4>
 80042ec:	0645      	lsls	r5, r0, #25
 80042ee:	d5fb      	bpl.n	80042e8 <_printf_i+0xb8>
 80042f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042f4:	2d00      	cmp	r5, #0
 80042f6:	da03      	bge.n	8004300 <_printf_i+0xd0>
 80042f8:	232d      	movs	r3, #45	@ 0x2d
 80042fa:	426d      	negs	r5, r5
 80042fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004300:	230a      	movs	r3, #10
 8004302:	4859      	ldr	r0, [pc, #356]	@ (8004468 <_printf_i+0x238>)
 8004304:	e011      	b.n	800432a <_printf_i+0xfa>
 8004306:	6821      	ldr	r1, [r4, #0]
 8004308:	6833      	ldr	r3, [r6, #0]
 800430a:	0608      	lsls	r0, r1, #24
 800430c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004310:	d402      	bmi.n	8004318 <_printf_i+0xe8>
 8004312:	0649      	lsls	r1, r1, #25
 8004314:	bf48      	it	mi
 8004316:	b2ad      	uxthmi	r5, r5
 8004318:	2f6f      	cmp	r7, #111	@ 0x6f
 800431a:	6033      	str	r3, [r6, #0]
 800431c:	bf14      	ite	ne
 800431e:	230a      	movne	r3, #10
 8004320:	2308      	moveq	r3, #8
 8004322:	4851      	ldr	r0, [pc, #324]	@ (8004468 <_printf_i+0x238>)
 8004324:	2100      	movs	r1, #0
 8004326:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800432a:	6866      	ldr	r6, [r4, #4]
 800432c:	2e00      	cmp	r6, #0
 800432e:	bfa8      	it	ge
 8004330:	6821      	ldrge	r1, [r4, #0]
 8004332:	60a6      	str	r6, [r4, #8]
 8004334:	bfa4      	itt	ge
 8004336:	f021 0104 	bicge.w	r1, r1, #4
 800433a:	6021      	strge	r1, [r4, #0]
 800433c:	b90d      	cbnz	r5, 8004342 <_printf_i+0x112>
 800433e:	2e00      	cmp	r6, #0
 8004340:	d04b      	beq.n	80043da <_printf_i+0x1aa>
 8004342:	4616      	mov	r6, r2
 8004344:	fbb5 f1f3 	udiv	r1, r5, r3
 8004348:	fb03 5711 	mls	r7, r3, r1, r5
 800434c:	5dc7      	ldrb	r7, [r0, r7]
 800434e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004352:	462f      	mov	r7, r5
 8004354:	42bb      	cmp	r3, r7
 8004356:	460d      	mov	r5, r1
 8004358:	d9f4      	bls.n	8004344 <_printf_i+0x114>
 800435a:	2b08      	cmp	r3, #8
 800435c:	d10b      	bne.n	8004376 <_printf_i+0x146>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	07df      	lsls	r7, r3, #31
 8004362:	d508      	bpl.n	8004376 <_printf_i+0x146>
 8004364:	6923      	ldr	r3, [r4, #16]
 8004366:	6861      	ldr	r1, [r4, #4]
 8004368:	4299      	cmp	r1, r3
 800436a:	bfde      	ittt	le
 800436c:	2330      	movle	r3, #48	@ 0x30
 800436e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004372:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004376:	1b92      	subs	r2, r2, r6
 8004378:	6122      	str	r2, [r4, #16]
 800437a:	464b      	mov	r3, r9
 800437c:	4621      	mov	r1, r4
 800437e:	4640      	mov	r0, r8
 8004380:	f8cd a000 	str.w	sl, [sp]
 8004384:	aa03      	add	r2, sp, #12
 8004386:	f7ff fee1 	bl	800414c <_printf_common>
 800438a:	3001      	adds	r0, #1
 800438c:	d14a      	bne.n	8004424 <_printf_i+0x1f4>
 800438e:	f04f 30ff 	mov.w	r0, #4294967295
 8004392:	b004      	add	sp, #16
 8004394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	f043 0320 	orr.w	r3, r3, #32
 800439e:	6023      	str	r3, [r4, #0]
 80043a0:	2778      	movs	r7, #120	@ 0x78
 80043a2:	4832      	ldr	r0, [pc, #200]	@ (800446c <_printf_i+0x23c>)
 80043a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	6831      	ldr	r1, [r6, #0]
 80043ac:	061f      	lsls	r7, r3, #24
 80043ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80043b2:	d402      	bmi.n	80043ba <_printf_i+0x18a>
 80043b4:	065f      	lsls	r7, r3, #25
 80043b6:	bf48      	it	mi
 80043b8:	b2ad      	uxthmi	r5, r5
 80043ba:	6031      	str	r1, [r6, #0]
 80043bc:	07d9      	lsls	r1, r3, #31
 80043be:	bf44      	itt	mi
 80043c0:	f043 0320 	orrmi.w	r3, r3, #32
 80043c4:	6023      	strmi	r3, [r4, #0]
 80043c6:	b11d      	cbz	r5, 80043d0 <_printf_i+0x1a0>
 80043c8:	2310      	movs	r3, #16
 80043ca:	e7ab      	b.n	8004324 <_printf_i+0xf4>
 80043cc:	4826      	ldr	r0, [pc, #152]	@ (8004468 <_printf_i+0x238>)
 80043ce:	e7e9      	b.n	80043a4 <_printf_i+0x174>
 80043d0:	6823      	ldr	r3, [r4, #0]
 80043d2:	f023 0320 	bic.w	r3, r3, #32
 80043d6:	6023      	str	r3, [r4, #0]
 80043d8:	e7f6      	b.n	80043c8 <_printf_i+0x198>
 80043da:	4616      	mov	r6, r2
 80043dc:	e7bd      	b.n	800435a <_printf_i+0x12a>
 80043de:	6833      	ldr	r3, [r6, #0]
 80043e0:	6825      	ldr	r5, [r4, #0]
 80043e2:	1d18      	adds	r0, r3, #4
 80043e4:	6961      	ldr	r1, [r4, #20]
 80043e6:	6030      	str	r0, [r6, #0]
 80043e8:	062e      	lsls	r6, r5, #24
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	d501      	bpl.n	80043f2 <_printf_i+0x1c2>
 80043ee:	6019      	str	r1, [r3, #0]
 80043f0:	e002      	b.n	80043f8 <_printf_i+0x1c8>
 80043f2:	0668      	lsls	r0, r5, #25
 80043f4:	d5fb      	bpl.n	80043ee <_printf_i+0x1be>
 80043f6:	8019      	strh	r1, [r3, #0]
 80043f8:	2300      	movs	r3, #0
 80043fa:	4616      	mov	r6, r2
 80043fc:	6123      	str	r3, [r4, #16]
 80043fe:	e7bc      	b.n	800437a <_printf_i+0x14a>
 8004400:	6833      	ldr	r3, [r6, #0]
 8004402:	2100      	movs	r1, #0
 8004404:	1d1a      	adds	r2, r3, #4
 8004406:	6032      	str	r2, [r6, #0]
 8004408:	681e      	ldr	r6, [r3, #0]
 800440a:	6862      	ldr	r2, [r4, #4]
 800440c:	4630      	mov	r0, r6
 800440e:	f000 f859 	bl	80044c4 <memchr>
 8004412:	b108      	cbz	r0, 8004418 <_printf_i+0x1e8>
 8004414:	1b80      	subs	r0, r0, r6
 8004416:	6060      	str	r0, [r4, #4]
 8004418:	6863      	ldr	r3, [r4, #4]
 800441a:	6123      	str	r3, [r4, #16]
 800441c:	2300      	movs	r3, #0
 800441e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004422:	e7aa      	b.n	800437a <_printf_i+0x14a>
 8004424:	4632      	mov	r2, r6
 8004426:	4649      	mov	r1, r9
 8004428:	4640      	mov	r0, r8
 800442a:	6923      	ldr	r3, [r4, #16]
 800442c:	47d0      	blx	sl
 800442e:	3001      	adds	r0, #1
 8004430:	d0ad      	beq.n	800438e <_printf_i+0x15e>
 8004432:	6823      	ldr	r3, [r4, #0]
 8004434:	079b      	lsls	r3, r3, #30
 8004436:	d413      	bmi.n	8004460 <_printf_i+0x230>
 8004438:	68e0      	ldr	r0, [r4, #12]
 800443a:	9b03      	ldr	r3, [sp, #12]
 800443c:	4298      	cmp	r0, r3
 800443e:	bfb8      	it	lt
 8004440:	4618      	movlt	r0, r3
 8004442:	e7a6      	b.n	8004392 <_printf_i+0x162>
 8004444:	2301      	movs	r3, #1
 8004446:	4632      	mov	r2, r6
 8004448:	4649      	mov	r1, r9
 800444a:	4640      	mov	r0, r8
 800444c:	47d0      	blx	sl
 800444e:	3001      	adds	r0, #1
 8004450:	d09d      	beq.n	800438e <_printf_i+0x15e>
 8004452:	3501      	adds	r5, #1
 8004454:	68e3      	ldr	r3, [r4, #12]
 8004456:	9903      	ldr	r1, [sp, #12]
 8004458:	1a5b      	subs	r3, r3, r1
 800445a:	42ab      	cmp	r3, r5
 800445c:	dcf2      	bgt.n	8004444 <_printf_i+0x214>
 800445e:	e7eb      	b.n	8004438 <_printf_i+0x208>
 8004460:	2500      	movs	r5, #0
 8004462:	f104 0619 	add.w	r6, r4, #25
 8004466:	e7f5      	b.n	8004454 <_printf_i+0x224>
 8004468:	080045eb 	.word	0x080045eb
 800446c:	080045fc 	.word	0x080045fc

08004470 <memmove>:
 8004470:	4288      	cmp	r0, r1
 8004472:	b510      	push	{r4, lr}
 8004474:	eb01 0402 	add.w	r4, r1, r2
 8004478:	d902      	bls.n	8004480 <memmove+0x10>
 800447a:	4284      	cmp	r4, r0
 800447c:	4623      	mov	r3, r4
 800447e:	d807      	bhi.n	8004490 <memmove+0x20>
 8004480:	1e43      	subs	r3, r0, #1
 8004482:	42a1      	cmp	r1, r4
 8004484:	d008      	beq.n	8004498 <memmove+0x28>
 8004486:	f811 2b01 	ldrb.w	r2, [r1], #1
 800448a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800448e:	e7f8      	b.n	8004482 <memmove+0x12>
 8004490:	4601      	mov	r1, r0
 8004492:	4402      	add	r2, r0
 8004494:	428a      	cmp	r2, r1
 8004496:	d100      	bne.n	800449a <memmove+0x2a>
 8004498:	bd10      	pop	{r4, pc}
 800449a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800449e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80044a2:	e7f7      	b.n	8004494 <memmove+0x24>

080044a4 <_sbrk_r>:
 80044a4:	b538      	push	{r3, r4, r5, lr}
 80044a6:	2300      	movs	r3, #0
 80044a8:	4d05      	ldr	r5, [pc, #20]	@ (80044c0 <_sbrk_r+0x1c>)
 80044aa:	4604      	mov	r4, r0
 80044ac:	4608      	mov	r0, r1
 80044ae:	602b      	str	r3, [r5, #0]
 80044b0:	f7fc fe8a 	bl	80011c8 <_sbrk>
 80044b4:	1c43      	adds	r3, r0, #1
 80044b6:	d102      	bne.n	80044be <_sbrk_r+0x1a>
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	b103      	cbz	r3, 80044be <_sbrk_r+0x1a>
 80044bc:	6023      	str	r3, [r4, #0]
 80044be:	bd38      	pop	{r3, r4, r5, pc}
 80044c0:	20000270 	.word	0x20000270

080044c4 <memchr>:
 80044c4:	4603      	mov	r3, r0
 80044c6:	b510      	push	{r4, lr}
 80044c8:	b2c9      	uxtb	r1, r1
 80044ca:	4402      	add	r2, r0
 80044cc:	4293      	cmp	r3, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	d101      	bne.n	80044d6 <memchr+0x12>
 80044d2:	2000      	movs	r0, #0
 80044d4:	e003      	b.n	80044de <memchr+0x1a>
 80044d6:	7804      	ldrb	r4, [r0, #0]
 80044d8:	3301      	adds	r3, #1
 80044da:	428c      	cmp	r4, r1
 80044dc:	d1f6      	bne.n	80044cc <memchr+0x8>
 80044de:	bd10      	pop	{r4, pc}

080044e0 <memcpy>:
 80044e0:	440a      	add	r2, r1
 80044e2:	4291      	cmp	r1, r2
 80044e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80044e8:	d100      	bne.n	80044ec <memcpy+0xc>
 80044ea:	4770      	bx	lr
 80044ec:	b510      	push	{r4, lr}
 80044ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044f2:	4291      	cmp	r1, r2
 80044f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044f8:	d1f9      	bne.n	80044ee <memcpy+0xe>
 80044fa:	bd10      	pop	{r4, pc}

080044fc <_realloc_r>:
 80044fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004500:	4680      	mov	r8, r0
 8004502:	4615      	mov	r5, r2
 8004504:	460c      	mov	r4, r1
 8004506:	b921      	cbnz	r1, 8004512 <_realloc_r+0x16>
 8004508:	4611      	mov	r1, r2
 800450a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800450e:	f7ff bc39 	b.w	8003d84 <_malloc_r>
 8004512:	b92a      	cbnz	r2, 8004520 <_realloc_r+0x24>
 8004514:	f7ff fbcc 	bl	8003cb0 <_free_r>
 8004518:	2400      	movs	r4, #0
 800451a:	4620      	mov	r0, r4
 800451c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004520:	f000 f81a 	bl	8004558 <_malloc_usable_size_r>
 8004524:	4285      	cmp	r5, r0
 8004526:	4606      	mov	r6, r0
 8004528:	d802      	bhi.n	8004530 <_realloc_r+0x34>
 800452a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800452e:	d8f4      	bhi.n	800451a <_realloc_r+0x1e>
 8004530:	4629      	mov	r1, r5
 8004532:	4640      	mov	r0, r8
 8004534:	f7ff fc26 	bl	8003d84 <_malloc_r>
 8004538:	4607      	mov	r7, r0
 800453a:	2800      	cmp	r0, #0
 800453c:	d0ec      	beq.n	8004518 <_realloc_r+0x1c>
 800453e:	42b5      	cmp	r5, r6
 8004540:	462a      	mov	r2, r5
 8004542:	4621      	mov	r1, r4
 8004544:	bf28      	it	cs
 8004546:	4632      	movcs	r2, r6
 8004548:	f7ff ffca 	bl	80044e0 <memcpy>
 800454c:	4621      	mov	r1, r4
 800454e:	4640      	mov	r0, r8
 8004550:	f7ff fbae 	bl	8003cb0 <_free_r>
 8004554:	463c      	mov	r4, r7
 8004556:	e7e0      	b.n	800451a <_realloc_r+0x1e>

08004558 <_malloc_usable_size_r>:
 8004558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800455c:	1f18      	subs	r0, r3, #4
 800455e:	2b00      	cmp	r3, #0
 8004560:	bfbc      	itt	lt
 8004562:	580b      	ldrlt	r3, [r1, r0]
 8004564:	18c0      	addlt	r0, r0, r3
 8004566:	4770      	bx	lr

08004568 <_init>:
 8004568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456a:	bf00      	nop
 800456c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800456e:	bc08      	pop	{r3}
 8004570:	469e      	mov	lr, r3
 8004572:	4770      	bx	lr

08004574 <_fini>:
 8004574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004576:	bf00      	nop
 8004578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457a:	bc08      	pop	{r3}
 800457c:	469e      	mov	lr, r3
 800457e:	4770      	bx	lr
