TARGET=Top
OBJS+=../src/main/scala/testing/$(TARGET).scala
OBJS+=../src/main/scala/testing/Config.scala
HW_FILES=./gen/*.v # TODO: add support to vhdl somehow
TOP_FILE=./gen/$(TARGET).v
PIN_BINDING_FILE=pins.lpf

all: prog

# generate hardware code from spinal code
$(TOP_FILE): $(OBJS)
	sbt "runMain comx35.$(TARGET)_Verilog"

# synthetize rtl (generates a json file)
$(TARGET).json: $(TOP_FILE)
	yosys -p "synth_ecp5 -top $(TARGET) -json $@" -q $(HW_FILES)

# transform synthetized rtl + pin mapping into fpga config file
$(TARGET)_out.config: $(TARGET).json $(PIN_BINDING_FILE)
	nextpnr-ecp5 --25k --package CABGA256 --speed 6 --freq 25 --json $< --textcfg $@ --lpf $(PIN_BINDING_FILE) --lpf-allow-unconstrained

# generate bitstream from config file
$(TARGET).bit: $(TARGET)_out.config
	ecppack --svf $(TARGET).svf $< $@

# upload bitstream to fpga
prog: $(TARGET).bit
	openFPGALoader --cable ft2232 $(TARGET).bit

clean:
	rm -f *.svf *.bit *.config *.json *.ys -r target gen project .bsp
