{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 19:11:09 2021 " "Info: Processing started: Fri Mar 12 19:11:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register\[0\]~reg0 from_BUS\[0\] clock 5.358 ns register " "Info: tsu for register \"register\[0\]~reg0\" (data pin = \"from_BUS\[0\]\", clock pin = \"clock\") is 5.358 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.127 ns + Longest pin register " "Info: + Longest pin to register delay is 8.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns from_BUS\[0\] 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'from_BUS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { from_BUS[0] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.848 ns) + CELL(0.206 ns) 8.019 ns register\[0\]~reg0feeder 2 COMB LCCOMB_X18_Y7_N0 1 " "Info: 2: + IC(6.848 ns) + CELL(0.206 ns) = 8.019 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'register\[0\]~reg0feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { from_BUS[0] register[0]~reg0feeder } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.127 ns register\[0\]~reg0 3 REG LCFF_X18_Y7_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.127 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 2; REG Node = 'register\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register[0]~reg0feeder register[0]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 15.74 % ) " "Info: Total cell delay = 1.279 ns ( 15.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.848 ns ( 84.26 % ) " "Info: Total interconnect delay = 6.848 ns ( 84.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.127 ns" { from_BUS[0] register[0]~reg0feeder register[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.127 ns" { from_BUS[0] {} from_BUS[0]~combout {} register[0]~reg0feeder {} register[0]~reg0 {} } { 0.000ns 0.000ns 6.848ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.729 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns register\[0\]~reg0 3 REG LCFF_X18_Y7_N1 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 2; REG Node = 'register\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clock~clkctrl register[0]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl register[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} register[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.127 ns" { from_BUS[0] register[0]~reg0feeder register[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.127 ns" { from_BUS[0] {} from_BUS[0]~combout {} register[0]~reg0feeder {} register[0]~reg0 {} } { 0.000ns 0.000ns 6.848ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl register[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} register[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock to_BUS\[5\] register\[5\]~reg0 9.518 ns register " "Info: tco from clock \"clock\" to destination pin \"to_BUS\[5\]\" through register \"register\[5\]~reg0\" is 9.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.729 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns register\[5\]~reg0 3 REG LCFF_X18_Y7_N27 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N27; Fanout = 2; REG Node = 'register\[5\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clock~clkctrl register[5]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl register[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} register[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.485 ns + Longest register pin " "Info: + Longest register to pin delay is 6.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register\[5\]~reg0 1 REG LCFF_X18_Y7_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N27; Fanout = 2; REG Node = 'register\[5\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { register[5]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.239 ns) + CELL(3.246 ns) 6.485 ns to_BUS\[5\] 2 PIN PIN_44 0 " "Info: 2: + IC(3.239 ns) + CELL(3.246 ns) = 6.485 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'to_BUS\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { register[5]~reg0 to_BUS[5] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 50.05 % ) " "Info: Total cell delay = 3.246 ns ( 50.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.239 ns ( 49.95 % ) " "Info: Total interconnect delay = 3.239 ns ( 49.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { register[5]~reg0 to_BUS[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { register[5]~reg0 {} to_BUS[5] {} } { 0.000ns 3.239ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl register[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} register[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { register[5]~reg0 to_BUS[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { register[5]~reg0 {} to_BUS[5] {} } { 0.000ns 3.239ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "enable_output to_BUS\[4\] 11.160 ns Longest " "Info: Longest tpd from source pin \"enable_output\" to destination pin \"to_BUS\[4\]\" is 11.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns enable_output 1 PIN PIN_71 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 8; PIN Node = 'enable_output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_output } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.878 ns) + CELL(3.318 ns) 11.160 ns to_BUS\[4\] 2 PIN PIN_40 0 " "Info: 2: + IC(6.878 ns) + CELL(3.318 ns) = 11.160 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'to_BUS\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.196 ns" { enable_output to_BUS[4] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.282 ns ( 38.37 % ) " "Info: Total cell delay = 4.282 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.878 ns ( 61.63 % ) " "Info: Total interconnect delay = 6.878 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.160 ns" { enable_output to_BUS[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.160 ns" { enable_output {} enable_output~combout {} to_BUS[4] {} } { 0.000ns 0.000ns 6.878ns } { 0.000ns 0.964ns 3.318ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register\[4\]~reg0 from_BUS\[4\] clock 0.067 ns register " "Info: th for register \"register\[4\]~reg0\" (data pin = \"from_BUS\[4\]\", clock pin = \"clock\") is 0.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.729 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns register\[4\]~reg0 3 REG LCFF_X18_Y7_N9 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 2; REG Node = 'register\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clock~clkctrl register[4]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl register[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} register[4]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.968 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns from_BUS\[4\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'from_BUS\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { from_BUS[4] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.206 ns) 2.860 ns register\[4\]~reg0feeder 2 COMB LCCOMB_X18_Y7_N8 1 " "Info: 2: + IC(1.554 ns) + CELL(0.206 ns) = 2.860 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 1; COMB Node = 'register\[4\]~reg0feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { from_BUS[4] register[4]~reg0feeder } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.968 ns register\[4\]~reg0 3 REG LCFF_X18_Y7_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.968 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 2; REG Node = 'register\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register[4]~reg0feeder register[4]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 47.64 % ) " "Info: Total cell delay = 1.414 ns ( 47.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.554 ns ( 52.36 % ) " "Info: Total interconnect delay = 1.554 ns ( 52.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { from_BUS[4] register[4]~reg0feeder register[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { from_BUS[4] {} from_BUS[4]~combout {} register[4]~reg0feeder {} register[4]~reg0 {} } { 0.000ns 0.000ns 1.554ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl register[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} register[4]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { from_BUS[4] register[4]~reg0feeder register[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { from_BUS[4] {} from_BUS[4]~combout {} register[4]~reg0feeder {} register[4]~reg0 {} } { 0.000ns 0.000ns 1.554ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 19:11:10 2021 " "Info: Processing ended: Fri Mar 12 19:11:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
