Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 13:02:28 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLComb02_ex02.srcs/sources_1/imports/hdl/sevenseg.vhd ../../../../VHDLComb02_ex02.srcs/sim_1/imports/hdl/tb_sevenseg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sevenseg
-- Compiling architecture arch of sevenseg
-- Compiling entity TB_SEVENSEG
-- Compiling architecture TESTBENCH of TB_SEVENSEG
End time: 13:02:28 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 13:10:38 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLComb02_ex02.srcs/sources_1/imports/hdl/sevenseg.vhd ../../../../VHDLComb02_ex02.srcs/sim_1/imports/hdl/tb_sevenseg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sevenseg
-- Compiling architecture arch of sevenseg
-- Compiling entity TB_SEVENSEG
-- Compiling architecture TESTBENCH of TB_SEVENSEG
End time: 13:10:38 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
