$date
	Thu Jun 02 15:15:09 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mtt $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$var reg 32 $ in3 [31:0] $end
$var reg 2 % sl [1:0] $end
$scope module mt $end
$var wire 32 & in1 [31:0] $end
$var wire 32 ' in2 [31:0] $end
$var wire 32 ( in3 [31:0] $end
$var wire 2 ) sl [1:0] $end
$var reg 32 * out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 *
b1 )
b11 (
b10 '
b1 &
b1 %
b11 $
b10 #
b1 "
b11 !
$end
