
thuVinTuTao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000554  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006e8  080006f0  000016f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080006e8  080006e8  000016f0  2**0
                  CONTENTS
  4 .ARM          00000000  080006e8  080006e8  000016f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080006e8  080006f0  000016f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006e8  080006e8  000016e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080006ec  080006ec  000016ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000016f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080006f0  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080006f0  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000016f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001d07  00000000  00000000  00001720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000006df  00000000  00000000  00003427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002c8  00000000  00000000  00003b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000203  00000000  00000000  00003dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000074b5  00000000  00000000  00003fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002041  00000000  00000000  0000b488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000250d5  00000000  00000000  0000d4c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0003259e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000b68  00000000  00000000  000325e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  0003314c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080006d0 	.word	0x080006d0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080006d0 	.word	0x080006d0

080001d4 <main>:
/******************************************************************************/




int main(void_t) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
	u8_t byStatus = 1;
 80001da:	2301      	movs	r3, #1
 80001dc:	71fb      	strb	r3, [r7, #7]
	buzzer_Init();
 80001de:	f000 f887 	bl	80002f0 <buzzer_Init>
	button_Init();
 80001e2:	f000 f8a3 	bl	800032c <button_Init>
	Led_init();
 80001e6:	f000 f84b 	bl	8000280 <Led_init>
	while (1) {

		if (buttonReadStatus(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == 0) {
 80001ea:	2108      	movs	r1, #8
 80001ec:	4817      	ldr	r0, [pc, #92]	@ (800024c <main+0x78>)
 80001ee:	f000 f8d1 	bl	8000394 <buttonReadStatus>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d104      	bne.n	8000202 <main+0x2e>
			delay();
 80001f8:	f000 f82c 	bl	8000254 <delay>
			byStatus++;
 80001fc:	79fb      	ldrb	r3, [r7, #7]
 80001fe:	3301      	adds	r3, #1
 8000200:	71fb      	strb	r3, [r7, #7]
		}
		if (byStatus % 2 == 0) {
 8000202:	79fb      	ldrb	r3, [r7, #7]
 8000204:	f003 0301 	and.w	r3, r3, #1
 8000208:	b2db      	uxtb	r3, r3
 800020a:	2b00      	cmp	r3, #0
 800020c:	d10e      	bne.n	800022c <main+0x58>
			delay();
 800020e:	f000 f821 	bl	8000254 <delay>
			buzzerControlSetStatus(BUZZER_GPIO_PORT, BUZZER_GPIO_PIN, GPIO_PIN_SET);
 8000212:	2201      	movs	r2, #1
 8000214:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000218:	480d      	ldr	r0, [pc, #52]	@ (8000250 <main+0x7c>)
 800021a:	f000 f8a1 	bl	8000360 <buzzerControlSetStatus>
			LedControl_SetStatus(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_HIGH);
 800021e:	2201      	movs	r2, #1
 8000220:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000224:	4809      	ldr	r0, [pc, #36]	@ (800024c <main+0x78>)
 8000226:	f000 f849 	bl	80002bc <LedControl_SetStatus>
 800022a:	e7de      	b.n	80001ea <main+0x16>
		} else {
			delay();
 800022c:	f000 f812 	bl	8000254 <delay>
			buzzerControlSetStatus(BUZZER_GPIO_PORT, BUZZER_GPIO_PIN, GPIO_PIN_RESET);
 8000230:	2200      	movs	r2, #0
 8000232:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000236:	4806      	ldr	r0, [pc, #24]	@ (8000250 <main+0x7c>)
 8000238:	f000 f892 	bl	8000360 <buzzerControlSetStatus>
			LedControl_SetStatus(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_LOW);
 800023c:	2200      	movs	r2, #0
 800023e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000242:	4802      	ldr	r0, [pc, #8]	@ (800024c <main+0x78>)
 8000244:	f000 f83a 	bl	80002bc <LedControl_SetStatus>
		if (buttonReadStatus(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == 0) {
 8000248:	e7cf      	b.n	80001ea <main+0x16>
 800024a:	bf00      	nop
 800024c:	40020400 	.word	0x40020400
 8000250:	40020800 	.word	0x40020800

08000254 <delay>:
 * @func   delay
 * @brief  use when you want to delay
 * @param  None
 * @retval None
 */
void_t delay() {
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
	for (u32_t i = 0; i < 500000; i++);
 800025a:	2300      	movs	r3, #0
 800025c:	607b      	str	r3, [r7, #4]
 800025e:	e002      	b.n	8000266 <delay+0x12>
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	3301      	adds	r3, #1
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	4a04      	ldr	r2, [pc, #16]	@ (800027c <delay+0x28>)
 800026a:	4293      	cmp	r3, r2
 800026c:	d9f8      	bls.n	8000260 <delay+0xc>
}
 800026e:	bf00      	nop
 8000270:	bf00      	nop
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr
 800027c:	0007a11f 	.word	0x0007a11f

08000280 <Led_init>:

static void Led_init(void) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
	// Khai bao bien thuoc kieu struct
	GPIO_InitTypeDef GPIO_InitStructure;

	// Cap xung clock hoat dong cho port A
	RCC_AHB1PeriphClockCmd(LEDControl_SetClock, ENABLE);
 8000286:	2101      	movs	r1, #1
 8000288:	2002      	movs	r0, #2
 800028a:	f000 f955 	bl	8000538 <RCC_AHB1PeriphClockCmd>

	// chon chan su dung chuc nang dieu khien led

	GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;
 800028e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000292:	603b      	str	r3, [r7, #0]

	//Chon chan dieu khien led che do output

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000294:	2301      	movs	r3, #1
 8000296:	713b      	strb	r3, [r7, #4]

	// Toc do xu ly

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000298:	2302      	movs	r3, #2
 800029a:	717b      	strb	r3, [r7, #5]

	// PUSH PULL

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800029c:	2300      	movs	r3, #0
 800029e:	71bb      	strb	r3, [r7, #6]

	// trang thai ban dau tren chan la Pull down

	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80002a0:	2301      	movs	r3, #1
 80002a2:	71fb      	strb	r3, [r7, #7]

	// khoi tao cac gia tri

	GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);
 80002a4:	463b      	mov	r3, r7
 80002a6:	4619      	mov	r1, r3
 80002a8:	4803      	ldr	r0, [pc, #12]	@ (80002b8 <Led_init+0x38>)
 80002aa:	f000 f8b6 	bl	800041a <GPIO_Init>

}
 80002ae:	bf00      	nop
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40020400 	.word	0x40020400

080002bc <LedControl_SetStatus>:
static void LedControl_SetStatus(GPIO_TypeDef *GPIOx, uint16_t GPIO_PIN,uint8_t Status) {
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
 80002c4:	460b      	mov	r3, r1
 80002c6:	807b      	strh	r3, [r7, #2]
 80002c8:	4613      	mov	r3, r2
 80002ca:	707b      	strb	r3, [r7, #1]
	// SET bit in BSRR Registers

	if (Status == GPIO_PIN_SET) {
 80002cc:	787b      	ldrb	r3, [r7, #1]
 80002ce:	2b01      	cmp	r3, #1
 80002d0:	d102      	bne.n	80002d8 <LedControl_SetStatus+0x1c>
		GPIOx->BSRRL = GPIO_PIN;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	887a      	ldrh	r2, [r7, #2]
 80002d6:	831a      	strh	r2, [r3, #24]
	}
	if (Status == GPIO_PIN_RESET) {
 80002d8:	787b      	ldrb	r3, [r7, #1]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d102      	bne.n	80002e4 <LedControl_SetStatus+0x28>
		GPIOx->BSRRH = GPIO_PIN;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	887a      	ldrh	r2, [r7, #2]
 80002e2:	835a      	strh	r2, [r3, #26]
	}
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <buzzer_Init>:
 * @func   buzzer_Init
 * @brief  Initialize GPIO for buzzer
 * @param  None
 * @retval None
 */
static void_t buzzer_Init(void_t) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(BUZZERControl_SetClock, ENABLE);
 80002f6:	2101      	movs	r1, #1
 80002f8:	2004      	movs	r0, #4
 80002fa:	f000 f91d 	bl	8000538 <RCC_AHB1PeriphClockCmd>


	GPIO_InitStructure.GPIO_Pin = BUZZER_GPIO_PIN;
 80002fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000302:	603b      	str	r3, [r7, #0]


	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000304:	2301      	movs	r3, #1
 8000306:	713b      	strb	r3, [r7, #4]

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000308:	2302      	movs	r3, #2
 800030a:	717b      	strb	r3, [r7, #5]

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800030c:	2300      	movs	r3, #0
 800030e:	71bb      	strb	r3, [r7, #6]


	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000310:	2302      	movs	r3, #2
 8000312:	71fb      	strb	r3, [r7, #7]


	GPIO_Init(BUZZER_GPIO_PORT, &GPIO_InitStructure);
 8000314:	463b      	mov	r3, r7
 8000316:	4619      	mov	r1, r3
 8000318:	4803      	ldr	r0, [pc, #12]	@ (8000328 <buzzer_Init+0x38>)
 800031a:	f000 f87e 	bl	800041a <GPIO_Init>

}
 800031e:	bf00      	nop
 8000320:	3708      	adds	r7, #8
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	40020800 	.word	0x40020800

0800032c <button_Init>:
 * @func   button_Init
 * @brief  Initialize GPIO for button
 * @param  None
 * @retval None
 */
static void_t button_Init(void_t) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStructure;



	RCC_AHB1PeriphClockCmd(BUTTONControl_SetClock, ENABLE);
 8000332:	2101      	movs	r1, #1
 8000334:	2002      	movs	r0, #2
 8000336:	f000 f8ff 	bl	8000538 <RCC_AHB1PeriphClockCmd>


	GPIO_InitStructure.GPIO_Pin = BUTTON_GPIO_PIN;
 800033a:	2308      	movs	r3, #8
 800033c:	603b      	str	r3, [r7, #0]


	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800033e:	2300      	movs	r3, #0
 8000340:	713b      	strb	r3, [r7, #4]


	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000342:	2302      	movs	r3, #2
 8000344:	717b      	strb	r3, [r7, #5]


	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000346:	2301      	movs	r3, #1
 8000348:	71fb      	strb	r3, [r7, #7]


	GPIO_Init(BUTTON_GPIO_PORT, &GPIO_InitStructure);
 800034a:	463b      	mov	r3, r7
 800034c:	4619      	mov	r1, r3
 800034e:	4803      	ldr	r0, [pc, #12]	@ (800035c <button_Init+0x30>)
 8000350:	f000 f863 	bl	800041a <GPIO_Init>
}
 8000354:	bf00      	nop
 8000356:	3708      	adds	r7, #8
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40020400 	.word	0x40020400

08000360 <buzzerControlSetStatus>:
 * @brief  control status buzzer
 * @param  Port, pin
 * @retval None
 */
static void_t buzzerControlSetStatus(GPIO_TypeDef *pGPIOx, u16_t wGPIO_Pin,
		u8_t byStatus) {
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	460b      	mov	r3, r1
 800036a:	807b      	strh	r3, [r7, #2]
 800036c:	4613      	mov	r3, r2
 800036e:	707b      	strb	r3, [r7, #1]
	// SET bit in BSRR Registers

	if (byStatus == GPIO_PIN_SET) {
 8000370:	787b      	ldrb	r3, [r7, #1]
 8000372:	2b01      	cmp	r3, #1
 8000374:	d102      	bne.n	800037c <buzzerControlSetStatus+0x1c>
		pGPIOx->BSRRL = wGPIO_Pin;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	887a      	ldrh	r2, [r7, #2]
 800037a:	831a      	strh	r2, [r3, #24]
	}
	if (byStatus == GPIO_PIN_RESET) {
 800037c:	787b      	ldrb	r3, [r7, #1]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d102      	bne.n	8000388 <buzzerControlSetStatus+0x28>
		pGPIOx->BSRRH = wGPIO_Pin;
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	887a      	ldrh	r2, [r7, #2]
 8000386:	835a      	strh	r2, [r3, #26]
	}
}
 8000388:	bf00      	nop
 800038a:	370c      	adds	r7, #12
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr

08000394 <buttonReadStatus>:
 * @func   buttonReadStatus
 * @brief  Read status of button
 * @param  Port, Pin
 * @retval u8_t
 */
static u8_t buttonReadStatus(GPIO_TypeDef *pGPIOx, u16_t wGPIO_Pin) {
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
 800039c:	460b      	mov	r3, r1
 800039e:	807b      	strh	r3, [r7, #2]
	u8_t Read_Pin = Bit_RESET;
 80003a0:	2300      	movs	r3, #0
 80003a2:	73fb      	strb	r3, [r7, #15]

	if ((pGPIOx->IDR & wGPIO_Pin) != (u32_t) Bit_RESET) {
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	691a      	ldr	r2, [r3, #16]
 80003a8:	887b      	ldrh	r3, [r7, #2]
 80003aa:	4013      	ands	r3, r2
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d002      	beq.n	80003b6 <buttonReadStatus+0x22>
		Read_Pin = (u8_t) Bit_SET;
 80003b0:	2301      	movs	r3, #1
 80003b2:	73fb      	strb	r3, [r7, #15]
 80003b4:	e001      	b.n	80003ba <buttonReadStatus+0x26>
	} else {
		Read_Pin = (u8_t) Bit_RESET;
 80003b6:	2300      	movs	r3, #0
 80003b8:	73fb      	strb	r3, [r7, #15]
	}
	return Read_Pin;
 80003ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80003bc:	4618      	mov	r0, r3
 80003be:	3714      	adds	r7, #20
 80003c0:	46bd      	mov	sp, r7
 80003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c6:	4770      	bx	lr

080003c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003c8:	480d      	ldr	r0, [pc, #52]	@ (8000400 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ca:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003cc:	f000 f8d4 	bl	8000578 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003d0:	480c      	ldr	r0, [pc, #48]	@ (8000404 <LoopForever+0x6>)
  ldr r1, =_edata
 80003d2:	490d      	ldr	r1, [pc, #52]	@ (8000408 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003d4:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <LoopForever+0xe>)
  movs r3, #0
 80003d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003d8:	e002      	b.n	80003e0 <LoopCopyDataInit>

080003da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003de:	3304      	adds	r3, #4

080003e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e4:	d3f9      	bcc.n	80003da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000410 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000414 <LoopForever+0x16>)
  movs r3, #0
 80003ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003ec:	e001      	b.n	80003f2 <LoopFillZerobss>

080003ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003f0:	3204      	adds	r2, #4

080003f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f4:	d3fb      	bcc.n	80003ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003f6:	f000 f947 	bl	8000688 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003fa:	f7ff feeb 	bl	80001d4 <main>

080003fe <LoopForever>:

LoopForever:
  b LoopForever
 80003fe:	e7fe      	b.n	80003fe <LoopForever>
  ldr   r0, =_estack
 8000400:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000404:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000408:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800040c:	080006f0 	.word	0x080006f0
  ldr r2, =_sbss
 8000410:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000414:	2000001c 	.word	0x2000001c

08000418 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000418:	e7fe      	b.n	8000418 <ADC_IRQHandler>

0800041a <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800041a:	b480      	push	{r7}
 800041c:	b087      	sub	sp, #28
 800041e:	af00      	add	r7, sp, #0
 8000420:	6078      	str	r0, [r7, #4]
 8000422:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000424:	2300      	movs	r3, #0
 8000426:	617b      	str	r3, [r7, #20]
 8000428:	2300      	movs	r3, #0
 800042a:	613b      	str	r3, [r7, #16]
 800042c:	2300      	movs	r3, #0
 800042e:	60fb      	str	r3, [r7, #12]

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000430:	2300      	movs	r3, #0
 8000432:	617b      	str	r3, [r7, #20]
 8000434:	e076      	b.n	8000524 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000436:	2201      	movs	r2, #1
 8000438:	697b      	ldr	r3, [r7, #20]
 800043a:	fa02 f303 	lsl.w	r3, r2, r3
 800043e:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000440:	683b      	ldr	r3, [r7, #0]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	693a      	ldr	r2, [r7, #16]
 8000446:	4013      	ands	r3, r2
 8000448:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800044a:	68fa      	ldr	r2, [r7, #12]
 800044c:	693b      	ldr	r3, [r7, #16]
 800044e:	429a      	cmp	r2, r3
 8000450:	d165      	bne.n	800051e <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	697b      	ldr	r3, [r7, #20]
 8000458:	005b      	lsls	r3, r3, #1
 800045a:	2103      	movs	r1, #3
 800045c:	fa01 f303 	lsl.w	r3, r1, r3
 8000460:	43db      	mvns	r3, r3
 8000462:	401a      	ands	r2, r3
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	683b      	ldr	r3, [r7, #0]
 800046e:	791b      	ldrb	r3, [r3, #4]
 8000470:	4619      	mov	r1, r3
 8000472:	697b      	ldr	r3, [r7, #20]
 8000474:	005b      	lsls	r3, r3, #1
 8000476:	fa01 f303 	lsl.w	r3, r1, r3
 800047a:	431a      	orrs	r2, r3
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	791b      	ldrb	r3, [r3, #4]
 8000484:	2b01      	cmp	r3, #1
 8000486:	d003      	beq.n	8000490 <GPIO_Init+0x76>
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	791b      	ldrb	r3, [r3, #4]
 800048c:	2b02      	cmp	r3, #2
 800048e:	d12e      	bne.n	80004ee <GPIO_Init+0xd4>
      {
        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	689a      	ldr	r2, [r3, #8]
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	2103      	movs	r1, #3
 800049a:	fa01 f303 	lsl.w	r3, r1, r3
 800049e:	43db      	mvns	r3, r3
 80004a0:	401a      	ands	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	689a      	ldr	r2, [r3, #8]
 80004aa:	683b      	ldr	r3, [r7, #0]
 80004ac:	795b      	ldrb	r3, [r3, #5]
 80004ae:	4619      	mov	r1, r3
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	fa01 f303 	lsl.w	r3, r1, r3
 80004b8:	431a      	orrs	r2, r3
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	609a      	str	r2, [r3, #8]

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	685a      	ldr	r2, [r3, #4]
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	b29b      	uxth	r3, r3
 80004c6:	4619      	mov	r1, r3
 80004c8:	2301      	movs	r3, #1
 80004ca:	408b      	lsls	r3, r1
 80004cc:	43db      	mvns	r3, r3
 80004ce:	401a      	ands	r2, r3
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	683a      	ldr	r2, [r7, #0]
 80004da:	7992      	ldrb	r2, [r2, #6]
 80004dc:	4611      	mov	r1, r2
 80004de:	697a      	ldr	r2, [r7, #20]
 80004e0:	b292      	uxth	r2, r2
 80004e2:	fa01 f202 	lsl.w	r2, r1, r2
 80004e6:	b292      	uxth	r2, r2
 80004e8:	431a      	orrs	r2, r3
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	68da      	ldr	r2, [r3, #12]
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	b29b      	uxth	r3, r3
 80004f6:	005b      	lsls	r3, r3, #1
 80004f8:	2103      	movs	r1, #3
 80004fa:	fa01 f303 	lsl.w	r3, r1, r3
 80004fe:	43db      	mvns	r3, r3
 8000500:	401a      	ands	r2, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	68da      	ldr	r2, [r3, #12]
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	79db      	ldrb	r3, [r3, #7]
 800050e:	4619      	mov	r1, r3
 8000510:	697b      	ldr	r3, [r7, #20]
 8000512:	005b      	lsls	r3, r3, #1
 8000514:	fa01 f303 	lsl.w	r3, r1, r3
 8000518:	431a      	orrs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	3301      	adds	r3, #1
 8000522:	617b      	str	r3, [r7, #20]
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	2b0f      	cmp	r3, #15
 8000528:	d985      	bls.n	8000436 <GPIO_Init+0x1c>
    }
  }
}
 800052a:	bf00      	nop
 800052c:	bf00      	nop
 800052e:	371c      	adds	r7, #28
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr

08000538 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	460b      	mov	r3, r1
 8000542:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000544:	78fb      	ldrb	r3, [r7, #3]
 8000546:	2b00      	cmp	r3, #0
 8000548:	d006      	beq.n	8000558 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800054a:	4b0a      	ldr	r3, [pc, #40]	@ (8000574 <RCC_AHB1PeriphClockCmd+0x3c>)
 800054c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800054e:	4909      	ldr	r1, [pc, #36]	@ (8000574 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4313      	orrs	r3, r2
 8000554:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000556:	e006      	b.n	8000566 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000558:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <RCC_AHB1PeriphClockCmd+0x3c>)
 800055a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	43db      	mvns	r3, r3
 8000560:	4904      	ldr	r1, [pc, #16]	@ (8000574 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000562:	4013      	ands	r3, r2
 8000564:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000566:	bf00      	nop
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	40023800 	.word	0x40023800

08000578 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800057c:	4b16      	ldr	r3, [pc, #88]	@ (80005d8 <SystemInit+0x60>)
 800057e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000582:	4a15      	ldr	r2, [pc, #84]	@ (80005d8 <SystemInit+0x60>)
 8000584:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000588:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800058c:	4b13      	ldr	r3, [pc, #76]	@ (80005dc <SystemInit+0x64>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <SystemInit+0x64>)
 8000592:	f043 0301 	orr.w	r3, r3, #1
 8000596:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000598:	4b10      	ldr	r3, [pc, #64]	@ (80005dc <SystemInit+0x64>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800059e:	4b0f      	ldr	r3, [pc, #60]	@ (80005dc <SystemInit+0x64>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a0e      	ldr	r2, [pc, #56]	@ (80005dc <SystemInit+0x64>)
 80005a4:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80005a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80005ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005ae:	4b0b      	ldr	r3, [pc, #44]	@ (80005dc <SystemInit+0x64>)
 80005b0:	4a0b      	ldr	r2, [pc, #44]	@ (80005e0 <SystemInit+0x68>)
 80005b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005b4:	4b09      	ldr	r3, [pc, #36]	@ (80005dc <SystemInit+0x64>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a08      	ldr	r2, [pc, #32]	@ (80005dc <SystemInit+0x64>)
 80005ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80005be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <SystemInit+0x64>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80005c6:	f000 f80d 	bl	80005e4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005ca:	4b03      	ldr	r3, [pc, #12]	@ (80005d8 <SystemInit+0x60>)
 80005cc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80005d0:	609a      	str	r2, [r3, #8]
#endif
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	e000ed00 	.word	0xe000ed00
 80005dc:	40023800 	.word	0x40023800
 80005e0:	24003010 	.word	0x24003010

080005e4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80005e8:	4b23      	ldr	r3, [pc, #140]	@ (8000678 <SetSysClock+0x94>)
 80005ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ec:	4a22      	ldr	r2, [pc, #136]	@ (8000678 <SetSysClock+0x94>)
 80005ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005f2:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_VOS;
 80005f4:	4b21      	ldr	r3, [pc, #132]	@ (800067c <SetSysClock+0x98>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a20      	ldr	r2, [pc, #128]	@ (800067c <SetSysClock+0x98>)
 80005fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005fe:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000600:	4b1d      	ldr	r3, [pc, #116]	@ (8000678 <SetSysClock+0x94>)
 8000602:	4a1d      	ldr	r2, [pc, #116]	@ (8000678 <SetSysClock+0x94>)
 8000604:	689b      	ldr	r3, [r3, #8]
 8000606:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000608:	4b1b      	ldr	r3, [pc, #108]	@ (8000678 <SetSysClock+0x94>)
 800060a:	4a1b      	ldr	r2, [pc, #108]	@ (8000678 <SetSysClock+0x94>)
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000610:	4b19      	ldr	r3, [pc, #100]	@ (8000678 <SetSysClock+0x94>)
 8000612:	689b      	ldr	r3, [r3, #8]
 8000614:	4a18      	ldr	r2, [pc, #96]	@ (8000678 <SetSysClock+0x94>)
 8000616:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800061a:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800061c:	4b16      	ldr	r3, [pc, #88]	@ (8000678 <SetSysClock+0x94>)
 800061e:	4a18      	ldr	r2, [pc, #96]	@ (8000680 <SetSysClock+0x9c>)
 8000620:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000622:	4b15      	ldr	r3, [pc, #84]	@ (8000678 <SetSysClock+0x94>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a14      	ldr	r2, [pc, #80]	@ (8000678 <SetSysClock+0x94>)
 8000628:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800062c:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800062e:	bf00      	nop
 8000630:	4b11      	ldr	r3, [pc, #68]	@ (8000678 <SetSysClock+0x94>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000638:	2b00      	cmp	r3, #0
 800063a:	d0f9      	beq.n	8000630 <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 800063c:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <SetSysClock+0xa0>)
 800063e:	f240 6202 	movw	r2, #1538	@ 0x602
 8000642:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <SetSysClock+0x94>)
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	4a0b      	ldr	r2, [pc, #44]	@ (8000678 <SetSysClock+0x94>)
 800064a:	f023 0303 	bic.w	r3, r3, #3
 800064e:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000650:	4b09      	ldr	r3, [pc, #36]	@ (8000678 <SetSysClock+0x94>)
 8000652:	689b      	ldr	r3, [r3, #8]
 8000654:	4a08      	ldr	r2, [pc, #32]	@ (8000678 <SetSysClock+0x94>)
 8000656:	f043 0302 	orr.w	r3, r3, #2
 800065a:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800065c:	bf00      	nop
 800065e:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <SetSysClock+0x94>)
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	f003 030c 	and.w	r3, r3, #12
 8000666:	2b08      	cmp	r3, #8
 8000668:	d1f9      	bne.n	800065e <SetSysClock+0x7a>
}
 800066a:	bf00      	nop
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	40023800 	.word	0x40023800
 800067c:	40007000 	.word	0x40007000
 8000680:	08015410 	.word	0x08015410
 8000684:	40023c00 	.word	0x40023c00

08000688 <__libc_init_array>:
 8000688:	b570      	push	{r4, r5, r6, lr}
 800068a:	4d0d      	ldr	r5, [pc, #52]	@ (80006c0 <__libc_init_array+0x38>)
 800068c:	4c0d      	ldr	r4, [pc, #52]	@ (80006c4 <__libc_init_array+0x3c>)
 800068e:	1b64      	subs	r4, r4, r5
 8000690:	10a4      	asrs	r4, r4, #2
 8000692:	2600      	movs	r6, #0
 8000694:	42a6      	cmp	r6, r4
 8000696:	d109      	bne.n	80006ac <__libc_init_array+0x24>
 8000698:	4d0b      	ldr	r5, [pc, #44]	@ (80006c8 <__libc_init_array+0x40>)
 800069a:	4c0c      	ldr	r4, [pc, #48]	@ (80006cc <__libc_init_array+0x44>)
 800069c:	f000 f818 	bl	80006d0 <_init>
 80006a0:	1b64      	subs	r4, r4, r5
 80006a2:	10a4      	asrs	r4, r4, #2
 80006a4:	2600      	movs	r6, #0
 80006a6:	42a6      	cmp	r6, r4
 80006a8:	d105      	bne.n	80006b6 <__libc_init_array+0x2e>
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80006b0:	4798      	blx	r3
 80006b2:	3601      	adds	r6, #1
 80006b4:	e7ee      	b.n	8000694 <__libc_init_array+0xc>
 80006b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80006ba:	4798      	blx	r3
 80006bc:	3601      	adds	r6, #1
 80006be:	e7f2      	b.n	80006a6 <__libc_init_array+0x1e>
 80006c0:	080006e8 	.word	0x080006e8
 80006c4:	080006e8 	.word	0x080006e8
 80006c8:	080006e8 	.word	0x080006e8
 80006cc:	080006ec 	.word	0x080006ec

080006d0 <_init>:
 80006d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006d2:	bf00      	nop
 80006d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006d6:	bc08      	pop	{r3}
 80006d8:	469e      	mov	lr, r3
 80006da:	4770      	bx	lr

080006dc <_fini>:
 80006dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006de:	bf00      	nop
 80006e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006e2:	bc08      	pop	{r3}
 80006e4:	469e      	mov	lr, r3
 80006e6:	4770      	bx	lr
