-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/hlug/Documents/GitHub/Verilog/Lab01/tb_FullAdder_isim_beh.exe" -prj "C:/Users/hlug/Documents/GitHub/Verilog/Lab01/tb_FullAdder_beh.prj" "work.tb_FullAdder" "work.glbl" 
