# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_1.srcs/sources_1/new/counter.vhd" \
"../../../../testbenches_demos.srcs/sim_1/new/counter_tb.vhd" \

# Do not sort compile order
nosort
