

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Tue Dec  4 10:48:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FAST
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.337|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  77521|    1|  77521|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  77520|  3 ~ 323 |          -|          -| 0 ~ 240 |    no    |
        | + loop_width  |    0|    320|         2|          1|          1| 0 ~ 320 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     149|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     123|
|Register         |        -|      -|     165|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     165|     272|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |FAST1_Core_mac_mubkb_U48  |FAST1_Core_mac_mubkb  | i0 + i1 * i2 |
    |FAST1_Core_mac_mucud_U49  |FAST1_Core_mac_mucud  | i0 * i1 + i2 |
    |FAST1_Core_mul_mudEe_U50  |FAST1_Core_mul_mudEe  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_156_p2                       |     +    |      0|  0|  38|          31|           1|
    |j_fu_171_p2                       |     +    |      0|  0|  38|          31|           1|
    |p_Val2_4_fu_219_p2                |     +    |      0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |tmp_26_i_fu_166_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_151_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |not_carry_fu_239_p2               |    or    |      0|  0|   2|           1|           1|
    |p_dst_data_stream_V_din           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |p_Result_2_i_i_i_i_1_fu_233_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 149|         143|          91|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |i_i_reg_125                  |   9|          2|   31|         62|
    |j_i_reg_136                  |   9|          2|   31|         62|
    |p_dst_data_stream_V_blk_n    |   9|          2|    1|          2|
    |p_src_cols_V_blk_n           |   9|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_rows_V_blk_n           |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 123|         26|   71|        146|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_reg_280             |  32|   0|   32|          0|
    |i_i_reg_125              |  31|   0|   31|          0|
    |i_reg_294                |  31|   0|   31|          0|
    |j_i_reg_136              |  31|   0|   31|          0|
    |rows_reg_285             |  32|   0|   32|          0|
    |tmp_26_i_reg_299         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 165|   0|  165|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|p_src_rows_V_dout              |  in |   32|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_empty_n           |  in |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_read              | out |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_cols_V_dout              |  in |   32|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_empty_n           |  in |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_read              | out |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_V_din        | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n     |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write      | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	5  / (!tmp_26_i)
	4  / (tmp_26_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1941]   --->   Operation 12 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1942]   --->   Operation 13 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %entry ], [ %i, %3 ]"   --->   Operation 15 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 16 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %i_cast_i, %rows" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 17 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%i = add i31 %i_i, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %1, label %.exit" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 21 'specloopname' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 22 'specregionbegin' 'tmp_i_92' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 23 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ 0, %1 ], [ %j, %"operator>>.exit.i_ifconv" ]"   --->   Operation 25 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 26 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.31ns)   --->   "%tmp_26_i = icmp slt i32 %j_cast_i, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 27 'icmp' 'tmp_26_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 320, i64 0)"   --->   Operation 28 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.55ns)   --->   "%j = add i31 %j_i, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 29 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_26_i, label %"operator>>.exit.i_ifconv", label %3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 15.3>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 31 'specloopname' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 32 'specregionbegin' 'tmp_35_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950]   --->   Operation 33 'specpipeline' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 34 'specregionbegin' 'tmp_36_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 35 'specprotocol' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.26ns)   --->   "%tmp_37 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 36 'read' 'tmp_37' <Predicate = (tmp_26_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 37 [1/1] (2.26ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 37 'read' 'tmp_38' <Predicate = (tmp_26_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 38 [1/1] (2.26ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 38 'read' 'tmp_39' <Predicate = (tmp_26_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_36_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 39 'specregionend' 'empty' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%OP2_V_i_cast_i = zext i8 %tmp_37 to i28" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 40 'zext' 'OP2_V_i_cast_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.08ns)   --->   "%r_V = mul i28 %OP2_V_i_cast_i, 478150" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 41 'mul' 'r_V' <Predicate = (tmp_26_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V_1_i_cast_i = zext i8 %tmp_38 to i30" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 42 'zext' 'OP2_V_1_i_cast_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.08ns)   --->   "%r_V_3_i_i = mul i30 %OP2_V_1_i_cast_i, 2462056" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 43 'mul' 'r_V_3_i_i' <Predicate = (tmp_26_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%OP2_V_2_i_cast_i = zext i8 %tmp_39 to i29" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 44 'zext' 'OP2_V_2_i_cast_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (4.41ns)   --->   "%r_V_4_i_i = mul i29 %OP2_V_2_i_cast_i, 1254096" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 45 'mul' 'r_V_4_i_i' <Predicate = (tmp_26_i)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp1_i_cast_i = zext i28 %r_V to i29" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 46 'zext' 'tmp1_i_cast_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.33ns)   --->   "%p_Val2_1 = add i29 %r_V_4_i_i, %tmp1_i_cast_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 47 'add' 'p_Val2_1' <Predicate = (tmp_26_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1_i_cast_i = zext i29 %p_Val2_1 to i30" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 48 'zext' 'tmp_1_i_cast_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.33ns)   --->   "%r_V_1 = add i30 %r_V_3_i_i, %tmp_1_i_cast_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 49 'add' 'r_V_1' <Predicate = (tmp_26_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 50 'partselect' 'p_Val2_3' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 51 'bitselect' 'tmp' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i_i = zext i1 %tmp to i8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 52 'zext' 'tmp_3_i_i_i_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 53 'bitselect' 'tmp_34' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.28ns)   --->   "%p_Val2_4 = add i8 %p_Val2_3, %tmp_3_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 54 'add' 'p_Val2_4' <Predicate = (tmp_26_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 55 'bitselect' 'tmp_35' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Result_2_i_i_i_i_1 = xor i1 %tmp_34, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 56 'xor' 'p_Result_2_i_i_i_i_1' <Predicate = (tmp_26_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%not_carry = or i1 %tmp_35, %p_Result_2_i_i_i_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 57 'or' 'not_carry' <Predicate = (tmp_26_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %not_carry, i8 %p_Val2_4, i8 -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 58 'select' 'p_Val2_s' <Predicate = (tmp_26_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_37_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str51)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 59 'specregionbegin' 'tmp_37_i' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 60 'specprotocol' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 61 'write' <Predicate = (tmp_26_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str51, i32 %tmp_37_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 62 'specregionend' 'empty_93' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_35_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1954]   --->   Operation 63 'specregionend' 'empty_94' <Predicate = (tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 64 'br' <Predicate = (tmp_26_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i_92)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1955]   --->   Operation 65 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6           (specinterface    ) [ 000000]
StgValue_7           (specinterface    ) [ 000000]
StgValue_8           (specinterface    ) [ 000000]
StgValue_9           (specinterface    ) [ 000000]
StgValue_10          (specinterface    ) [ 000000]
StgValue_11          (specinterface    ) [ 000000]
cols                 (read             ) [ 001111]
rows                 (read             ) [ 001111]
StgValue_14          (br               ) [ 011111]
i_i                  (phi              ) [ 001000]
i_cast_i             (zext             ) [ 000000]
tmp_i                (icmp             ) [ 001111]
StgValue_18          (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
StgValue_20          (br               ) [ 000000]
StgValue_21          (specloopname     ) [ 000000]
tmp_i_92             (specregionbegin  ) [ 000111]
StgValue_23          (br               ) [ 001111]
StgValue_24          (ret              ) [ 000000]
j_i                  (phi              ) [ 000100]
j_cast_i             (zext             ) [ 000000]
tmp_26_i             (icmp             ) [ 001111]
StgValue_28          (speclooptripcount) [ 000000]
j                    (add              ) [ 001111]
StgValue_30          (br               ) [ 000000]
StgValue_31          (specloopname     ) [ 000000]
tmp_35_i             (specregionbegin  ) [ 000000]
StgValue_33          (specpipeline     ) [ 000000]
tmp_36_i             (specregionbegin  ) [ 000000]
StgValue_35          (specprotocol     ) [ 000000]
tmp_37               (read             ) [ 000000]
tmp_38               (read             ) [ 000000]
tmp_39               (read             ) [ 000000]
empty                (specregionend    ) [ 000000]
OP2_V_i_cast_i       (zext             ) [ 000000]
r_V                  (mul              ) [ 000000]
OP2_V_1_i_cast_i     (zext             ) [ 000000]
r_V_3_i_i            (mul              ) [ 000000]
OP2_V_2_i_cast_i     (zext             ) [ 000000]
r_V_4_i_i            (mul              ) [ 000000]
tmp1_i_cast_i        (zext             ) [ 000000]
p_Val2_1             (add              ) [ 000000]
tmp_1_i_cast_i       (zext             ) [ 000000]
r_V_1                (add              ) [ 000000]
p_Val2_3             (partselect       ) [ 000000]
tmp                  (bitselect        ) [ 000000]
tmp_3_i_i_i_i        (zext             ) [ 000000]
tmp_34               (bitselect        ) [ 000000]
p_Val2_4             (add              ) [ 000000]
tmp_35               (bitselect        ) [ 000000]
p_Result_2_i_i_i_i_1 (xor              ) [ 000000]
not_carry            (or               ) [ 000000]
p_Val2_s             (select           ) [ 000000]
tmp_37_i             (specregionbegin  ) [ 000000]
StgValue_60          (specprotocol     ) [ 000000]
StgValue_61          (write            ) [ 000000]
empty_93             (specregionend    ) [ 000000]
empty_94             (specregionend    ) [ 000000]
StgValue_64          (br               ) [ 001111]
empty_95             (specregionend    ) [ 000000]
StgValue_66          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="cols_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rows_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_37_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_38_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_39_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_61_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="1"/>
<pin id="127" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="31" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="1"/>
<pin id="138" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="31" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_cast_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_cast_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_26_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="OP2_V_i_cast_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast_i/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="OP2_V_1_i_cast_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i_cast_i/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="OP2_V_2_i_cast_i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast_i/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_1_i_cast_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="29" slack="0"/>
<pin id="191" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast_i/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_Val2_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="30" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="30" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_i_i_i_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_34_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="30" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Val2_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_35_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_2_i_i_i_i_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_2_i_i_i_i_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="not_carry_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="254" class="1007" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="28" slack="0"/>
<pin id="257" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/4 tmp1_i_cast_i/4 p_Val2_1/4 "/>
</bind>
</comp>

<comp id="262" class="1007" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="30" slack="0"/>
<pin id="265" dir="0" index="2" bw="29" slack="0"/>
<pin id="266" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3_i_i/4 r_V_1/4 "/>
</bind>
</comp>

<comp id="273" class="1007" name="r_V_4_i_i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="29" slack="0"/>
<pin id="276" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_i_i/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="cols_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="285" class="1005" name="rows_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_26_i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26_i "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="86" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="129" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="140" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="140" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="100" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="106" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="112" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="192" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="208" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="212" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="225" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="219" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="82" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="259"><net_src comp="177" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="267"><net_src comp="181" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="189" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="271"><net_src comp="262" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="272"><net_src comp="262" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="277"><net_src comp="185" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="283"><net_src comp="88" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="288"><net_src comp="94" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="293"><net_src comp="151" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="156" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="302"><net_src comp="166" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="171" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {4 }
 - Input state : 
	Port: CvtColor : p_src_rows_V | {1 }
	Port: CvtColor : p_src_cols_V | {1 }
	Port: CvtColor : p_src_data_stream_0_V | {4 }
	Port: CvtColor : p_src_data_stream_1_V | {4 }
	Port: CvtColor : p_src_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		i_cast_i : 1
		tmp_i : 2
		i : 1
		StgValue_20 : 3
	State 3
		j_cast_i : 1
		tmp_26_i : 2
		j : 1
		StgValue_30 : 3
	State 4
		empty : 1
		r_V : 1
		r_V_3_i_i : 1
		r_V_4_i_i : 1
		tmp1_i_cast_i : 2
		p_Val2_1 : 3
		tmp_1_i_cast_i : 4
		r_V_1 : 5
		p_Val2_3 : 6
		tmp : 6
		tmp_3_i_i_i_i : 7
		tmp_34 : 6
		p_Val2_4 : 8
		tmp_35 : 9
		p_Result_2_i_i_i_i_1 : 7
		not_carry : 10
		p_Val2_s : 10
		StgValue_61 : 11
		empty_93 : 1
		empty_94 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_156          |    0    |    0    |    38   |
|    add   |           j_fu_171          |    0    |    0    |    38   |
|          |       p_Val2_4_fu_219       |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_i_fu_151        |    0    |    0    |    18   |
|          |       tmp_26_i_fu_166       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|  select  |       p_Val2_s_fu_245       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | p_Result_2_i_i_i_i_1_fu_233 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       not_carry_fu_239      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_254         |    1    |    0    |    0    |
|          |          grp_fu_262         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       r_V_4_i_i_fu_273      |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       cols_read_fu_88       |    0    |    0    |    0    |
|          |       rows_read_fu_94       |    0    |    0    |    0    |
|   read   |      tmp_37_read_fu_100     |    0    |    0    |    0    |
|          |      tmp_38_read_fu_106     |    0    |    0    |    0    |
|          |      tmp_39_read_fu_112     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_61_write_fu_118  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       i_cast_i_fu_147       |    0    |    0    |    0    |
|          |       j_cast_i_fu_162       |    0    |    0    |    0    |
|          |    OP2_V_i_cast_i_fu_177    |    0    |    0    |    0    |
|   zext   |   OP2_V_1_i_cast_i_fu_181   |    0    |    0    |    0    |
|          |   OP2_V_2_i_cast_i_fu_185   |    0    |    0    |    0    |
|          |    tmp_1_i_cast_i_fu_189    |    0    |    0    |    0    |
|          |     tmp_3_i_i_i_i_fu_208    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_3_fu_192       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_201         |    0    |    0    |    0    |
| bitselect|        tmp_34_fu_212        |    0    |    0    |    0    |
|          |        tmp_35_fu_225        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   139   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  cols_reg_280  |   32   |
|   i_i_reg_125  |   31   |
|    i_reg_294   |   31   |
|   j_i_reg_136  |   31   |
|    j_reg_303   |   31   |
|  rows_reg_285  |   32   |
|tmp_26_i_reg_299|    1   |
|  tmp_i_reg_290 |    1   |
+----------------+--------+
|      Total     |   190  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_254 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  0.978  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   190  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   190  |   148  |
+-----------+--------+--------+--------+--------+
