{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529520601950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529520601981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:50:00 2018 " "Processing started: Wed Jun 20 19:50:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529520601981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520601981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile8x6 -c regfile8x6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile8x6 -c regfile8x6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520601981 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520610632 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1529520610754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/HDD/designs/cpucomponents/regfile8x6/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529520638530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520638530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c61registerset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c61registerset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c61registerset " "Found entity 1: c61registerset" {  } { { "c61registerset.bdf" "" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529520638532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520638532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1.v 1 1 " "Found 1 design units, including 1 entities, in source file plus1.v" { { "Info" "ISGN_ENTITY_NAME" "1 plus1 " "Found entity 1: plus1" {  } { { "plus1.v" "" { Text "C:/HDD/designs/cpucomponents/regfile8x6/plus1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529520638534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520638534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_or_force.v 1 1 " "Found 1 design units, including 1 entities, in source file select_or_force.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_or_force " "Found entity 1: select_or_force" {  } { { "select_or_force.v" "" { Text "C:/HDD/designs/cpucomponents/regfile8x6/select_or_force.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529520638537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520638537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c61registerset " "Elaborating entity \"c61registerset\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529520638730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regs_0 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regs_0\"" {  } { { "c61registerset.bdf" "regs_0" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 152 464 640 296 "regs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520638732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_or_force select_or_force:inst3 " "Elaborating entity \"select_or_force\" for hierarchy \"select_or_force:inst3\"" {  } { { "c61registerset.bdf" "inst3" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { -8 272 432 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520638735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "c61registerset.bdf" "inst5" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 104 296 408 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520638760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "c61registerset.bdf" "" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 104 296 408 192 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520638762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529520638763 ""}  } { { "c61registerset.bdf" "" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 104 296 408 192 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529520638763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/hdd/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520638872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/hdd/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "c61registerset.bdf" "" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 104 296 408 192 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520638875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j9c " "Found entity 1: mux_j9c" {  } { { "db/mux_j9c.tdf" "" { Text "C:/HDD/designs/cpucomponents/regfile8x6/db/mux_j9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529520639009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520639009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j9c BUSMUX:inst5\|lpm_mux:\$00000\|mux_j9c:auto_generated " "Elaborating entity \"mux_j9c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_j9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/hdd/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520639009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus1 plus1:inst " "Elaborating entity \"plus1\" for hierarchy \"plus1:inst\"" {  } { { "c61registerset.bdf" "inst" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 88 680 832 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520639009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_or_force select_or_force:inst4 " "Elaborating entity \"select_or_force\" for hierarchy \"select_or_force:inst4\"" {  } { { "c61registerset.bdf" "inst4" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { 536 264 424 616 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529520639009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529520640664 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529520640664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529520640664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529520640664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529520641022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:50:41 2018 " "Processing ended: Wed Jun 20 19:50:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529520641022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529520641022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529520641022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520641022 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529520641811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529520664441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529520664488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:50:52 2018 " "Processing started: Wed Jun 20 19:50:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529520664488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529520664488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off regfile8x6 -c regfile8x6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off regfile8x6 -c regfile8x6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529520664488 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529520666514 ""}
{ "Info" "0" "" "Project  = regfile8x6" {  } {  } 0 0 "Project  = regfile8x6" 0 0 "Fitter" 0 0 1529520666514 ""}
{ "Info" "0" "" "Revision = regfile8x6" {  } {  } 0 0 "Revision = regfile8x6" 0 0 "Fitter" 0 0 1529520666514 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1529520666768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529520666804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "regfile8x6 EPM240T100C5 " "Selected device EPM240T100C5 for design \"regfile8x6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529520666804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529520667117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529520667117 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1529520667272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529520667287 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529520667638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529520667638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529520667638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529520667638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529520667638 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529520667638 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 66 " "No exact pin location assignment(s) for 1 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1529520667732 ""}
{ "Info" "ISTA_SDC_FOUND" "regfile8x6.out.sdc " "Reading SDC File: 'regfile8x6.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529520667902 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529520668058 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529520668073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529520668073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          clk " "  50.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529520668073 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529520668073 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529520668073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529520668073 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1529520668090 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "c61registerset.bdf" "" { Schematic "C:/HDD/designs/cpucomponents/regfile8x6/c61registerset.bdf" { { -32 72 240 -16 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1529520668106 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1529520668106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1529520668121 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1529520668249 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1529520668343 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1529520668343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1529520668343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529520668343 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1529520668423 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1529520668595 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1529520669095 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1529520669095 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1529520669424 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1529520669424 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1529520669440 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1529520669440 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1529520669854 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1529520669854 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1529520670152 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1529520670152 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1529520670167 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1529520670183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529520670183 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529520670183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529520670481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529520670939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529520670939 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529520672520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529520672520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529520672629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+02 ns 8.9% " "1e+02 ns of routing delay (approximately 8.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1529520672903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/HDD/designs/cpucomponents/regfile8x6/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529520673013 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529520673013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529520674112 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529520674133 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529520674142 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1529520674267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HDD/designs/cpucomponents/regfile8x6/output_files/regfile8x6.fit.smsg " "Generated suppressed messages file C:/HDD/designs/cpucomponents/regfile8x6/output_files/regfile8x6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529520674470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529520674548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:51:14 2018 " "Processing ended: Wed Jun 20 19:51:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529520674548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529520674548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529520674548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529520674548 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529520675360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529520711124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529520711140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:51:25 2018 " "Processing started: Wed Jun 20 19:51:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529520711140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520711140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta regfile8x6 -c regfile8x6 " "Command: quartus_sta regfile8x6 -c regfile8x6" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520711140 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529520768089 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1529520768224 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1529520768224 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "SPECTRAQ_PHYSICAL_SYNTHESIS ON OFF " "Assignment SPECTRAQ_PHYSICAL_SYNTHESIS changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1529520768224 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON OFF " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1529520768224 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520768224 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520768702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520768897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520768897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520769098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520769697 ""}
{ "Info" "ISTA_SDC_FOUND" "regfile8x6.out.sdc " "Reading SDC File: 'regfile8x6.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520769812 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529520769928 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1529520770008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.944 " "Worst-case setup slack is 19.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.944               0.000 n/a  " "   19.944               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.145               0.000 clk  " "   34.145               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 4.444 " "Worst-case hold slack is 4.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.444               0.000 clk  " "    4.444               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.734 " "Worst-case minimum pulse width slack is 24.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.734               0.000 clk  " "   24.734               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529520770021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770021 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.944 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.944" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770090 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 19.944  " "Path #1: Setup slack is 19.944 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rb1_sel\[0\] " "From Node    : rb1_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rb1\[1\] " "To Node      : rb1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 35.000 " "Max Delay Exception      : 35.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  rb1_sel\[0\] " "     0.000      0.000  R  iExt  rb1_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.132      1.132 RR  CELL  rb1_sel\[0\]\|combout " "     1.132      1.132 RR  CELL  rb1_sel\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.293      3.161 RR    IC  inst4\|out\[0\]~0\|datac " "     4.293      3.161 RR    IC  inst4\|out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.804      0.511 RR  CELL  inst4\|out\[0\]~0\|combout " "     4.804      0.511 RR  CELL  inst4\|out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.399      2.595 RR    IC  regs_1\|data0\[1\]\|dataa " "     7.399      2.595 RR    IC  regs_1\|data0\[1\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.313      0.914 RR  CELL  regs_1\|data0\[1\]\|combout " "     8.313      0.914 RR  CELL  regs_1\|data0\[1\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.975      1.662 RR    IC  regs_1\|data3\[1\]\|datab " "     9.975      1.662 RR    IC  regs_1\|data3\[1\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.715      0.740 RR  CELL  regs_1\|data3\[1\]\|combout " "    10.715      0.740 RR  CELL  regs_1\|data3\[1\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.908      1.193 RR    IC  regs_1\|rb~24\|datad " "    11.908      1.193 RR    IC  regs_1\|rb~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.108      0.200 RR  CELL  regs_1\|rb~24\|combout " "    12.108      0.200 RR  CELL  regs_1\|rb~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.734      0.626 RR    IC  rb1\[1\]\|datain " "    12.734      0.626 RR    IC  rb1\[1\]\|datain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.056      2.322 RR  CELL  rb1\[1\] " "    15.056      2.322 RR  CELL  rb1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.000     35.000           latch edge time " "    35.000     35.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.000      0.000  R        clock network delay " "    35.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.000      0.000  R  oExt  rb1\[1\] " "    35.000      0.000  R  oExt  rb1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.056 " "Data Arrival Time  :    15.056" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.000 " "Data Required Time :    35.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    19.944  " "Slack              :    19.944 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770098 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.145 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.145" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770112 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.145  " "Path #1: Setup slack is 34.145 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regfile:regs_0\|data0\[4\] " "From Node    : regfile:regs_0\|data0\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regs_0\|data1\[5\] " "To Node      : regfile:regs_0\|data1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      3.348  R        clock network delay " "     3.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.376     uTco  regfile:regs_0\|data0\[4\] " "     3.724      0.376     uTco  regfile:regs_0\|data0\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.000 RR  CELL  regs_0\|data0\[4\]\|regout " "     3.724      0.000 RR  CELL  regs_0\|data0\[4\]\|regout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.081      3.357 RR    IC  regs_0\|data1\[4\]\|dataa " "     7.081      3.357 RR    IC  regs_0\|data1\[4\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.995      0.914 RR  CELL  regs_0\|data1\[4\]\|combout " "     7.995      0.914 RR  CELL  regs_0\|data1\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.300      0.305 RR    IC  regs_0\|data2\[4\]\|datad " "     8.300      0.305 RR    IC  regs_0\|data2\[4\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.500      0.200 RR  CELL  regs_0\|data2\[4\]\|combout " "     8.500      0.200 RR  CELL  regs_0\|data2\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.252      1.752 RR    IC  regs_0\|ra~9\|datac " "    10.252      1.752 RR    IC  regs_0\|ra~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.763      0.511 RR  CELL  regs_0\|ra~9\|combout " "    10.763      0.511 RR  CELL  regs_0\|ra~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.610      1.847 RR    IC  inst\|q\[5\]\|dataa " "    12.610      1.847 RR    IC  inst\|q\[5\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.524      0.914 RR  CELL  inst\|q\[5\]\|combout " "    13.524      0.914 RR  CELL  inst\|q\[5\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.718 RR    IC  regs_0\|data5\[5\]\|datad " "    14.242      0.718 RR    IC  regs_0\|data5\[5\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.442      0.200 RR  CELL  regs_0\|data5\[5\]\|combout " "    14.442      0.200 RR  CELL  regs_0\|data5\[5\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.590      4.148 RR    IC  regs_0\|data1\[5\]\|datac " "    18.590      4.148 RR    IC  regs_0\|data1\[5\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.870      0.280 RR  CELL  regfile:regs_0\|data1\[5\] " "    18.870      0.280 RR  CELL  regfile:regs_0\|data1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.348      3.348  R        clock network delay " "    53.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.015     -0.333     uTsu  regfile:regs_0\|data1\[5\] " "    53.015     -0.333     uTsu  regfile:regs_0\|data1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.870 " "Data Arrival Time  :    18.870" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.015 " "Data Required Time :    53.015" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.145  " "Slack              :    34.145 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770116 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 4.444 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 4.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770118 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 4.444  " "Path #1: Hold slack is 4.444 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regfile:regs_0\|data7\[3\] " "From Node    : regfile:regs_0\|data7\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regs_0\|data5\[3\] " "To Node      : regfile:regs_0\|data5\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      3.348  R        clock network delay " "     3.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.376     uTco  regfile:regs_0\|data7\[3\] " "     3.724      0.376     uTco  regfile:regs_0\|data7\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.319      0.595 RR  CELL  regs_0\|data7\[3\]\|combout " "     4.319      0.595 RR  CELL  regs_0\|data7\[3\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.078      0.759 RR    IC  regs_0\|ra~14\|datac " "     5.078      0.759 RR    IC  regs_0\|ra~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.589      0.511 RR  CELL  regs_0\|ra~14\|combout " "     5.589      0.511 RR  CELL  regs_0\|ra~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.422      1.833 RR    IC  regs_0\|data5\[3\]\|datad " "     7.422      1.833 RR    IC  regs_0\|data5\[3\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.013      0.591 RR  CELL  regfile:regs_0\|data5\[3\] " "     8.013      0.591 RR  CELL  regfile:regs_0\|data5\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      3.348  R        clock network delay " "     3.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.221      uTh  regfile:regs_0\|data5\[3\] " "     3.569      0.221      uTh  regfile:regs_0\|data5\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.013 " "Data Arrival Time  :     8.013" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.569 " "Data Required Time :     3.569" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.444  " "Slack              :     4.444 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1529520770119 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529520770356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:52:50 2018 " "Processing ended: Wed Jun 20 19:52:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529520770356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529520770356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529520770356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520770356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529520771219 ""}
