module sem(
  input [8:0] count,
  input clk,
  output reg  [14:0] signal
);

always @(posedge clk) begin
  case (count)
    9'b000000000: signal = 15'b001000000001001;
    9'b001000000: signal = 15'b001000100100001;
    9'b001000100: signal = 15'b001001000100001;
    9'b001001000: signal = 15'b001001100100001;
    9'b001001100: signal = 15'b001010000100001;
    9'b001010000: signal = 15'b001010100100001;
    9'b001010100: signal = 15'b001011000100001;
    9'b001011000: signal = 15'b001011100100001;
    9'b001011100: signal = 15'b001100000100001;
    9'b001100000: signal = 15'b001100100100001;
    9'b001100100: signal = 15'b001101000100001;
    9'b001101000: signal = 15'b001101100100001;
    9'b001101100: signal = 15'b010000000100001;
    9'b010000000: signal = 15'b010000100010001;
    9'b010000100: signal = 15'b011000000010001;
    9'b011000000: signal = 15'b100000000001001;
    9'b100000000: signal = 15'b100000100001100;
    9'b100000100: signal = 15'b100001000001100;
    9'b100001000: signal = 15'b100001100001100;
    9'b100001100: signal = 15'b100010000001100;
    9'b100010000: signal = 15'b100010100001100;
    9'b100010100: signal = 15'b100011000001100;
    9'b100011000: signal = 15'b100011100001100;
    9'b100011100: signal = 15'b100100000001100;
    9'b100100000: signal = 15'b100100100001100;
    9'b100100100: signal = 15'b100101000001100;
    9'b100101000: signal = 15'b100101100001100;
    9'b100101100: signal = 15'b101000000001100;
    9'b101000000: signal = 15'b101000100001010;
    9'b101000100: signal = 15'b000000000001010;
    9'b000000010: signal = 15'b001000010001001;
    9'b001000010: signal = 15'b001000110100001;
    9'b001000110: signal = 15'b001001010100001;
    9'b001001010: signal = 15'b001001110100001;
    9'b001001110: signal = 15'b001010010100001;
    9'b001010010: signal = 15'b001010110100001;
    9'b001010110: signal = 15'b010000010100001;
    9'b010000010: signal = 15'b010000110010001;
    9'b010000110: signal = 15'b011000010010001;
    9'b011000010: signal = 15'b100000010001001;
    9'b100000010: signal = 15'b100000110001100;
    9'b100000110: signal = 15'b100001010001100;
    9'b100001010: signal = 15'b100001110001100;
    9'b100001110: signal = 15'b100010010001100;
    9'b100010010: signal = 15'b100010110001100;
    9'b100010110: signal = 15'b101000010001100;
    9'b101000010: signal = 15'b101000110001010;
    9'b101000110: signal = 15'b000000010001010;
    9'b011000001: signal = 15'b001000001001001;
    9'b001000001: signal = 15'b001000101100001;
    9'b001000101: signal = 15'b001001001100001;
    9'b001001001: signal = 15'b001001100100001;
    9'b100000001: signal = 15'b100000101001100;
    9'b100000101: signal = 15'b100001001001100;
    9'b100001001: signal = 15'b100001101001100;
    9'b100001101: signal = 15'b100010001001100;
    9'b100010001: signal = 15'b100010101001100;
    9'b100010101: signal = 15'b100011001001100;
    9'b100011001: signal = 15'b100011101001100;
    9'b100011101: signal = 15'b100100001001100;
    9'b100100001: signal = 15'b100100101001100;
    9'b100100101: signal = 15'b100101001001100;
    9'b100101001: signal = 15'b100101101001100;
    9'b100101101: signal = 15'b101000001001100;
    9'b101000001: signal = 15'b101000101001010;
    9'b101000101: signal = 15'b000000001001010;
    9'b000000001: signal = 15'b001000001001001;
    9'b010000001: signal = 15'b010000101010001;
    9'b010000101: signal = 15'b011000001010001;
    9'b011000011: signal = 15'b001000011001001;
    9'b001000011: signal = 15'b001000111100001;
    9'b001000111: signal = 15'b001001011100001;
    9'b001001011: signal = 15'b001001110100001;
    9'b100000011: signal = 15'b100000111001100;
    9'b100000111: signal = 15'b100001011001100;
    9'b100001011: signal = 15'b100001111001100;
    9'b100001111: signal = 15'b100010011001100;
    9'b100010011: signal = 15'b100010111001100;
    9'b100010111: signal = 15'b101000011001100;
    9'b101000011: signal = 15'b101000111001010;
    9'b101000111: signal = 15'b000000011001010;
    9'b000000011: signal = 15'b001000011001001;
    9'b010000011: signal = 15'b010000111010001;
    9'b010000111: signal = 15'b011000011010001;


  endcase
end
endmodule // sem
