#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 30 20:28:12 2023
# Process ID: 24224
# Current directory: D:/three_verilog/fpga_IP_define/Depacket_IMX222
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32468 D:\three_verilog\fpga_IP_define\Depacket_IMX222\tmp_edit_project.xpr
# Log file: D:/three_verilog/fpga_IP_define/Depacket_IMX222/vivado.log
# Journal file: D:/three_verilog/fpga_IP_define/Depacket_IMX222\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2190.410 ; gain = 361.996
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\three_verilog\fpga_IP_define\Depacket_IMX222\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/src/Depacket_imx222_v11.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/src/Depacket_imx222_v11.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core d:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml
ipx::open_ipxact_file {D:\three_verilog\fpga_IP_define\Depacket_IMX222\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/src/Depacket_imx222_v11.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/src/Depacket_imx222_v11.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property CONFIG.C_PROBE0_WIDTH {1024} [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Sat Dec 30 20:37:22 2023] Launched ila_0_synth_1...
Run output will be captured here: D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files -ipstatic_source_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/modelsim} {questa=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/questa} {riviera=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.895 ; gain = 11.996
delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.895 ; gain = 11.996
remove_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2367.895 ; gain = 11.996
file delete -force d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0
file delete -force d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.gen/sources_1/ip/ila_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property CONFIG.C_PROBE0_WIDTH {128} [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Sat Dec 30 20:40:33 2023] Launched ila_0_synth_1...
Run output will be captured here: D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files -ipstatic_source_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/modelsim} {questa=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/questa} {riviera=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from '' to 'XPM_CDC,XPM_MEMORY'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3157] Bus Interface 'I_Rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'I_Rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'I_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/three_verilog/fpga_IP_define/Depacket_IMX222 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define/Depacket_IMX222'.
close_project
open_project D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd}
Reading block design file <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <IMX> from block design file <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd>
set_property  ip_repo_paths  D:/three_verilog/fpga_IP_define [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Depacket_imx222_v11:1.0 Depacket_imx222_v11_0
endgroup
set_property location {1 192 297} [get_bd_cells Depacket_imx222_v11_0]
set_property location {2 438 178} [get_bd_cells processing_system7_0]
set_property location {2 589 371} [get_bd_cells Depacket_imx222_v11_0]
set_property location {0.5 157 190} [get_bd_cells processing_system7_0]
set_property location {0.5 40 221} [get_bd_cells processing_system7_0]
set_property location {1 24 179} [get_bd_cells processing_system7_0]
set_property location {1 22 161} [get_bd_cells processing_system7_0]
set_property location {1 40 133} [get_bd_cells processing_system7_0]
set_property location {1 19 163} [get_bd_cells processing_system7_0]
set_property location {1 -14 169} [get_bd_cells processing_system7_0]
set_property location {1 -19 180} [get_bd_cells processing_system7_0]
set_property location {1 179 422} [get_bd_cells Depacket_imx222_v11_0]
set_property location {0.5 -114 170} [get_bd_cells processing_system7_0]
set_property location {655 168} [get_bd_ports O_SCK]
set_property location {713 296} [get_bd_ports O_SDI]
set_property location {706 260} [get_bd_ports O_SDI]
set_property location {701 300} [get_bd_ports I_SDO]
set_property location {695 231} [get_bd_ports O_SDI]
set_property location {702 267} [get_bd_ports O_XCE]
set_property location {708 248} [get_bd_ports I_SDO]
set_property location {700 204} [get_bd_ports O_SDI]
set_property location {2.5 359 178} [get_bd_cells processing_system7_0]
set_property location {2 506 415} [get_bd_cells Depacket_imx222_v11_0]
set_property location {0.5 24 201} [get_bd_cells processing_system7_0]
set_property location {2.5 1019 195} [get_bd_cells Depacket_imx222_v11_0]
undo
INFO: [Common 17-17] undo 'set_property location {2.5 1019 195} [get_bd_cells Depacket_imx222_v11_0]'
set_property location {2.5 694 178} [get_bd_cells processing_system7_0]
set_property location {2.5 1559 214} [get_bd_cells Depacket_imx222_v11_0]
set_property location {1.5 1022 434} [get_bd_cells Depacket_imx222_v11_0]
undo
INFO: [Common 17-17] undo 'set_property location {1.5 1022 434} [get_bd_cells Depacket_imx222_v11_0]'
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name Depacket_imx222_v11_v1_0_project -directory D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.tmp/Depacket_imx222_v11_v1_0_project d:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/three_verilog/imx222_hdmi/hw/imx222_hdmi/imx222_hdmi.tmp/depacket_imx222_v11_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces I_Rst_n -of_objects [ipx::current_core]]]
set_property name I_Rst [ipx::get_bus_interfaces I_Rst_n -of_objects [ipx::current_core]]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'I_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/three_verilog/fpga_IP_define'
delete_bd_objs [get_bd_cells Depacket_imx222_v11_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Depacket_imx222_v11:1.0 Depacket_imx222_v11_0
endgroup
set_property location {1 250 312} [get_bd_cells Depacket_imx222_v11_0]
ipx::edit_ip_in_project -upgrade true -name Depacket_imx222_v11_v1_0_project -directory D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.tmp/Depacket_imx222_v11_v1_0_project d:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/three_verilog/imx222_hdmi/hw/imx222_hdmi/imx222_hdmi.tmp/depacket_imx222_v11_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2650.145 ; gain = 3.344
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from 'XPM_CDC,XPM_MEMORY' to ''
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3445] Bus interface 'I_Rst': Replace port-map physical named 'I_Rst_n' by 'I_Rst'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'I_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/three_verilog/fpga_IP_define'
report_ip_status -name ip_status 
upgrade_ip [get_ips  IMX_Depacket_imx222_v11_0_1] -log ip_upgrade.log
Upgrading 'D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd'
INFO: [IP_Flow 19-3422] Upgraded IMX_Depacket_imx222_v11_0_1 (Depacket_imx222_v11_v1_0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'I_Rst_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'I_Rst'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IMX_Depacket_imx222_v11_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IMX_Depacket_imx222_v11_0_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\three_verilog\IMX222_HDMI\HW\IMX222_HDMI\IMX222_HDMI.srcs\sources_1\bd\IMX\IMX.bd> 
Wrote  : <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/ui/bd_887840d4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips IMX_Depacket_imx222_v11_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/Depacket_imx222_v11_0/I_CLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property location {2 527 345} [get_bd_cells Depacket_imx222_v11_0]
delete_bd_objs [get_bd_cells Depacket_imx222_v11_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Depacket_imx222_v11:1.0 Depacket_imx222_v11_0
endgroup
set_property location {1 172 215} [get_bd_cells Depacket_imx222_v11_0]
set_property location {2 573 343} [get_bd_cells Depacket_imx222_v11_0]
startgroup
make_bd_pins_external  [get_bd_pins Depacket_imx222_v11_0/I_CLK]
endgroup
set_property location {254 320} [get_bd_ports I_CLK_0]
set_property location {0.5 242 347} [get_bd_cells Depacket_imx222_v11_0]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\three_verilog\IMX222_HDMI\HW\IMX222_HDMI\IMX222_HDMI.srcs\sources_1\bd\IMX\IMX.bd> 
Wrote  : <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/ui/bd_887840d4.ui> 
set_property name O_GPIO_Rst [get_bd_ports O_GPIO_Rst_n]
startgroup
make_bd_pins_external  [get_bd_pins Depacket_imx222_v11_0/I_Cmos_Data]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_GPIO_EMIO_GPIO_IO {5} [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]
report_ip_status -name ip_status 
regenerate_bd_layout
delete_bd_objs [get_bd_ports O_GPIO_Rst]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports O_GPIO_Rst]'
set_property location {392 165} [get_bd_ports O_GPIO_Rst]
save_bd_design
Wrote  : <D:\three_verilog\IMX222_HDMI\HW\IMX222_HDMI\IMX222_HDMI.srcs\sources_1\bd\IMX\IMX.bd> 
Wrote  : <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/ui/bd_887840d4.ui> 
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project Mux_1_5 D:/three_verilog/fpga_IP_define/Mux_1_5 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
file mkdir D:/three_verilog/fpga_IP_define/Mux_1_5/Mux_1_5.srcs/sources_1/new
close [ open D:/three_verilog/fpga_IP_define/Mux_1_5/Mux_1_5.srcs/sources_1/new/Mux_51.v w ]
add_files D:/three_verilog/fpga_IP_define/Mux_1_5/Mux_1_5.srcs/sources_1/new/Mux_51.v
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/three_verilog/fpga_IP_define/Mux_1_5/IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/three_verilog/fpga_IP_define/Mux_1_5/IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/three_verilog/fpga_IP_define/Mux_1_5/IP d:/three_verilog/fpga_IP_define/Mux_1_5/IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/three_verilog/fpga_IP_define/Mux_1_5/IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define/Mux_1_5/IP'.
close_project
open_project D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
open_bd_design {D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd}
Reading block design file <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:Depacket_imx222_v11:1.0 - Depacket_imx222_v11_0
Successfully read diagram <IMX> from block design file <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Mux_51:1.0 Mux_51_0
endgroup
set_property location {2.5 842 275} [get_bd_cells Mux_51_0]
regenerate_bd_layout
set_property location {1.5 627 311} [get_bd_cells Mux_51_0]
ipx::edit_ip_in_project -upgrade true -name Mux_51_v1_0_project -directory D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.tmp/Mux_51_v1_0_project d:/three_verilog/fpga_IP_define/Mux_1_5/IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins Mux_51_0/I_S]
WARNING: [BD 41-1306] The connection to interface pin </processing_system7_0/GPIO_O> is being overridden by the user with net <processing_system7_0_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
set_property location {758 266} [get_bd_ports O_GPIO_Rst]
startgroup
connect_bd_net [get_bd_ports O_GPIO_Rst] [get_bd_pins Mux_51_0/O_S0]
endgroup
regenerate_bd_layout
set_property location {2.5 879 228} [get_bd_cells Mux_51_0]
regenerate_bd_layout
set_property location {2.5 884 27} [get_bd_cells Depacket_imx222_v11_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins Mux_51_0/O_S1] [get_bd_pins Depacket_imx222_v11_0/I_Rst]
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <D:\three_verilog\IMX222_HDMI\HW\IMX222_HDMI\IMX222_HDMI.srcs\sources_1\bd\IMX\IMX.bd> 
Wrote  : <D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/ui/bd_887840d4.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 23:11:41 2023...
