// Seed: 3220260628
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input wand id_2,
    output tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    input tri1 id_7,
    output wire id_8,
    input tri1 id_9,
    output wire id_10,
    input tri1 id_11,
    output supply0 id_12
);
  assign id_6 = id_9 + id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    output tri1 id_5,
    output tri id_6
    , id_14,
    input wand id_7,
    input supply0 id_8,
    output tri0 id_9,
    output logic id_10,
    output wor id_11,
    output wor id_12
);
  always @(posedge id_14, posedge 1 == -1'b0) begin : LABEL_0
    id_10 = -1;
    @(posedge id_7);
    id_10 <= id_1;
    id_10 <= id_1;
  end
  module_0 modCall_1 (
      id_6,
      id_4,
      id_0,
      id_9,
      id_8,
      id_8,
      id_6,
      id_8,
      id_11,
      id_2,
      id_12,
      id_3,
      id_9
  );
endmodule
