
christmas-2023__master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e48  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  0800802c  0800802c  0001802c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081f4  080081f4  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  080081f4  080081f4  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080081f4  080081f4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081f4  080081f4  000181f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080081f8  080081f8  000181f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080081fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043cc  2000006c  08008268  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004438  08008268  00024438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d9a  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fc2  00000000  00000000  00033e2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  00036df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001178  00000000  00000000  000380e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cc03  00000000  00000000  00039260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000168ab  00000000  00000000  00055e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5132  00000000  00000000  0006c70e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00111840  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e98  00000000  00000000  00111890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000006c 	.word	0x2000006c
 8000200:	00000000 	.word	0x00000000
 8000204:	08008014 	.word	0x08008014

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000070 	.word	0x20000070
 8000220:	08008014 	.word	0x08008014

08000224 <HAL_I2S_TxCpltCallback>:
volatile uint16_t signal_buff2[4096];

char *fileNames[] = {"blank.wav", "yard.wav", "shit.wav", "gift.wav", "nut.wav", "grace.wav",
					"dump.wav", "treeBig.wav", "kma.wav", "winterMorn.wav", "rant.wav"};

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
    if(end_of_file_reached)
 800022c:	4b10      	ldr	r3, [pc, #64]	; (8000270 <HAL_I2S_TxCpltCallback+0x4c>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	b2db      	uxtb	r3, r3
 8000232:	2b00      	cmp	r3, #0
 8000234:	d118      	bne.n	8000268 <HAL_I2S_TxCpltCallback+0x44>
        return;

    volatile uint16_t* temp = signal_play_buff;
 8000236:	4b0f      	ldr	r3, [pc, #60]	; (8000274 <HAL_I2S_TxCpltCallback+0x50>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	60fb      	str	r3, [r7, #12]
    signal_play_buff = signal_read_buff;
 800023c:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <HAL_I2S_TxCpltCallback+0x54>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a0c      	ldr	r2, [pc, #48]	; (8000274 <HAL_I2S_TxCpltCallback+0x50>)
 8000242:	6013      	str	r3, [r2, #0]
    signal_read_buff = temp;
 8000244:	4a0c      	ldr	r2, [pc, #48]	; (8000278 <HAL_I2S_TxCpltCallback+0x54>)
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	6013      	str	r3, [r2, #0]
//
//    for(int i = 0; i < 4096; i++) {
//    	signal_play_buff[i] = (float)signal_play_buff[i] * volume;
//    }

    int nsamples = sizeof(signal_buff1) / sizeof(signal_buff1[0]);
 800024a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800024e:	60bb      	str	r3, [r7, #8]
    HAL_I2S_Transmit_IT(&hi2s2, (uint16_t*)signal_play_buff, nsamples);
 8000250:	4b08      	ldr	r3, [pc, #32]	; (8000274 <HAL_I2S_TxCpltCallback+0x50>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	68ba      	ldr	r2, [r7, #8]
 8000256:	b292      	uxth	r2, r2
 8000258:	4619      	mov	r1, r3
 800025a:	4808      	ldr	r0, [pc, #32]	; (800027c <HAL_I2S_TxCpltCallback+0x58>)
 800025c:	f002 f956 	bl	800250c <HAL_I2S_Transmit_IT>
    read_next_chunk = true;
 8000260:	4b07      	ldr	r3, [pc, #28]	; (8000280 <HAL_I2S_TxCpltCallback+0x5c>)
 8000262:	2201      	movs	r2, #1
 8000264:	701a      	strb	r2, [r3, #0]
 8000266:	e000      	b.n	800026a <HAL_I2S_TxCpltCallback+0x46>
        return;
 8000268:	bf00      	nop
}
 800026a:	3710      	adds	r7, #16
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	200003f4 	.word	0x200003f4
 8000274:	200003f8 	.word	0x200003f8
 8000278:	200003fc 	.word	0x200003fc
 800027c:	200000b8 	.word	0x200000b8
 8000280:	200003f5 	.word	0x200003f5

08000284 <playWavFile>:

int playWavFile(const char* fname) {
 8000284:	b580      	push	{r7, lr}
 8000286:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800028a:	af00      	add	r7, sp, #0
 800028c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000290:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8000294:	6018      	str	r0, [r3, #0]

    FIL file;
    FRESULT res = f_open(&file, fname, FA_READ);
 8000296:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800029a:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 800029e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80002a2:	2201      	movs	r2, #1
 80002a4:	6819      	ldr	r1, [r3, #0]
 80002a6:	f007 f86b 	bl	8007380 <f_open>
 80002aa:	4603      	mov	r3, r0
 80002ac:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 80002b0:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <playWavFile+0x38>
        return EXIT_FAILURE;
 80002b8:	2301      	movs	r3, #1
 80002ba:	e1fa      	b.n	80006b2 <playWavFile+0x42e>
    }


    unsigned int bytesRead;
    uint8_t header[44];
    res = f_read(&file, header, sizeof(header), &bytesRead);
 80002bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80002c0:	f107 0108 	add.w	r1, r7, #8
 80002c4:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80002c8:	222c      	movs	r2, #44	; 0x2c
 80002ca:	f007 fad2 	bl	8007872 <f_read>
 80002ce:	4603      	mov	r3, r0
 80002d0:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 80002d4:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d006      	beq.n	80002ea <playWavFile+0x66>
        f_close(&file);
 80002dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80002e0:	4618      	mov	r0, r3
 80002e2:	f007 fceb 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 80002e6:	2301      	movs	r3, #1
 80002e8:	e1e3      	b.n	80006b2 <playWavFile+0x42e>
    }

    if(memcmp((const char*)header, "RIFF", 4) != 0) {
 80002ea:	f107 0308 	add.w	r3, r7, #8
 80002ee:	2204      	movs	r2, #4
 80002f0:	49c7      	ldr	r1, [pc, #796]	; (8000610 <playWavFile+0x38c>)
 80002f2:	4618      	mov	r0, r3
 80002f4:	f007 fe76 	bl	8007fe4 <memcmp>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d006      	beq.n	800030c <playWavFile+0x88>
        f_close(&file);
 80002fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000302:	4618      	mov	r0, r3
 8000304:	f007 fcda 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 8000308:	2301      	movs	r3, #1
 800030a:	e1d2      	b.n	80006b2 <playWavFile+0x42e>
    }

    if(memcmp((const char*)header + 8, "WAVEfmt ", 8) != 0) {
 800030c:	f107 0308 	add.w	r3, r7, #8
 8000310:	3308      	adds	r3, #8
 8000312:	2208      	movs	r2, #8
 8000314:	49bf      	ldr	r1, [pc, #764]	; (8000614 <playWavFile+0x390>)
 8000316:	4618      	mov	r0, r3
 8000318:	f007 fe64 	bl	8007fe4 <memcmp>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d006      	beq.n	8000330 <playWavFile+0xac>
        f_close(&file);
 8000322:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000326:	4618      	mov	r0, r3
 8000328:	f007 fcc8 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 800032c:	2301      	movs	r3, #1
 800032e:	e1c0      	b.n	80006b2 <playWavFile+0x42e>
    }

    if(memcmp((const char*)header + 36, "data", 4) != 0) {
 8000330:	f107 0308 	add.w	r3, r7, #8
 8000334:	3324      	adds	r3, #36	; 0x24
 8000336:	2204      	movs	r2, #4
 8000338:	49b7      	ldr	r1, [pc, #732]	; (8000618 <playWavFile+0x394>)
 800033a:	4618      	mov	r0, r3
 800033c:	f007 fe52 	bl	8007fe4 <memcmp>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d006      	beq.n	8000354 <playWavFile+0xd0>
        f_close(&file);
 8000346:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800034a:	4618      	mov	r0, r3
 800034c:	f007 fcb6 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 8000350:	2301      	movs	r3, #1
 8000352:	e1ae      	b.n	80006b2 <playWavFile+0x42e>
    }

//    uint32_t fileSize = 8 + (header[4] | (header[5] << 8) | (header[6] << 16) | (header[7] << 24));
    uint32_t headerSizeLeft = header[16] | (header[17] << 8) | (header[18] << 16) | (header[19] << 24);
 8000354:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000358:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800035c:	7c1b      	ldrb	r3, [r3, #16]
 800035e:	461a      	mov	r2, r3
 8000360:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000364:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000368:	7c5b      	ldrb	r3, [r3, #17]
 800036a:	021b      	lsls	r3, r3, #8
 800036c:	431a      	orrs	r2, r3
 800036e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000372:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000376:	7c9b      	ldrb	r3, [r3, #18]
 8000378:	041b      	lsls	r3, r3, #16
 800037a:	431a      	orrs	r2, r3
 800037c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000380:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000384:	7cdb      	ldrb	r3, [r3, #19]
 8000386:	061b      	lsls	r3, r3, #24
 8000388:	4313      	orrs	r3, r2
 800038a:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
    uint16_t compression = header[20] | (header[21] << 8);
 800038e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000392:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000396:	7d1b      	ldrb	r3, [r3, #20]
 8000398:	b21a      	sxth	r2, r3
 800039a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800039e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80003a2:	7d5b      	ldrb	r3, [r3, #21]
 80003a4:	021b      	lsls	r3, r3, #8
 80003a6:	b21b      	sxth	r3, r3
 80003a8:	4313      	orrs	r3, r2
 80003aa:	b21b      	sxth	r3, r3
 80003ac:	f8a7 327a 	strh.w	r3, [r7, #634]	; 0x27a
    uint16_t channelsNum = header[22] | (header[23] << 8);
 80003b0:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80003b4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80003b8:	7d9b      	ldrb	r3, [r3, #22]
 80003ba:	b21a      	sxth	r2, r3
 80003bc:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80003c0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80003c4:	7ddb      	ldrb	r3, [r3, #23]
 80003c6:	021b      	lsls	r3, r3, #8
 80003c8:	b21b      	sxth	r3, r3
 80003ca:	4313      	orrs	r3, r2
 80003cc:	b21b      	sxth	r3, r3
 80003ce:	f8a7 3278 	strh.w	r3, [r7, #632]	; 0x278
    uint32_t sampleRate = header[24] | (header[25] << 8) | (header[26] << 16) | (header[27] << 24);
 80003d2:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80003d6:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80003da:	7e1b      	ldrb	r3, [r3, #24]
 80003dc:	461a      	mov	r2, r3
 80003de:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80003e2:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80003e6:	7e5b      	ldrb	r3, [r3, #25]
 80003e8:	021b      	lsls	r3, r3, #8
 80003ea:	431a      	orrs	r2, r3
 80003ec:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80003f0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80003f4:	7e9b      	ldrb	r3, [r3, #26]
 80003f6:	041b      	lsls	r3, r3, #16
 80003f8:	431a      	orrs	r2, r3
 80003fa:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80003fe:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000402:	7edb      	ldrb	r3, [r3, #27]
 8000404:	061b      	lsls	r3, r3, #24
 8000406:	4313      	orrs	r3, r2
 8000408:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
    uint32_t bytesPerSecond = header[28] | (header[29] << 8) | (header[30] << 16) | (header[31] << 24);
 800040c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000410:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000414:	7f1b      	ldrb	r3, [r3, #28]
 8000416:	461a      	mov	r2, r3
 8000418:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800041c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000420:	7f5b      	ldrb	r3, [r3, #29]
 8000422:	021b      	lsls	r3, r3, #8
 8000424:	431a      	orrs	r2, r3
 8000426:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800042a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800042e:	7f9b      	ldrb	r3, [r3, #30]
 8000430:	041b      	lsls	r3, r3, #16
 8000432:	431a      	orrs	r2, r3
 8000434:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000438:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800043c:	7fdb      	ldrb	r3, [r3, #31]
 800043e:	061b      	lsls	r3, r3, #24
 8000440:	4313      	orrs	r3, r2
 8000442:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
    uint16_t bytesPerSample = header[32] | (header[33] << 8);
 8000446:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800044a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800044e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000452:	b21a      	sxth	r2, r3
 8000454:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000458:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800045c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000460:	021b      	lsls	r3, r3, #8
 8000462:	b21b      	sxth	r3, r3
 8000464:	4313      	orrs	r3, r2
 8000466:	b21b      	sxth	r3, r3
 8000468:	f8a7 326e 	strh.w	r3, [r7, #622]	; 0x26e
    uint16_t bitsPerSamplePerChannel = header[34] | (header[35] << 8);
 800046c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000470:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000474:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000478:	b21a      	sxth	r2, r3
 800047a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800047e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000482:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000486:	021b      	lsls	r3, r3, #8
 8000488:	b21b      	sxth	r3, r3
 800048a:	4313      	orrs	r3, r2
 800048c:	b21b      	sxth	r3, r3
 800048e:	f8a7 326c 	strh.w	r3, [r7, #620]	; 0x26c
    uint32_t dataSize = header[40] | (header[41] << 8) | (header[42] << 16) | (header[43] << 24);
 8000492:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000496:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800049a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800049e:	461a      	mov	r2, r3
 80004a0:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80004a4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80004a8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80004ac:	021b      	lsls	r3, r3, #8
 80004ae:	431a      	orrs	r2, r3
 80004b0:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80004b4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80004b8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80004bc:	041b      	lsls	r3, r3, #16
 80004be:	431a      	orrs	r2, r3
 80004c0:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80004c4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80004c8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80004cc:	061b      	lsls	r3, r3, #24
 80004ce:	4313      	orrs	r3, r2
 80004d0:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
//        "Data size: %ld\r\n"
//        "------------------\r\n",
//        fileSize, headerSizeLeft, compression, channelsNum, sampleRate, bytesPerSecond, bytesPerSample,
//        bitsPerSamplePerChannel, dataSize);

    if(headerSizeLeft != 16) {
 80004d4:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80004d8:	2b10      	cmp	r3, #16
 80004da:	d006      	beq.n	80004ea <playWavFile+0x266>
        //UART_Printf("Wrong `headerSizeLeft` value, 16 expected\r\n");
        f_close(&file);
 80004dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80004e0:	4618      	mov	r0, r3
 80004e2:	f007 fbeb 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 80004e6:	2301      	movs	r3, #1
 80004e8:	e0e3      	b.n	80006b2 <playWavFile+0x42e>
    }

    if(compression != 1) {
 80004ea:	f8b7 327a 	ldrh.w	r3, [r7, #634]	; 0x27a
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d006      	beq.n	8000500 <playWavFile+0x27c>
        //UART_Printf("Wrong `compression` value, 1 expected\r\n");
        f_close(&file);
 80004f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80004f6:	4618      	mov	r0, r3
 80004f8:	f007 fbe0 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 80004fc:	2301      	movs	r3, #1
 80004fe:	e0d8      	b.n	80006b2 <playWavFile+0x42e>
    }

    if(channelsNum != 2) {
 8000500:	f8b7 3278 	ldrh.w	r3, [r7, #632]	; 0x278
 8000504:	2b02      	cmp	r3, #2
 8000506:	d006      	beq.n	8000516 <playWavFile+0x292>
        //UART_Printf("Wrong `channelsNum` value, 2 expected\r\n");
        f_close(&file);
 8000508:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800050c:	4618      	mov	r0, r3
 800050e:	f007 fbd5 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 8000512:	2301      	movs	r3, #1
 8000514:	e0cd      	b.n	80006b2 <playWavFile+0x42e>
    }

    if((sampleRate != 44100) || (bytesPerSample != 4) || (bitsPerSamplePerChannel != 16) || (bytesPerSecond != 44100*2*2)
 8000516:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 800051a:	f64a 4244 	movw	r2, #44100	; 0xac44
 800051e:	4293      	cmp	r3, r2
 8000520:	d111      	bne.n	8000546 <playWavFile+0x2c2>
 8000522:	f8b7 326e 	ldrh.w	r3, [r7, #622]	; 0x26e
 8000526:	2b04      	cmp	r3, #4
 8000528:	d10d      	bne.n	8000546 <playWavFile+0x2c2>
 800052a:	f8b7 326c 	ldrh.w	r3, [r7, #620]	; 0x26c
 800052e:	2b10      	cmp	r3, #16
 8000530:	d109      	bne.n	8000546 <playWavFile+0x2c2>
 8000532:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
 8000536:	4a39      	ldr	r2, [pc, #228]	; (800061c <playWavFile+0x398>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d104      	bne.n	8000546 <playWavFile+0x2c2>
       || (dataSize < sizeof(signal_buff1) + sizeof(signal_buff2))) {
 800053c:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000540:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000544:	d206      	bcs.n	8000554 <playWavFile+0x2d0>
        //UART_Printf("Wrong file format, 16 bit file with sample rate 44100 expected\r\n");
        f_close(&file);
 8000546:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800054a:	4618      	mov	r0, r3
 800054c:	f007 fbb6 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 8000550:	2301      	movs	r3, #1
 8000552:	e0ae      	b.n	80006b2 <playWavFile+0x42e>
    }

    res = f_read(&file, (uint8_t*)signal_buff1, sizeof(signal_buff1), &bytesRead);
 8000554:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000558:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800055c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000560:	492f      	ldr	r1, [pc, #188]	; (8000620 <playWavFile+0x39c>)
 8000562:	f007 f986 	bl	8007872 <f_read>
 8000566:	4603      	mov	r3, r0
 8000568:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 800056c:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000570:	2b00      	cmp	r3, #0
 8000572:	d006      	beq.n	8000582 <playWavFile+0x2fe>
        //UART_Printf("f_read() failed, res = %d\r\n", res);
        f_close(&file);
 8000574:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000578:	4618      	mov	r0, r3
 800057a:	f007 fb9f 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 800057e:	2301      	movs	r3, #1
 8000580:	e097      	b.n	80006b2 <playWavFile+0x42e>
    }

    res = f_read(&file, (uint8_t*)signal_buff2, sizeof(signal_buff2), &bytesRead);
 8000582:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000586:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800058a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800058e:	4925      	ldr	r1, [pc, #148]	; (8000624 <playWavFile+0x3a0>)
 8000590:	f007 f96f 	bl	8007872 <f_read>
 8000594:	4603      	mov	r3, r0
 8000596:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 800059a:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d006      	beq.n	80005b0 <playWavFile+0x32c>
        //UART_Printf("f_read() failed, res = %d\r\n", res);
        f_close(&file);
 80005a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005a6:	4618      	mov	r0, r3
 80005a8:	f007 fb88 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 80005ac:	2301      	movs	r3, #1
 80005ae:	e080      	b.n	80006b2 <playWavFile+0x42e>
    }

    read_next_chunk = true;
 80005b0:	4b1d      	ldr	r3, [pc, #116]	; (8000628 <playWavFile+0x3a4>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
    end_of_file_reached = false;
 80005b6:	4b1d      	ldr	r3, [pc, #116]	; (800062c <playWavFile+0x3a8>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]
    signal_play_buff = signal_buff1;
 80005bc:	4b1c      	ldr	r3, [pc, #112]	; (8000630 <playWavFile+0x3ac>)
 80005be:	4a18      	ldr	r2, [pc, #96]	; (8000620 <playWavFile+0x39c>)
 80005c0:	601a      	str	r2, [r3, #0]
    signal_read_buff = signal_buff2;
 80005c2:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <playWavFile+0x3b0>)
 80005c4:	4a17      	ldr	r2, [pc, #92]	; (8000624 <playWavFile+0x3a0>)
 80005c6:	601a      	str	r2, [r3, #0]

    HAL_StatusTypeDef hal_res;
    int nsamples = sizeof(signal_buff1) / sizeof(signal_buff1[0]);
 80005c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005cc:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
    hal_res = HAL_I2S_Transmit_IT(&hi2s2, (uint16_t*)signal_buff1, nsamples);
 80005d0:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 80005d4:	b29b      	uxth	r3, r3
 80005d6:	461a      	mov	r2, r3
 80005d8:	4911      	ldr	r1, [pc, #68]	; (8000620 <playWavFile+0x39c>)
 80005da:	4817      	ldr	r0, [pc, #92]	; (8000638 <playWavFile+0x3b4>)
 80005dc:	f001 ff96 	bl	800250c <HAL_I2S_Transmit_IT>
 80005e0:	4603      	mov	r3, r0
 80005e2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
    // hal_res = HAL_I2S_Transmit(&hi2s2, (uint16_t*)signal_buff1, nsamples, 2000);
    if(hal_res != HAL_OK) {
 80005e6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d047      	beq.n	800067e <playWavFile+0x3fa>
        //UART_Printf("I2S - HAL_I2S_Transmit failed, hal_res = %d!\r\n", hal_res);
        f_close(&file);
 80005ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005f2:	4618      	mov	r0, r3
 80005f4:	f007 fb62 	bl	8007cbc <f_close>
        return EXIT_FAILURE;
 80005f8:	2301      	movs	r3, #1
 80005fa:	e05a      	b.n	80006b2 <playWavFile+0x42e>
    }

    while(dataSize >= sizeof(signal_buff1)) {
        if(!read_next_chunk) {
 80005fc:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <playWavFile+0x3a4>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b2db      	uxtb	r3, r3
 8000602:	f083 0301 	eor.w	r3, r3, #1
 8000606:	b2db      	uxtb	r3, r3
 8000608:	2b00      	cmp	r3, #0
 800060a:	d017      	beq.n	800063c <playWavFile+0x3b8>
            continue;
 800060c:	e037      	b.n	800067e <playWavFile+0x3fa>
 800060e:	bf00      	nop
 8000610:	080080ac 	.word	0x080080ac
 8000614:	080080b4 	.word	0x080080b4
 8000618:	080080c0 	.word	0x080080c0
 800061c:	0002b110 	.word	0x0002b110
 8000620:	20000400 	.word	0x20000400
 8000624:	20002400 	.word	0x20002400
 8000628:	200003f5 	.word	0x200003f5
 800062c:	200003f4 	.word	0x200003f4
 8000630:	200003f8 	.word	0x200003f8
 8000634:	200003fc 	.word	0x200003fc
 8000638:	200000b8 	.word	0x200000b8
        }

        read_next_chunk = false;
 800063c:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <playWavFile+0x438>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]

        res = f_read(&file, (uint8_t*)signal_read_buff, sizeof(signal_buff1), &bytesRead);
 8000642:	4b1f      	ldr	r3, [pc, #124]	; (80006c0 <playWavFile+0x43c>)
 8000644:	6819      	ldr	r1, [r3, #0]
 8000646:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800064a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800064e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000652:	f007 f90e 	bl	8007872 <f_read>
 8000656:	4603      	mov	r3, r0
 8000658:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
        if(res != FR_OK) {
 800065c:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000660:	2b00      	cmp	r3, #0
 8000662:	d006      	beq.n	8000672 <playWavFile+0x3ee>
            //UART_Printf("f_read() failed, res = %d\r\n", res);
            f_close(&file);
 8000664:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000668:	4618      	mov	r0, r3
 800066a:	f007 fb27 	bl	8007cbc <f_close>
            return EXIT_FAILURE;
 800066e:	2301      	movs	r3, #1
 8000670:	e01f      	b.n	80006b2 <playWavFile+0x42e>
        }

        dataSize -= sizeof(signal_buff1);
 8000672:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000676:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800067a:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
    while(dataSize >= sizeof(signal_buff1)) {
 800067e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000686:	d2b9      	bcs.n	80005fc <playWavFile+0x378>
    }

    end_of_file_reached = true;
 8000688:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <playWavFile+0x440>)
 800068a:	2201      	movs	r2, #1
 800068c:	701a      	strb	r2, [r3, #0]

    res = f_close(&file);
 800068e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000692:	4618      	mov	r0, r3
 8000694:	f007 fb12 	bl	8007cbc <f_close>
 8000698:	4603      	mov	r3, r0
 800069a:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 800069e:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <playWavFile+0x426>
        //UART_Printf("f_close() failed, res = %d\r\n", res);
        return EXIT_FAILURE;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e003      	b.n	80006b2 <playWavFile+0x42e>
    }

    playIndex = 0;
 80006aa:	4b07      	ldr	r3, [pc, #28]	; (80006c8 <playWavFile+0x444>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]

    return 0;
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	f507 7722 	add.w	r7, r7, #648	; 0x288
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200003f5 	.word	0x200003f5
 80006c0:	200003fc 	.word	0x200003fc
 80006c4:	200003f4 	.word	0x200003f4
 80006c8:	200001c0 	.word	0x200001c0

080006cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d2:	f000 fdd9 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d6:	f000 f881 	bl	80007dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006da:	f000 f9b3 	bl	8000a44 <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 80006de:	f000 f943 	bl	8000968 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80006e2:	f004 fec7 	bl	8005474 <MX_FATFS_Init>
  MX_I2S2_Init();
 80006e6:	f000 f917 	bl	8000918 <MX_I2S2_Init>
  MX_ADC1_Init();
 80006ea:	f000 f8d7 	bl	800089c <MX_ADC1_Init>
  MX_TIM4_Init();
 80006ee:	f000 f95b 	bl	80009a8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1);
 80006f2:	482d      	ldr	r0, [pc, #180]	; (80007a8 <main+0xdc>)
 80006f4:	f001 fa8c 	bl	8001c10 <HAL_ADCEx_Calibration_Start>

  // Start timer to check ADC on interrupts
  HAL_TIM_Base_Start_IT(&htim4);
 80006f8:	482c      	ldr	r0, [pc, #176]	; (80007ac <main+0xe0>)
 80006fa:	f003 fdb5 	bl	8004268 <HAL_TIM_Base_Start_IT>

  // Clear any existing shift register data
  	HAL_GPIO_WritePin(GPIOB, shiftMCLR, GPIOPinSet[0]);
 80006fe:	4b2c      	ldr	r3, [pc, #176]	; (80007b0 <main+0xe4>)
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	4a2c      	ldr	r2, [pc, #176]	; (80007b4 <main+0xe8>)
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	4619      	mov	r1, r3
 8000708:	482b      	ldr	r0, [pc, #172]	; (80007b8 <main+0xec>)
 800070a:	f001 fde8 	bl	80022de <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftMCLR, GPIOPinSet[1]);
 800070e:	4b28      	ldr	r3, [pc, #160]	; (80007b0 <main+0xe4>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	4a28      	ldr	r2, [pc, #160]	; (80007b4 <main+0xe8>)
 8000714:	7852      	ldrb	r2, [r2, #1]
 8000716:	4619      	mov	r1, r3
 8000718:	4827      	ldr	r0, [pc, #156]	; (80007b8 <main+0xec>)
 800071a:	f001 fde0 	bl	80022de <HAL_GPIO_WritePin>

  	// Store cleared data and Enable output
  	HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[1]);
 800071e:	4b27      	ldr	r3, [pc, #156]	; (80007bc <main+0xf0>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	4a24      	ldr	r2, [pc, #144]	; (80007b4 <main+0xe8>)
 8000724:	7852      	ldrb	r2, [r2, #1]
 8000726:	4619      	mov	r1, r3
 8000728:	4823      	ldr	r0, [pc, #140]	; (80007b8 <main+0xec>)
 800072a:	f001 fdd8 	bl	80022de <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[0]);
 800072e:	4b23      	ldr	r3, [pc, #140]	; (80007bc <main+0xf0>)
 8000730:	881b      	ldrh	r3, [r3, #0]
 8000732:	4a20      	ldr	r2, [pc, #128]	; (80007b4 <main+0xe8>)
 8000734:	7812      	ldrb	r2, [r2, #0]
 8000736:	4619      	mov	r1, r3
 8000738:	481f      	ldr	r0, [pc, #124]	; (80007b8 <main+0xec>)
 800073a:	f001 fdd0 	bl	80022de <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftOutputEnable, GPIOPinSet[0]);
 800073e:	4b20      	ldr	r3, [pc, #128]	; (80007c0 <main+0xf4>)
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	4a1c      	ldr	r2, [pc, #112]	; (80007b4 <main+0xe8>)
 8000744:	7812      	ldrb	r2, [r2, #0]
 8000746:	4619      	mov	r1, r3
 8000748:	481b      	ldr	r0, [pc, #108]	; (80007b8 <main+0xec>)
 800074a:	f001 fdc8 	bl	80022de <HAL_GPIO_WritePin>

  FRESULT res = f_mount(&fs, "XMAS-23", 1);
 800074e:	2201      	movs	r2, #1
 8000750:	491c      	ldr	r1, [pc, #112]	; (80007c4 <main+0xf8>)
 8000752:	481d      	ldr	r0, [pc, #116]	; (80007c8 <main+0xfc>)
 8000754:	f006 fdcc 	bl	80072f0 <f_mount>
 8000758:	4603      	mov	r3, r0
 800075a:	71fb      	strb	r3, [r7, #7]
	 if(res != FR_OK) {
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <main+0x9a>
	   return EXIT_FAILURE;
 8000762:	2301      	movs	r3, #1
 8000764:	e01c      	b.n	80007a0 <main+0xd4>
  while (1)
  {

//	  HAL_GPIO_WritePin(GPIOC, gain_3DB_N, GPIOPinSet[0]);
//
	  playWavFile("canS.wav");
 8000766:	4819      	ldr	r0, [pc, #100]	; (80007cc <main+0x100>)
 8000768:	f7ff fd8c 	bl	8000284 <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800076c:	4818      	ldr	r0, [pc, #96]	; (80007d0 <main+0x104>)
 800076e:	f001 fde7 	bl	8002340 <HAL_I2S_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <main+0xb0>
	 	   Error_Handler();
 8000778:	f000 fbba 	bl	8000ef0 <Error_Handler>
//	  HAL_GPIO_WritePin(GPIOC, gain_15DB, GPIOPinSet[0]);
//
//	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
//		   Error_Handler();

	  playWavFile(fileNames[playIndex]);
 800077c:	4b15      	ldr	r3, [pc, #84]	; (80007d4 <main+0x108>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	461a      	mov	r2, r3
 8000782:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <main+0x10c>)
 8000784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff fd7b 	bl	8000284 <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800078e:	4810      	ldr	r0, [pc, #64]	; (80007d0 <main+0x104>)
 8000790:	f001 fdd6 	bl	8002340 <HAL_I2S_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d0e5      	beq.n	8000766 <main+0x9a>
		   Error_Handler();
 800079a:	f000 fba9 	bl	8000ef0 <Error_Handler>
	  playWavFile("canS.wav");
 800079e:	e7e2      	b.n	8000766 <main+0x9a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000088 	.word	0x20000088
 80007ac:	20000178 	.word	0x20000178
 80007b0:	20000008 	.word	0x20000008
 80007b4:	20000028 	.word	0x20000028
 80007b8:	40010c00 	.word	0x40010c00
 80007bc:	20000004 	.word	0x20000004
 80007c0:	20000006 	.word	0x20000006
 80007c4:	080080c8 	.word	0x080080c8
 80007c8:	200001c4 	.word	0x200001c4
 80007cc:	080080d0 	.word	0x080080d0
 80007d0:	200000b8 	.word	0x200000b8
 80007d4:	200001c0 	.word	0x200001c0
 80007d8:	20000034 	.word	0x20000034

080007dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b096      	sub	sp, #88	; 0x58
 80007e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007e6:	2228      	movs	r2, #40	; 0x28
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f007 fc0a 	bl	8008004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f0:	f107 031c 	add.w	r3, r7, #28
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]
 800080e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000810:	2301      	movs	r3, #1
 8000812:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000814:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000818:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081e:	2301      	movs	r3, #1
 8000820:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000822:	2302      	movs	r3, #2
 8000824:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000826:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800082a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800082c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000830:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000832:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000836:	4618      	mov	r0, r3
 8000838:	f001 ffb0 	bl	800279c <HAL_RCC_OscConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000842:	f000 fb55 	bl	8000ef0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000846:	230f      	movs	r3, #15
 8000848:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084a:	2302      	movs	r3, #2
 800084c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084e:	2300      	movs	r3, #0
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000856:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	2101      	movs	r1, #1
 8000862:	4618      	mov	r0, r3
 8000864:	f002 fa1c 	bl	8002ca0 <HAL_RCC_ClockConfig>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800086e:	f000 fb3f 	bl	8000ef0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_I2S2;
 8000872:	2306      	movs	r3, #6
 8000874:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800087a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 800087c:	2300      	movs	r3, #0
 800087e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4618      	mov	r0, r3
 8000884:	f002 fb88 	bl	8002f98 <HAL_RCCEx_PeriphCLKConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800088e:	f000 fb2f 	bl	8000ef0 <Error_Handler>
  }
}
 8000892:	bf00      	nop
 8000894:	3758      	adds	r7, #88	; 0x58
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008ac:	4b18      	ldr	r3, [pc, #96]	; (8000910 <MX_ADC1_Init+0x74>)
 80008ae:	4a19      	ldr	r2, [pc, #100]	; (8000914 <MX_ADC1_Init+0x78>)
 80008b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <MX_ADC1_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008b8:	4b15      	ldr	r3, [pc, #84]	; (8000910 <MX_ADC1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008be:	4b14      	ldr	r3, [pc, #80]	; (8000910 <MX_ADC1_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <MX_ADC1_Init+0x74>)
 80008c6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80008ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008cc:	4b10      	ldr	r3, [pc, #64]	; (8000910 <MX_ADC1_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80008d2:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <MX_ADC1_Init+0x74>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008d8:	480d      	ldr	r0, [pc, #52]	; (8000910 <MX_ADC1_Init+0x74>)
 80008da:	f000 fd5b 	bl	8001394 <HAL_ADC_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80008e4:	f000 fb04 	bl	8000ef0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008f0:	2300      	movs	r3, #0
 80008f2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	; (8000910 <MX_ADC1_Init+0x74>)
 80008fa:	f000 fff5 	bl	80018e8 <HAL_ADC_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000904:	f000 faf4 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000088 	.word	0x20000088
 8000914:	40012400 	.word	0x40012400

08000918 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800091c:	4b10      	ldr	r3, [pc, #64]	; (8000960 <MX_I2S2_Init+0x48>)
 800091e:	4a11      	ldr	r2, [pc, #68]	; (8000964 <MX_I2S2_Init+0x4c>)
 8000920:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000922:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <MX_I2S2_Init+0x48>)
 8000924:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000928:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800092a:	4b0d      	ldr	r3, [pc, #52]	; (8000960 <MX_I2S2_Init+0x48>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000930:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <MX_I2S2_Init+0x48>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000936:	4b0a      	ldr	r3, [pc, #40]	; (8000960 <MX_I2S2_Init+0x48>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800093c:	4b08      	ldr	r3, [pc, #32]	; (8000960 <MX_I2S2_Init+0x48>)
 800093e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000942:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <MX_I2S2_Init+0x48>)
 8000946:	2200      	movs	r2, #0
 8000948:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	; (8000960 <MX_I2S2_Init+0x48>)
 800094c:	f001 fcf8 	bl	8002340 <HAL_I2S_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8000956:	f000 facb 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	200000b8 	.word	0x200000b8
 8000964:	40003800 	.word	0x40003800

08000968 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800096c:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 800096e:	4a0d      	ldr	r2, [pc, #52]	; (80009a4 <MX_SDIO_SD_Init+0x3c>)
 8000970:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000972:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 8000974:	2200      	movs	r2, #0
 8000976:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000978:	4b09      	ldr	r3, [pc, #36]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800097e:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 8000980:	2200      	movs	r2, #0
 8000982:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000984:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800098a:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 800098c:	2200      	movs	r2, #0
 800098e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8000990:	4b03      	ldr	r3, [pc, #12]	; (80009a0 <MX_SDIO_SD_Init+0x38>)
 8000992:	2204      	movs	r2, #4
 8000994:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000996:	bf00      	nop
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	200000f4 	.word	0x200000f4
 80009a4:	40018000 	.word	0x40018000

080009a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ae:	f107 0308 	add.w	r3, r7, #8
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009bc:	463b      	mov	r3, r7
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80009c4:	4b1d      	ldr	r3, [pc, #116]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009c6:	4a1e      	ldr	r2, [pc, #120]	; (8000a40 <MX_TIM4_Init+0x98>)
 80009c8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4801-1;
 80009ca:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009cc:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 80009d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d2:	4b1a      	ldr	r3, [pc, #104]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80009d8:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e0:	4b16      	ldr	r3, [pc, #88]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80009ec:	4813      	ldr	r0, [pc, #76]	; (8000a3c <MX_TIM4_Init+0x94>)
 80009ee:	f003 fbeb 	bl	80041c8 <HAL_TIM_Base_Init>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80009f8:	f000 fa7a 	bl	8000ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	4619      	mov	r1, r3
 8000a08:	480c      	ldr	r0, [pc, #48]	; (8000a3c <MX_TIM4_Init+0x94>)
 8000a0a:	f003 fd95 	bl	8004538 <HAL_TIM_ConfigClockSource>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000a14:	f000 fa6c 	bl	8000ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a20:	463b      	mov	r3, r7
 8000a22:	4619      	mov	r1, r3
 8000a24:	4805      	ldr	r0, [pc, #20]	; (8000a3c <MX_TIM4_Init+0x94>)
 8000a26:	f003 ff83 	bl	8004930 <HAL_TIMEx_MasterConfigSynchronization>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000a30:	f000 fa5e 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000a34:	bf00      	nop
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000178 	.word	0x20000178
 8000a40:	40000800 	.word	0x40000800

08000a44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b088      	sub	sp, #32
 8000a48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4a:	f107 0310 	add.w	r3, r7, #16
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
 8000a56:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a58:	4b62      	ldr	r3, [pc, #392]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	4a61      	ldr	r2, [pc, #388]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a5e:	f043 0320 	orr.w	r3, r3, #32
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	4b5f      	ldr	r3, [pc, #380]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	f003 0320 	and.w	r3, r3, #32
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a70:	4b5c      	ldr	r3, [pc, #368]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	4a5b      	ldr	r2, [pc, #364]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a76:	f043 0310 	orr.w	r3, r3, #16
 8000a7a:	6193      	str	r3, [r2, #24]
 8000a7c:	4b59      	ldr	r3, [pc, #356]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	f003 0310 	and.w	r3, r3, #16
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a88:	4b56      	ldr	r3, [pc, #344]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4a55      	ldr	r2, [pc, #340]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a8e:	f043 0304 	orr.w	r3, r3, #4
 8000a92:	6193      	str	r3, [r2, #24]
 8000a94:	4b53      	ldr	r3, [pc, #332]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa0:	4b50      	ldr	r3, [pc, #320]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000aa2:	699b      	ldr	r3, [r3, #24]
 8000aa4:	4a4f      	ldr	r2, [pc, #316]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000aa6:	f043 0308 	orr.w	r3, r3, #8
 8000aaa:	6193      	str	r3, [r2, #24]
 8000aac:	4b4d      	ldr	r3, [pc, #308]	; (8000be4 <MX_GPIO_Init+0x1a0>)
 8000aae:	699b      	ldr	r3, [r3, #24]
 8000ab0:	f003 0308 	and.w	r3, r3, #8
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN_3DB_NOT_Pin|GAIN_6DB_NOT_Pin, GPIO_PIN_SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2103      	movs	r1, #3
 8000abc:	484a      	ldr	r0, [pc, #296]	; (8000be8 <MX_GPIO_Init+0x1a4>)
 8000abe:	f001 fc0e 	bl	80022de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN_12DB_Pin|GAIN_15DB_Pin|STAT_LED_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	212c      	movs	r1, #44	; 0x2c
 8000ac6:	4848      	ldr	r0, [pc, #288]	; (8000be8 <MX_GPIO_Init+0x1a4>)
 8000ac8:	f001 fc09 	bl	80022de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_AMP_SD_GPIO_Port, I2S_AMP_SD_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2104      	movs	r1, #4
 8000ad0:	4846      	ldr	r0, [pc, #280]	; (8000bec <MX_GPIO_Init+0x1a8>)
 8000ad2:	f001 fc04 	bl	80022de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SHIFT_OE_Pin|SHIFT_DATA_OUT_Pin|SHIFT_DATA_CLK_Pin|SHIFT_STORE_CLK_Pin
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	f640 4107 	movw	r1, #3079	; 0xc07
 8000adc:	4844      	ldr	r0, [pc, #272]	; (8000bf0 <MX_GPIO_Init+0x1ac>)
 8000ade:	f001 fbfe 	bl	80022de <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GAIN_3DB_NOT_Pin GAIN_6DB_NOT_Pin GAIN_12DB_Pin GAIN_15DB_Pin
                           STAT_LED_Pin */
  GPIO_InitStruct.Pin = GAIN_3DB_NOT_Pin|GAIN_6DB_NOT_Pin|GAIN_12DB_Pin|GAIN_15DB_Pin
 8000ae2:	232f      	movs	r3, #47	; 0x2f
 8000ae4:	613b      	str	r3, [r7, #16]
                          |STAT_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	4619      	mov	r1, r3
 8000af8:	483b      	ldr	r0, [pc, #236]	; (8000be8 <MX_GPIO_Init+0x1a4>)
 8000afa:	f001 fa45 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S_AMP_SD_Pin */
  GPIO_InitStruct.Pin = I2S_AMP_SD_Pin;
 8000afe:	2304      	movs	r3, #4
 8000b00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S_AMP_SD_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	f107 0310 	add.w	r3, r7, #16
 8000b12:	4619      	mov	r1, r3
 8000b14:	4835      	ldr	r0, [pc, #212]	; (8000bec <MX_GPIO_Init+0x1a8>)
 8000b16:	f001 fa37 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_3_Pin BUTTON_4_Pin BUTTON_5_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_3_Pin|BUTTON_4_Pin|BUTTON_5_Pin;
 8000b1a:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8000b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b20:	4b34      	ldr	r3, [pc, #208]	; (8000bf4 <MX_GPIO_Init+0x1b0>)
 8000b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	f107 0310 	add.w	r3, r7, #16
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	482f      	ldr	r0, [pc, #188]	; (8000bec <MX_GPIO_Init+0x1a8>)
 8000b30:	f001 fa2a 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 8000b34:	2310      	movs	r3, #16
 8000b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b38:	4b2e      	ldr	r3, [pc, #184]	; (8000bf4 <MX_GPIO_Init+0x1b0>)
 8000b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	4619      	mov	r1, r3
 8000b46:	4828      	ldr	r0, [pc, #160]	; (8000be8 <MX_GPIO_Init+0x1a4>)
 8000b48:	f001 fa1e 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHIFT_OE_Pin SHIFT_DATA_OUT_Pin SHIFT_DATA_CLK_Pin SHIFT_STORE_CLK_Pin
                           SHIFT_MCLR_Pin */
  GPIO_InitStruct.Pin = SHIFT_OE_Pin|SHIFT_DATA_OUT_Pin|SHIFT_DATA_CLK_Pin|SHIFT_STORE_CLK_Pin
 8000b4c:	f640 4307 	movw	r3, #3079	; 0xc07
 8000b50:	613b      	str	r3, [r7, #16]
                          |SHIFT_MCLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	4619      	mov	r1, r3
 8000b64:	4822      	ldr	r0, [pc, #136]	; (8000bf0 <MX_GPIO_Init+0x1ac>)
 8000b66:	f001 fa0f 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = SDIO_CARD_DETECT_Pin;
 8000b6a:	2380      	movs	r3, #128	; 0x80
 8000b6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SDIO_CARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	481a      	ldr	r0, [pc, #104]	; (8000be8 <MX_GPIO_Init+0x1a4>)
 8000b7e:	f001 fa03 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_10_Pin BUTTON_8_Pin */
  GPIO_InitStruct.Pin = BUTTON_10_Pin|BUTTON_8_Pin;
 8000b82:	2328      	movs	r3, #40	; 0x28
 8000b84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b86:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <MX_GPIO_Init+0x1b0>)
 8000b88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8e:	f107 0310 	add.w	r3, r7, #16
 8000b92:	4619      	mov	r1, r3
 8000b94:	4816      	ldr	r0, [pc, #88]	; (8000bf0 <MX_GPIO_Init+0x1ac>)
 8000b96:	f001 f9f7 	bl	8001f88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 3, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2103      	movs	r1, #3
 8000b9e:	2009      	movs	r0, #9
 8000ba0:	f001 f9bb 	bl	8001f1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000ba4:	2009      	movs	r0, #9
 8000ba6:	f001 f9d4 	bl	8001f52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2103      	movs	r1, #3
 8000bae:	200a      	movs	r0, #10
 8000bb0:	f001 f9b3 	bl	8001f1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000bb4:	200a      	movs	r0, #10
 8000bb6:	f001 f9cc 	bl	8001f52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2103      	movs	r1, #3
 8000bbe:	2017      	movs	r0, #23
 8000bc0:	f001 f9ab 	bl	8001f1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000bc4:	2017      	movs	r0, #23
 8000bc6:	f001 f9c4 	bl	8001f52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2103      	movs	r1, #3
 8000bce:	2028      	movs	r0, #40	; 0x28
 8000bd0:	f001 f9a3 	bl	8001f1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bd4:	2028      	movs	r0, #40	; 0x28
 8000bd6:	f001 f9bc 	bl	8001f52 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bda:	bf00      	nop
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40021000 	.word	0x40021000
 8000be8:	40011000 	.word	0x40011000
 8000bec:	40010800 	.word	0x40010800
 8000bf0:	40010c00 	.word	0x40010c00
 8000bf4:	10110000 	.word	0x10110000

08000bf8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == buttonIn_1)
 8000c02:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	88fa      	ldrh	r2, [r7, #6]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d103      	bne.n	8000c14 <HAL_GPIO_EXTI_Callback+0x1c>
		playIndex = 1;
 8000c0c:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	701a      	strb	r2, [r3, #0]
	else if(GPIO_Pin == buttonIn_9)
		playIndex = 9;
	else if(GPIO_Pin == buttonIn_10)
		playIndex = 10;

}
 8000c12:	e04f      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_2)
 8000c14:	4b2c      	ldr	r3, [pc, #176]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000c16:	881b      	ldrh	r3, [r3, #0]
 8000c18:	88fa      	ldrh	r2, [r7, #6]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d103      	bne.n	8000c26 <HAL_GPIO_EXTI_Callback+0x2e>
		playIndex = 2;
 8000c1e:	4b29      	ldr	r3, [pc, #164]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c20:	2202      	movs	r2, #2
 8000c22:	701a      	strb	r2, [r3, #0]
}
 8000c24:	e046      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_3)
 8000c26:	4b29      	ldr	r3, [pc, #164]	; (8000ccc <HAL_GPIO_EXTI_Callback+0xd4>)
 8000c28:	881b      	ldrh	r3, [r3, #0]
 8000c2a:	88fa      	ldrh	r2, [r7, #6]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d103      	bne.n	8000c38 <HAL_GPIO_EXTI_Callback+0x40>
		playIndex = 3;
 8000c30:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c32:	2203      	movs	r2, #3
 8000c34:	701a      	strb	r2, [r3, #0]
}
 8000c36:	e03d      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_4)
 8000c38:	4b25      	ldr	r3, [pc, #148]	; (8000cd0 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000c3a:	881b      	ldrh	r3, [r3, #0]
 8000c3c:	88fa      	ldrh	r2, [r7, #6]
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d103      	bne.n	8000c4a <HAL_GPIO_EXTI_Callback+0x52>
		playIndex = 4;
 8000c42:	4b20      	ldr	r3, [pc, #128]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c44:	2204      	movs	r2, #4
 8000c46:	701a      	strb	r2, [r3, #0]
}
 8000c48:	e034      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_5)
 8000c4a:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	88fa      	ldrh	r2, [r7, #6]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d103      	bne.n	8000c5c <HAL_GPIO_EXTI_Callback+0x64>
		playIndex = 5;
 8000c54:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c56:	2205      	movs	r2, #5
 8000c58:	701a      	strb	r2, [r3, #0]
}
 8000c5a:	e02b      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_6)
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	; (8000cd8 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	88fa      	ldrh	r2, [r7, #6]
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d103      	bne.n	8000c6e <HAL_GPIO_EXTI_Callback+0x76>
		playIndex = 6;
 8000c66:	4b17      	ldr	r3, [pc, #92]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c68:	2206      	movs	r2, #6
 8000c6a:	701a      	strb	r2, [r3, #0]
}
 8000c6c:	e022      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_7)
 8000c6e:	4b1b      	ldr	r3, [pc, #108]	; (8000cdc <HAL_GPIO_EXTI_Callback+0xe4>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	88fa      	ldrh	r2, [r7, #6]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d103      	bne.n	8000c80 <HAL_GPIO_EXTI_Callback+0x88>
		playIndex = 7;
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c7a:	2207      	movs	r2, #7
 8000c7c:	701a      	strb	r2, [r3, #0]
}
 8000c7e:	e019      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_8)
 8000c80:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000c82:	881b      	ldrh	r3, [r3, #0]
 8000c84:	88fa      	ldrh	r2, [r7, #6]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d103      	bne.n	8000c92 <HAL_GPIO_EXTI_Callback+0x9a>
		playIndex = 8;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c8c:	2208      	movs	r2, #8
 8000c8e:	701a      	strb	r2, [r3, #0]
}
 8000c90:	e010      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_9)
 8000c92:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <HAL_GPIO_EXTI_Callback+0xec>)
 8000c94:	881b      	ldrh	r3, [r3, #0]
 8000c96:	88fa      	ldrh	r2, [r7, #6]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d103      	bne.n	8000ca4 <HAL_GPIO_EXTI_Callback+0xac>
		playIndex = 9;
 8000c9c:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000c9e:	2209      	movs	r2, #9
 8000ca0:	701a      	strb	r2, [r3, #0]
}
 8000ca2:	e007      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_10)
 8000ca4:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000ca6:	881b      	ldrh	r3, [r3, #0]
 8000ca8:	88fa      	ldrh	r2, [r7, #6]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d102      	bne.n	8000cb4 <HAL_GPIO_EXTI_Callback+0xbc>
		playIndex = 10;
 8000cae:	4b05      	ldr	r3, [pc, #20]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000cb0:	220a      	movs	r2, #10
 8000cb2:	701a      	strb	r2, [r3, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	2000000a 	.word	0x2000000a
 8000cc4:	200001c0 	.word	0x200001c0
 8000cc8:	2000000c 	.word	0x2000000c
 8000ccc:	2000000e 	.word	0x2000000e
 8000cd0:	20000010 	.word	0x20000010
 8000cd4:	20000012 	.word	0x20000012
 8000cd8:	20000014 	.word	0x20000014
 8000cdc:	20000016 	.word	0x20000016
 8000ce0:	20000018 	.word	0x20000018
 8000ce4:	2000001a 	.word	0x2000001a
 8000ce8:	2000001c 	.word	0x2000001c

08000cec <resetGains>:

void resetGains() {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(GPIOC, gain_3DB_N, GPIOPinSet[1]);
 8000cf0:	4b10      	ldr	r3, [pc, #64]	; (8000d34 <resetGains+0x48>)
 8000cf2:	881b      	ldrh	r3, [r3, #0]
 8000cf4:	4a10      	ldr	r2, [pc, #64]	; (8000d38 <resetGains+0x4c>)
 8000cf6:	7852      	ldrb	r2, [r2, #1]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4810      	ldr	r0, [pc, #64]	; (8000d3c <resetGains+0x50>)
 8000cfc:	f001 faef 	bl	80022de <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOC, gain_6DB_N, GPIOPinSet[1]);
 8000d00:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <resetGains+0x54>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	4a0c      	ldr	r2, [pc, #48]	; (8000d38 <resetGains+0x4c>)
 8000d06:	7852      	ldrb	r2, [r2, #1]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	480c      	ldr	r0, [pc, #48]	; (8000d3c <resetGains+0x50>)
 8000d0c:	f001 fae7 	bl	80022de <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOC, gain_12DB, GPIOPinSet[0]);
 8000d10:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <resetGains+0x58>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	4a08      	ldr	r2, [pc, #32]	; (8000d38 <resetGains+0x4c>)
 8000d16:	7812      	ldrb	r2, [r2, #0]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4808      	ldr	r0, [pc, #32]	; (8000d3c <resetGains+0x50>)
 8000d1c:	f001 fadf 	bl	80022de <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOC, gain_15DB, GPIOPinSet[0]);
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <resetGains+0x5c>)
 8000d22:	881b      	ldrh	r3, [r3, #0]
 8000d24:	4a04      	ldr	r2, [pc, #16]	; (8000d38 <resetGains+0x4c>)
 8000d26:	7812      	ldrb	r2, [r2, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4804      	ldr	r0, [pc, #16]	; (8000d3c <resetGains+0x50>)
 8000d2c:	f001 fad7 	bl	80022de <HAL_GPIO_WritePin>
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	2000001e 	.word	0x2000001e
 8000d38:	20000028 	.word	0x20000028
 8000d3c:	40011000 	.word	0x40011000
 8000d40:	20000020 	.word	0x20000020
 8000d44:	20000022 	.word	0x20000022
 8000d48:	20000024 	.word	0x20000024

08000d4c <shiftNewVol>:

void shiftNewVol(uint8_t shiftByte) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]

		for(int j = 0; j < 8; j++) {
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	e020      	b.n	8000d9e <shiftNewVol+0x52>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(GPIOB, shiftData, GPIOPinSet[shiftByte & 1]);
 8000d5c:	4b1b      	ldr	r3, [pc, #108]	; (8000dcc <shiftNewVol+0x80>)
 8000d5e:	8819      	ldrh	r1, [r3, #0]
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	4a1a      	ldr	r2, [pc, #104]	; (8000dd0 <shiftNewVol+0x84>)
 8000d68:	5cd3      	ldrb	r3, [r2, r3]
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4819      	ldr	r0, [pc, #100]	; (8000dd4 <shiftNewVol+0x88>)
 8000d6e:	f001 fab6 	bl	80022de <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(GPIOB, shiftDataClock, GPIOPinSet[1]);
 8000d72:	4b19      	ldr	r3, [pc, #100]	; (8000dd8 <shiftNewVol+0x8c>)
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	4a16      	ldr	r2, [pc, #88]	; (8000dd0 <shiftNewVol+0x84>)
 8000d78:	7852      	ldrb	r2, [r2, #1]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4815      	ldr	r0, [pc, #84]	; (8000dd4 <shiftNewVol+0x88>)
 8000d7e:	f001 faae 	bl	80022de <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, shiftDataClock, GPIOPinSet[0]);
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <shiftNewVol+0x8c>)
 8000d84:	881b      	ldrh	r3, [r3, #0]
 8000d86:	4a12      	ldr	r2, [pc, #72]	; (8000dd0 <shiftNewVol+0x84>)
 8000d88:	7812      	ldrb	r2, [r2, #0]
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4811      	ldr	r0, [pc, #68]	; (8000dd4 <shiftNewVol+0x88>)
 8000d8e:	f001 faa6 	bl	80022de <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			shiftByte >>= 1;
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	085b      	lsrs	r3, r3, #1
 8000d96:	71fb      	strb	r3, [r7, #7]
		for(int j = 0; j < 8; j++) {
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2b07      	cmp	r3, #7
 8000da2:	dddb      	ble.n	8000d5c <shiftNewVol+0x10>

		}

		// Once all data has been shifted out, toggle store clock register to display data.

		HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[1]);
 8000da4:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <shiftNewVol+0x90>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	4a09      	ldr	r2, [pc, #36]	; (8000dd0 <shiftNewVol+0x84>)
 8000daa:	7852      	ldrb	r2, [r2, #1]
 8000dac:	4619      	mov	r1, r3
 8000dae:	4809      	ldr	r0, [pc, #36]	; (8000dd4 <shiftNewVol+0x88>)
 8000db0:	f001 fa95 	bl	80022de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[0]);
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <shiftNewVol+0x90>)
 8000db6:	881b      	ldrh	r3, [r3, #0]
 8000db8:	4a05      	ldr	r2, [pc, #20]	; (8000dd0 <shiftNewVol+0x84>)
 8000dba:	7812      	ldrb	r2, [r2, #0]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <shiftNewVol+0x88>)
 8000dc0:	f001 fa8d 	bl	80022de <HAL_GPIO_WritePin>

		return;
 8000dc4:	bf00      	nop
}
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20000000 	.word	0x20000000
 8000dd0:	20000028 	.word	0x20000028
 8000dd4:	40010c00 	.word	0x40010c00
 8000dd8:	20000002 	.word	0x20000002
 8000ddc:	20000004 	.word	0x20000004

08000de0 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback
  if (htim == &htim4)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4a36      	ldr	r2, [pc, #216]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d162      	bne.n	8000eb6 <HAL_TIM_PeriodElapsedCallback+0xd6>
  {
	  // Start ADC Conversion
	  HAL_ADC_Start(&hadc1);
 8000df0:	4835      	ldr	r0, [pc, #212]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000df2:	f000 fbb9 	bl	8001568 <HAL_ADC_Start>

	 // Poll ADC1 Peripheral & TimeOut = 1mSec
	  HAL_ADC_PollForConversion(&hadc1, 1);
 8000df6:	2101      	movs	r1, #1
 8000df8:	4833      	ldr	r0, [pc, #204]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000dfa:	f000 fc63 	bl	80016c4 <HAL_ADC_PollForConversion>

	  // Read The ADC Conversion Result & Map It To Shift register
	  // Resolution = 12 bit, 2^12 = 4096
	  uint16_t ADC_Return = HAL_ADC_GetValue(&hadc1);
 8000dfe:	4832      	ldr	r0, [pc, #200]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000e00:	f000 fd66 	bl	80018d0 <HAL_ADC_GetValue>
 8000e04:	4603      	mov	r3, r0
 8000e06:	81fb      	strh	r3, [r7, #14]

	  uint8_t shiftByteCurr = ADC_Return / (4096 / 8);
 8000e08:	89fb      	ldrh	r3, [r7, #14]
 8000e0a:	0a5b      	lsrs	r3, r3, #9
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	737b      	strb	r3, [r7, #13]
	  shiftNewVol(shiftBytes[shiftByteCurr]);
 8000e10:	7b7b      	ldrb	r3, [r7, #13]
 8000e12:	4a2e      	ldr	r2, [pc, #184]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000e14:	5cd3      	ldrb	r3, [r2, r3]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff ff98 	bl	8000d4c <shiftNewVol>

	  volume = ADC_Return / (4096 / 5);
 8000e1c:	89fa      	ldrh	r2, [r7, #14]
 8000e1e:	4b2c      	ldr	r3, [pc, #176]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000e20:	fba3 1302 	umull	r1, r3, r3, r2
 8000e24:	1ad2      	subs	r2, r2, r3
 8000e26:	0852      	lsrs	r2, r2, #1
 8000e28:	4413      	add	r3, r2
 8000e2a:	0a5b      	lsrs	r3, r3, #9
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	b2da      	uxtb	r2, r3
 8000e30:	4b28      	ldr	r3, [pc, #160]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e32:	701a      	strb	r2, [r3, #0]
	  switch(volume) {
 8000e34:	4b27      	ldr	r3, [pc, #156]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b04      	cmp	r3, #4
 8000e3a:	d83e      	bhi.n	8000eba <HAL_TIM_PeriodElapsedCallback+0xda>
 8000e3c:	a201      	add	r2, pc, #4	; (adr r2, 8000e44 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e42:	bf00      	nop
 8000e44:	08000e59 	.word	0x08000e59
 8000e48:	08000e6f 	.word	0x08000e6f
 8000e4c:	08000e85 	.word	0x08000e85
 8000e50:	08000e8b 	.word	0x08000e8b
 8000e54:	08000ea1 	.word	0x08000ea1
	  	  case 0:
	  		  resetGains();
 8000e58:	f7ff ff48 	bl	8000cec <resetGains>
	  		  HAL_GPIO_WritePin(GPIOC, gain_3DB_N, GPIOPinSet[0]);
 8000e5c:	4b1e      	ldr	r3, [pc, #120]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	4a1e      	ldr	r2, [pc, #120]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000e62:	7812      	ldrb	r2, [r2, #0]
 8000e64:	4619      	mov	r1, r3
 8000e66:	481e      	ldr	r0, [pc, #120]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000e68:	f001 fa39 	bl	80022de <HAL_GPIO_WritePin>
	  		  break;
 8000e6c:	e026      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0xdc>
	  	  case 1:
	  		  resetGains();
 8000e6e:	f7ff ff3d 	bl	8000cec <resetGains>
	  		  HAL_GPIO_WritePin(GPIOC, gain_6DB_N, GPIOPinSet[0]);
 8000e72:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000e74:	881b      	ldrh	r3, [r3, #0]
 8000e76:	4a19      	ldr	r2, [pc, #100]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000e78:	7812      	ldrb	r2, [r2, #0]
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4818      	ldr	r0, [pc, #96]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000e7e:	f001 fa2e 	bl	80022de <HAL_GPIO_WritePin>
	  		  break;
 8000e82:	e01b      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0xdc>
	  	  case 2:
	  		  resetGains();
 8000e84:	f7ff ff32 	bl	8000cec <resetGains>

	  		  break;
 8000e88:	e018      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0xdc>
	  	  case 3:
	  		  resetGains();
 8000e8a:	f7ff ff2f 	bl	8000cec <resetGains>
	  		  HAL_GPIO_WritePin(GPIOC, gain_12DB, GPIOPinSet[1]);
 8000e8e:	4b16      	ldr	r3, [pc, #88]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	4a12      	ldr	r2, [pc, #72]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000e94:	7852      	ldrb	r2, [r2, #1]
 8000e96:	4619      	mov	r1, r3
 8000e98:	4811      	ldr	r0, [pc, #68]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000e9a:	f001 fa20 	bl	80022de <HAL_GPIO_WritePin>
	  		  break;
 8000e9e:	e00d      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0xdc>
	  	  case 4:
	  		  resetGains();
 8000ea0:	f7ff ff24 	bl	8000cec <resetGains>
	  		  HAL_GPIO_WritePin(GPIOC, gain_15DB, GPIOPinSet[1]);
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	4a0c      	ldr	r2, [pc, #48]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000eaa:	7852      	ldrb	r2, [r2, #1]
 8000eac:	4619      	mov	r1, r3
 8000eae:	480c      	ldr	r0, [pc, #48]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000eb0:	f001 fa15 	bl	80022de <HAL_GPIO_WritePin>
	  		  break;
 8000eb4:	e002      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0xdc>
	  	  default:

	  		  break;
	  }

  }
 8000eb6:	bf00      	nop
 8000eb8:	e000      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0xdc>
	  		  break;
 8000eba:	bf00      	nop
}
 8000ebc:	bf00      	nop
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000178 	.word	0x20000178
 8000ec8:	20000088 	.word	0x20000088
 8000ecc:	2000002c 	.word	0x2000002c
 8000ed0:	40140141 	.word	0x40140141
 8000ed4:	2000002a 	.word	0x2000002a
 8000ed8:	2000001e 	.word	0x2000001e
 8000edc:	20000028 	.word	0x20000028
 8000ee0:	40011000 	.word	0x40011000
 8000ee4:	20000020 	.word	0x20000020
 8000ee8:	20000022 	.word	0x20000022
 8000eec:	20000024 	.word	0x20000024

08000ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef4:	b672      	cpsid	i
}
 8000ef6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <Error_Handler+0x8>
	...

08000efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f02:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	4a14      	ldr	r2, [pc, #80]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f08:	f043 0301 	orr.w	r3, r3, #1
 8000f0c:	6193      	str	r3, [r2, #24]
 8000f0e:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a0e      	ldr	r2, [pc, #56]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f24:	61d3      	str	r3, [r2, #28]
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <HAL_MspInit+0x60>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <HAL_MspInit+0x60>)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	3714      	adds	r7, #20
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40010000 	.word	0x40010000

08000f60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f68:	f107 0310 	add.w	r3, r7, #16
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a14      	ldr	r2, [pc, #80]	; (8000fcc <HAL_ADC_MspInit+0x6c>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d121      	bne.n	8000fc4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <HAL_ADC_MspInit+0x70>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	4a12      	ldr	r2, [pc, #72]	; (8000fd0 <HAL_ADC_MspInit+0x70>)
 8000f86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f8a:	6193      	str	r3, [r2, #24]
 8000f8c:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <HAL_ADC_MspInit+0x70>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b0d      	ldr	r3, [pc, #52]	; (8000fd0 <HAL_ADC_MspInit+0x70>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	4a0c      	ldr	r2, [pc, #48]	; (8000fd0 <HAL_ADC_MspInit+0x70>)
 8000f9e:	f043 0304 	orr.w	r3, r3, #4
 8000fa2:	6193      	str	r3, [r2, #24]
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <HAL_ADC_MspInit+0x70>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	f003 0304 	and.w	r3, r3, #4
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <HAL_ADC_MspInit+0x74>)
 8000fc0:	f000 ffe2 	bl	8001f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000fc4:	bf00      	nop
 8000fc6:	3720      	adds	r7, #32
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40012400 	.word	0x40012400
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40010800 	.word	0x40010800

08000fd8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a1a      	ldr	r2, [pc, #104]	; (800105c <HAL_I2S_MspInit+0x84>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d12c      	bne.n	8001052 <HAL_I2S_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ff8:	4b19      	ldr	r3, [pc, #100]	; (8001060 <HAL_I2S_MspInit+0x88>)
 8000ffa:	69db      	ldr	r3, [r3, #28]
 8000ffc:	4a18      	ldr	r2, [pc, #96]	; (8001060 <HAL_I2S_MspInit+0x88>)
 8000ffe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001002:	61d3      	str	r3, [r2, #28]
 8001004:	4b16      	ldr	r3, [pc, #88]	; (8001060 <HAL_I2S_MspInit+0x88>)
 8001006:	69db      	ldr	r3, [r3, #28]
 8001008:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001010:	4b13      	ldr	r3, [pc, #76]	; (8001060 <HAL_I2S_MspInit+0x88>)
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	4a12      	ldr	r2, [pc, #72]	; (8001060 <HAL_I2S_MspInit+0x88>)
 8001016:	f043 0308 	orr.w	r3, r3, #8
 800101a:	6193      	str	r3, [r2, #24]
 800101c:	4b10      	ldr	r3, [pc, #64]	; (8001060 <HAL_I2S_MspInit+0x88>)
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	f003 0308 	and.w	r3, r3, #8
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001028:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800102c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2302      	movs	r3, #2
 8001034:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	4619      	mov	r1, r3
 800103c:	4809      	ldr	r0, [pc, #36]	; (8001064 <HAL_I2S_MspInit+0x8c>)
 800103e:	f000 ffa3 	bl	8001f88 <HAL_GPIO_Init>

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	2102      	movs	r1, #2
 8001046:	2024      	movs	r0, #36	; 0x24
 8001048:	f000 ff67 	bl	8001f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800104c:	2024      	movs	r0, #36	; 0x24
 800104e:	f000 ff80 	bl	8001f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001052:	bf00      	nop
 8001054:	3720      	adds	r7, #32
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40003800 	.word	0x40003800
 8001060:	40021000 	.word	0x40021000
 8001064:	40010c00 	.word	0x40010c00

08001068 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	; 0x28
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	f107 0318 	add.w	r3, r7, #24
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a22      	ldr	r2, [pc, #136]	; (800110c <HAL_SD_MspInit+0xa4>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d13c      	bne.n	8001102 <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001088:	4b21      	ldr	r3, [pc, #132]	; (8001110 <HAL_SD_MspInit+0xa8>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	4a20      	ldr	r2, [pc, #128]	; (8001110 <HAL_SD_MspInit+0xa8>)
 800108e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001092:	6153      	str	r3, [r2, #20]
 8001094:	4b1e      	ldr	r3, [pc, #120]	; (8001110 <HAL_SD_MspInit+0xa8>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a0:	4b1b      	ldr	r3, [pc, #108]	; (8001110 <HAL_SD_MspInit+0xa8>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	4a1a      	ldr	r2, [pc, #104]	; (8001110 <HAL_SD_MspInit+0xa8>)
 80010a6:	f043 0310 	orr.w	r3, r3, #16
 80010aa:	6193      	str	r3, [r2, #24]
 80010ac:	4b18      	ldr	r3, [pc, #96]	; (8001110 <HAL_SD_MspInit+0xa8>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	f003 0310 	and.w	r3, r3, #16
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010b8:	4b15      	ldr	r3, [pc, #84]	; (8001110 <HAL_SD_MspInit+0xa8>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	4a14      	ldr	r2, [pc, #80]	; (8001110 <HAL_SD_MspInit+0xa8>)
 80010be:	f043 0320 	orr.w	r3, r3, #32
 80010c2:	6193      	str	r3, [r2, #24]
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <HAL_SD_MspInit+0xa8>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	f003 0320 	and.w	r3, r3, #32
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80010d0:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80010d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010da:	2303      	movs	r3, #3
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010de:	f107 0318 	add.w	r3, r7, #24
 80010e2:	4619      	mov	r1, r3
 80010e4:	480b      	ldr	r0, [pc, #44]	; (8001114 <HAL_SD_MspInit+0xac>)
 80010e6:	f000 ff4f 	bl	8001f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010ea:	2304      	movs	r3, #4
 80010ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ee:	2302      	movs	r3, #2
 80010f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f2:	2303      	movs	r3, #3
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f6:	f107 0318 	add.w	r3, r7, #24
 80010fa:	4619      	mov	r1, r3
 80010fc:	4806      	ldr	r0, [pc, #24]	; (8001118 <HAL_SD_MspInit+0xb0>)
 80010fe:	f000 ff43 	bl	8001f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001102:	bf00      	nop
 8001104:	3728      	adds	r7, #40	; 0x28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40018000 	.word	0x40018000
 8001110:	40021000 	.word	0x40021000
 8001114:	40011000 	.word	0x40011000
 8001118:	40011400 	.word	0x40011400

0800111c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0d      	ldr	r2, [pc, #52]	; (8001160 <HAL_TIM_Base_MspInit+0x44>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d113      	bne.n	8001156 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800112e:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <HAL_TIM_Base_MspInit+0x48>)
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	4a0c      	ldr	r2, [pc, #48]	; (8001164 <HAL_TIM_Base_MspInit+0x48>)
 8001134:	f043 0304 	orr.w	r3, r3, #4
 8001138:	61d3      	str	r3, [r2, #28]
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <HAL_TIM_Base_MspInit+0x48>)
 800113c:	69db      	ldr	r3, [r3, #28]
 800113e:	f003 0304 	and.w	r3, r3, #4
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	201e      	movs	r0, #30
 800114c:	f000 fee5 	bl	8001f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001150:	201e      	movs	r0, #30
 8001152:	f000 fefe 	bl	8001f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40000800 	.word	0x40000800
 8001164:	40021000 	.word	0x40021000

08001168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800116c:	e7fe      	b.n	800116c <NMI_Handler+0x4>

0800116e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001172:	e7fe      	b.n	8001172 <HardFault_Handler+0x4>

08001174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001178:	e7fe      	b.n	8001178 <MemManage_Handler+0x4>

0800117a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117e:	e7fe      	b.n	800117e <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	e7fe      	b.n	8001184 <UsageFault_Handler+0x4>

08001186 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr

0800119e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr

080011aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ae:	f000 f8b1 	bl	8001314 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_10_Pin);
 80011ba:	2008      	movs	r0, #8
 80011bc:	f001 f8a8 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_2_Pin);
 80011c8:	2010      	movs	r0, #16
 80011ca:	f001 f8a1 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_8_Pin);
 80011d6:	2020      	movs	r0, #32
 80011d8:	f001 f89a 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_1_Pin);
 80011dc:	2080      	movs	r0, #128	; 0x80
 80011de:	f001 f897 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_3_Pin);
 80011e2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80011e6:	f001 f893 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_4_Pin);
 80011ea:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011ee:	f001 f88f 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80011fc:	4802      	ldr	r0, [pc, #8]	; (8001208 <TIM4_IRQHandler+0x10>)
 80011fe:	f003 f893 	bl	8004328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000178 	.word	0x20000178

0800120c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001210:	4802      	ldr	r0, [pc, #8]	; (800121c <SPI2_IRQHandler+0x10>)
 8001212:	f001 f9eb 	bl	80025ec <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200000b8 	.word	0x200000b8

08001220 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_5_Pin);
 8001224:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001228:	f001 f872 	bl	8002310 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}

08001230 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800123c:	f7ff fff8 	bl	8001230 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001240:	480b      	ldr	r0, [pc, #44]	; (8001270 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001242:	490c      	ldr	r1, [pc, #48]	; (8001274 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001244:	4a0c      	ldr	r2, [pc, #48]	; (8001278 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001248:	e002      	b.n	8001250 <LoopCopyDataInit>

0800124a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800124c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124e:	3304      	adds	r3, #4

08001250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001254:	d3f9      	bcc.n	800124a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001256:	4a09      	ldr	r2, [pc, #36]	; (800127c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001258:	4c09      	ldr	r4, [pc, #36]	; (8001280 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800125c:	e001      	b.n	8001262 <LoopFillZerobss>

0800125e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001260:	3204      	adds	r2, #4

08001262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001264:	d3fb      	bcc.n	800125e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001266:	f006 fe99 	bl	8007f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800126a:	f7ff fa2f 	bl	80006cc <main>
  bx lr
 800126e:	4770      	bx	lr
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001278:	080081fc 	.word	0x080081fc
  ldr r2, =_sbss
 800127c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001280:	20004438 	.word	0x20004438

08001284 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC1_2_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <HAL_Init+0x28>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a07      	ldr	r2, [pc, #28]	; (80012b0 <HAL_Init+0x28>)
 8001292:	f043 0310 	orr.w	r3, r3, #16
 8001296:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 fe33 	bl	8001f04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129e:	200f      	movs	r0, #15
 80012a0:	f000 f808 	bl	80012b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a4:	f7ff fe2a 	bl	8000efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40022000 	.word	0x40022000

080012b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_InitTick+0x54>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <HAL_InitTick+0x58>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fe4b 	bl	8001f6e <HAL_SYSTICK_Config>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e00e      	b.n	8001300 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b0f      	cmp	r3, #15
 80012e6:	d80a      	bhi.n	80012fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e8:	2200      	movs	r2, #0
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f000 fe13 	bl	8001f1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f4:	4a06      	ldr	r2, [pc, #24]	; (8001310 <HAL_InitTick+0x5c>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e000      	b.n	8001300 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000060 	.word	0x20000060
 800130c:	20000068 	.word	0x20000068
 8001310:	20000064 	.word	0x20000064

08001314 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001318:	4b05      	ldr	r3, [pc, #20]	; (8001330 <HAL_IncTick+0x1c>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	461a      	mov	r2, r3
 800131e:	4b05      	ldr	r3, [pc, #20]	; (8001334 <HAL_IncTick+0x20>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4413      	add	r3, r2
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <HAL_IncTick+0x20>)
 8001326:	6013      	str	r3, [r2, #0]
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	20000068 	.word	0x20000068
 8001334:	20004400 	.word	0x20004400

08001338 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return uwTick;
 800133c:	4b02      	ldr	r3, [pc, #8]	; (8001348 <HAL_GetTick+0x10>)
 800133e:	681b      	ldr	r3, [r3, #0]
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	20004400 	.word	0x20004400

0800134c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001354:	f7ff fff0 	bl	8001338 <HAL_GetTick>
 8001358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001364:	d005      	beq.n	8001372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <HAL_Delay+0x44>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	461a      	mov	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4413      	add	r3, r2
 8001370:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001372:	bf00      	nop
 8001374:	f7ff ffe0 	bl	8001338 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	429a      	cmp	r2, r3
 8001382:	d8f7      	bhi.n	8001374 <HAL_Delay+0x28>
  {
  }
}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000068 	.word	0x20000068

08001394 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e0ce      	b.n	8001554 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d109      	bne.n	80013d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff fdc4 	bl	8000f60 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f000 fbd7 	bl	8001b8c <ADC_ConversionStop_Disable>
 80013de:	4603      	mov	r3, r0
 80013e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e6:	f003 0310 	and.w	r3, r3, #16
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f040 80a9 	bne.w	8001542 <HAL_ADC_Init+0x1ae>
 80013f0:	7dfb      	ldrb	r3, [r7, #23]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 80a5 	bne.w	8001542 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001400:	f023 0302 	bic.w	r3, r3, #2
 8001404:	f043 0202 	orr.w	r2, r3, #2
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4951      	ldr	r1, [pc, #324]	; (800155c <HAL_ADC_Init+0x1c8>)
 8001416:	428b      	cmp	r3, r1
 8001418:	d10a      	bne.n	8001430 <HAL_ADC_Init+0x9c>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001422:	d002      	beq.n	800142a <HAL_ADC_Init+0x96>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	e004      	b.n	8001434 <HAL_ADC_Init+0xa0>
 800142a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800142e:	e001      	b.n	8001434 <HAL_ADC_Init+0xa0>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001434:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7b1b      	ldrb	r3, [r3, #12]
 800143a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800143c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	4313      	orrs	r3, r2
 8001442:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800144c:	d003      	beq.n	8001456 <HAL_ADC_Init+0xc2>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d102      	bne.n	800145c <HAL_ADC_Init+0xc8>
 8001456:	f44f 7380 	mov.w	r3, #256	; 0x100
 800145a:	e000      	b.n	800145e <HAL_ADC_Init+0xca>
 800145c:	2300      	movs	r3, #0
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	7d1b      	ldrb	r3, [r3, #20]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d119      	bne.n	80014a0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	7b1b      	ldrb	r3, [r3, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d109      	bne.n	8001488 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	3b01      	subs	r3, #1
 800147a:	035a      	lsls	r2, r3, #13
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	4313      	orrs	r3, r2
 8001480:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	e00b      	b.n	80014a0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148c:	f043 0220 	orr.w	r2, r3, #32
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001498:	f043 0201 	orr.w	r2, r3, #1
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	4b29      	ldr	r3, [pc, #164]	; (8001560 <HAL_ADC_Init+0x1cc>)
 80014bc:	4013      	ands	r3, r2
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	68b9      	ldr	r1, [r7, #8]
 80014c4:	430b      	orrs	r3, r1
 80014c6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014d0:	d003      	beq.n	80014da <HAL_ADC_Init+0x146>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d104      	bne.n	80014e4 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	3b01      	subs	r3, #1
 80014e0:	051b      	lsls	r3, r3, #20
 80014e2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ea:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	689a      	ldr	r2, [r3, #8]
 80014fe:	4b19      	ldr	r3, [pc, #100]	; (8001564 <HAL_ADC_Init+0x1d0>)
 8001500:	4013      	ands	r3, r2
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	429a      	cmp	r2, r3
 8001506:	d10b      	bne.n	8001520 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	f023 0303 	bic.w	r3, r3, #3
 8001516:	f043 0201 	orr.w	r2, r3, #1
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800151e:	e018      	b.n	8001552 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001524:	f023 0312 	bic.w	r3, r3, #18
 8001528:	f043 0210 	orr.w	r2, r3, #16
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001534:	f043 0201 	orr.w	r2, r3, #1
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001540:	e007      	b.n	8001552 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001546:	f043 0210 	orr.w	r2, r3, #16
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001552:	7dfb      	ldrb	r3, [r7, #23]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40013c00 	.word	0x40013c00
 8001560:	ffe1f7fd 	.word	0xffe1f7fd
 8001564:	ff1f0efe 	.word	0xff1f0efe

08001568 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001570:	2300      	movs	r3, #0
 8001572:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800157a:	2b01      	cmp	r3, #1
 800157c:	d101      	bne.n	8001582 <HAL_ADC_Start+0x1a>
 800157e:	2302      	movs	r3, #2
 8001580:	e098      	b.n	80016b4 <HAL_ADC_Start+0x14c>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2201      	movs	r2, #1
 8001586:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f000 faa4 	bl	8001ad8 <ADC_Enable>
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	2b00      	cmp	r3, #0
 8001598:	f040 8087 	bne.w	80016aa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a41      	ldr	r2, [pc, #260]	; (80016bc <HAL_ADC_Start+0x154>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d105      	bne.n	80015c6 <HAL_ADC_Start+0x5e>
 80015ba:	4b41      	ldr	r3, [pc, #260]	; (80016c0 <HAL_ADC_Start+0x158>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d115      	bne.n	80015f2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d026      	beq.n	800162e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015f0:	e01d      	b.n	800162e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a2f      	ldr	r2, [pc, #188]	; (80016c0 <HAL_ADC_Start+0x158>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d004      	beq.n	8001612 <HAL_ADC_Start+0xaa>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a2b      	ldr	r2, [pc, #172]	; (80016bc <HAL_ADC_Start+0x154>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d10d      	bne.n	800162e <HAL_ADC_Start+0xc6>
 8001612:	4b2b      	ldr	r3, [pc, #172]	; (80016c0 <HAL_ADC_Start+0x158>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800161a:	2b00      	cmp	r3, #0
 800161c:	d007      	beq.n	800162e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001626:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001632:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d006      	beq.n	8001648 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163e:	f023 0206 	bic.w	r2, r3, #6
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	62da      	str	r2, [r3, #44]	; 0x2c
 8001646:	e002      	b.n	800164e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f06f 0202 	mvn.w	r2, #2
 800165e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800166a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800166e:	d113      	bne.n	8001698 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001674:	4a11      	ldr	r2, [pc, #68]	; (80016bc <HAL_ADC_Start+0x154>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d105      	bne.n	8001686 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <HAL_ADC_Start+0x158>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001682:	2b00      	cmp	r3, #0
 8001684:	d108      	bne.n	8001698 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	e00c      	b.n	80016b2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	e003      	b.n	80016b2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40012800 	.word	0x40012800
 80016c0:	40012400 	.word	0x40012400

080016c4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b087      	sub	sp, #28
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80016da:	f7ff fe2d 	bl	8001338 <HAL_GetTick>
 80016de:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00b      	beq.n	8001706 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f2:	f043 0220 	orr.w	r2, r3, #32
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e0d3      	b.n	80018ae <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001710:	2b00      	cmp	r3, #0
 8001712:	d131      	bne.n	8001778 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800171e:	2b00      	cmp	r3, #0
 8001720:	d12a      	bne.n	8001778 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001722:	e021      	b.n	8001768 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800172a:	d01d      	beq.n	8001768 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d007      	beq.n	8001742 <HAL_ADC_PollForConversion+0x7e>
 8001732:	f7ff fe01 	bl	8001338 <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d212      	bcs.n	8001768 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10b      	bne.n	8001768 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001754:	f043 0204 	orr.w	r2, r3, #4
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e0a2      	b.n	80018ae <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0d6      	beq.n	8001724 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001776:	e070      	b.n	800185a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001778:	4b4f      	ldr	r3, [pc, #316]	; (80018b8 <HAL_ADC_PollForConversion+0x1f4>)
 800177a:	681c      	ldr	r4, [r3, #0]
 800177c:	2002      	movs	r0, #2
 800177e:	f001 fcc1 	bl	8003104 <HAL_RCCEx_GetPeriphCLKFreq>
 8001782:	4603      	mov	r3, r0
 8001784:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	6919      	ldr	r1, [r3, #16]
 800178e:	4b4b      	ldr	r3, [pc, #300]	; (80018bc <HAL_ADC_PollForConversion+0x1f8>)
 8001790:	400b      	ands	r3, r1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d118      	bne.n	80017c8 <HAL_ADC_PollForConversion+0x104>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	68d9      	ldr	r1, [r3, #12]
 800179c:	4b48      	ldr	r3, [pc, #288]	; (80018c0 <HAL_ADC_PollForConversion+0x1fc>)
 800179e:	400b      	ands	r3, r1
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d111      	bne.n	80017c8 <HAL_ADC_PollForConversion+0x104>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	6919      	ldr	r1, [r3, #16]
 80017aa:	4b46      	ldr	r3, [pc, #280]	; (80018c4 <HAL_ADC_PollForConversion+0x200>)
 80017ac:	400b      	ands	r3, r1
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d108      	bne.n	80017c4 <HAL_ADC_PollForConversion+0x100>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68d9      	ldr	r1, [r3, #12]
 80017b8:	4b43      	ldr	r3, [pc, #268]	; (80018c8 <HAL_ADC_PollForConversion+0x204>)
 80017ba:	400b      	ands	r3, r1
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d101      	bne.n	80017c4 <HAL_ADC_PollForConversion+0x100>
 80017c0:	2314      	movs	r3, #20
 80017c2:	e020      	b.n	8001806 <HAL_ADC_PollForConversion+0x142>
 80017c4:	2329      	movs	r3, #41	; 0x29
 80017c6:	e01e      	b.n	8001806 <HAL_ADC_PollForConversion+0x142>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6919      	ldr	r1, [r3, #16]
 80017ce:	4b3d      	ldr	r3, [pc, #244]	; (80018c4 <HAL_ADC_PollForConversion+0x200>)
 80017d0:	400b      	ands	r3, r1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d106      	bne.n	80017e4 <HAL_ADC_PollForConversion+0x120>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68d9      	ldr	r1, [r3, #12]
 80017dc:	4b3a      	ldr	r3, [pc, #232]	; (80018c8 <HAL_ADC_PollForConversion+0x204>)
 80017de:	400b      	ands	r3, r1
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00d      	beq.n	8001800 <HAL_ADC_PollForConversion+0x13c>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6919      	ldr	r1, [r3, #16]
 80017ea:	4b38      	ldr	r3, [pc, #224]	; (80018cc <HAL_ADC_PollForConversion+0x208>)
 80017ec:	400b      	ands	r3, r1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d108      	bne.n	8001804 <HAL_ADC_PollForConversion+0x140>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	68d9      	ldr	r1, [r3, #12]
 80017f8:	4b34      	ldr	r3, [pc, #208]	; (80018cc <HAL_ADC_PollForConversion+0x208>)
 80017fa:	400b      	ands	r3, r1
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <HAL_ADC_PollForConversion+0x140>
 8001800:	2354      	movs	r3, #84	; 0x54
 8001802:	e000      	b.n	8001806 <HAL_ADC_PollForConversion+0x142>
 8001804:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800180c:	e021      	b.n	8001852 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001814:	d01a      	beq.n	800184c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d007      	beq.n	800182c <HAL_ADC_PollForConversion+0x168>
 800181c:	f7ff fd8c 	bl	8001338 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d20f      	bcs.n	800184c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	429a      	cmp	r2, r3
 8001832:	d90b      	bls.n	800184c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001838:	f043 0204 	orr.w	r2, r3, #4
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e030      	b.n	80018ae <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	3301      	adds	r3, #1
 8001850:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	429a      	cmp	r2, r3
 8001858:	d8d9      	bhi.n	800180e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f06f 0212 	mvn.w	r2, #18
 8001862:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001868:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800187a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800187e:	d115      	bne.n	80018ac <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001884:	2b00      	cmp	r3, #0
 8001886:	d111      	bne.n	80018ac <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001898:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d105      	bne.n	80018ac <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a4:	f043 0201 	orr.w	r2, r3, #1
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	371c      	adds	r7, #28
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd90      	pop	{r4, r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000060 	.word	0x20000060
 80018bc:	24924924 	.word	0x24924924
 80018c0:	00924924 	.word	0x00924924
 80018c4:	12492492 	.word	0x12492492
 80018c8:	00492492 	.word	0x00492492
 80018cc:	00249249 	.word	0x00249249

080018d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80018de:	4618      	mov	r0, r3
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018f2:	2300      	movs	r3, #0
 80018f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <HAL_ADC_ConfigChannel+0x20>
 8001904:	2302      	movs	r3, #2
 8001906:	e0dc      	b.n	8001ac2 <HAL_ADC_ConfigChannel+0x1da>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b06      	cmp	r3, #6
 8001916:	d81c      	bhi.n	8001952 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	4613      	mov	r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4413      	add	r3, r2
 8001928:	3b05      	subs	r3, #5
 800192a:	221f      	movs	r2, #31
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	43db      	mvns	r3, r3
 8001932:	4019      	ands	r1, r3
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	6818      	ldr	r0, [r3, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	4613      	mov	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	4413      	add	r3, r2
 8001942:	3b05      	subs	r3, #5
 8001944:	fa00 f203 	lsl.w	r2, r0, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	430a      	orrs	r2, r1
 800194e:	635a      	str	r2, [r3, #52]	; 0x34
 8001950:	e03c      	b.n	80019cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b0c      	cmp	r3, #12
 8001958:	d81c      	bhi.n	8001994 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	4613      	mov	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	4413      	add	r3, r2
 800196a:	3b23      	subs	r3, #35	; 0x23
 800196c:	221f      	movs	r2, #31
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	43db      	mvns	r3, r3
 8001974:	4019      	ands	r1, r3
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	6818      	ldr	r0, [r3, #0]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	3b23      	subs	r3, #35	; 0x23
 8001986:	fa00 f203 	lsl.w	r2, r0, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	631a      	str	r2, [r3, #48]	; 0x30
 8001992:	e01b      	b.n	80019cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4413      	add	r3, r2
 80019a4:	3b41      	subs	r3, #65	; 0x41
 80019a6:	221f      	movs	r2, #31
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	4019      	ands	r1, r3
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	6818      	ldr	r0, [r3, #0]
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	3b41      	subs	r3, #65	; 0x41
 80019c0:	fa00 f203 	lsl.w	r2, r0, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	430a      	orrs	r2, r1
 80019ca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2b09      	cmp	r3, #9
 80019d2:	d91c      	bls.n	8001a0e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	68d9      	ldr	r1, [r3, #12]
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	3b1e      	subs	r3, #30
 80019e6:	2207      	movs	r2, #7
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	4019      	ands	r1, r3
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	6898      	ldr	r0, [r3, #8]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4613      	mov	r3, r2
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	4413      	add	r3, r2
 80019fe:	3b1e      	subs	r3, #30
 8001a00:	fa00 f203 	lsl.w	r2, r0, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	e019      	b.n	8001a42 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	6919      	ldr	r1, [r3, #16]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	2207      	movs	r2, #7
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	4019      	ands	r1, r3
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	6898      	ldr	r0, [r3, #8]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4613      	mov	r3, r2
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	4413      	add	r3, r2
 8001a36:	fa00 f203 	lsl.w	r2, r0, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b10      	cmp	r3, #16
 8001a48:	d003      	beq.n	8001a52 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a4e:	2b11      	cmp	r3, #17
 8001a50:	d132      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1d      	ldr	r2, [pc, #116]	; (8001acc <HAL_ADC_ConfigChannel+0x1e4>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d125      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d126      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001a78:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2b10      	cmp	r3, #16
 8001a80:	d11a      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a82:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001a88:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8c:	0c9a      	lsrs	r2, r3, #18
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a98:	e002      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f9      	bne.n	8001a9a <HAL_ADC_ConfigChannel+0x1b2>
 8001aa6:	e007      	b.n	8001ab8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aac:	f043 0220 	orr.w	r2, r3, #32
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr
 8001acc:	40012400 	.word	0x40012400
 8001ad0:	20000060 	.word	0x20000060
 8001ad4:	431bde83 	.word	0x431bde83

08001ad8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d040      	beq.n	8001b78 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f042 0201 	orr.w	r2, r2, #1
 8001b04:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b06:	4b1f      	ldr	r3, [pc, #124]	; (8001b84 <ADC_Enable+0xac>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a1f      	ldr	r2, [pc, #124]	; (8001b88 <ADC_Enable+0xb0>)
 8001b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b10:	0c9b      	lsrs	r3, r3, #18
 8001b12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b14:	e002      	b.n	8001b1c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f9      	bne.n	8001b16 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b22:	f7ff fc09 	bl	8001338 <HAL_GetTick>
 8001b26:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b28:	e01f      	b.n	8001b6a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b2a:	f7ff fc05 	bl	8001338 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d918      	bls.n	8001b6a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d011      	beq.n	8001b6a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4a:	f043 0210 	orr.w	r2, r3, #16
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b56:	f043 0201 	orr.w	r2, r3, #1
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e007      	b.n	8001b7a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d1d8      	bne.n	8001b2a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000060 	.word	0x20000060
 8001b88:	431bde83 	.word	0x431bde83

08001b8c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d12e      	bne.n	8001c04 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 0201 	bic.w	r2, r2, #1
 8001bb4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bb6:	f7ff fbbf 	bl	8001338 <HAL_GetTick>
 8001bba:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bbc:	e01b      	b.n	8001bf6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bbe:	f7ff fbbb 	bl	8001338 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d914      	bls.n	8001bf6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d10d      	bne.n	8001bf6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bde:	f043 0210 	orr.w	r2, r3, #16
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bea:	f043 0201 	orr.w	r2, r3, #1
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e007      	b.n	8001c06 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d0dc      	beq.n	8001bbe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
	...

08001c10 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b087      	sub	sp, #28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d101      	bne.n	8001c2e <HAL_ADCEx_Calibration_Start+0x1e>
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	e097      	b.n	8001d5e <HAL_ADCEx_Calibration_Start+0x14e>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7ff ffa8 	bl	8001b8c <ADC_ConversionStop_Disable>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff ff49 	bl	8001ad8 <ADC_Enable>
 8001c46:	4603      	mov	r3, r0
 8001c48:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001c4a:	7dfb      	ldrb	r3, [r7, #23]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f040 8081 	bne.w	8001d54 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c5a:	f023 0302 	bic.w	r3, r3, #2
 8001c5e:	f043 0202 	orr.w	r2, r3, #2
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001c66:	4b40      	ldr	r3, [pc, #256]	; (8001d68 <HAL_ADCEx_Calibration_Start+0x158>)
 8001c68:	681c      	ldr	r4, [r3, #0]
 8001c6a:	2002      	movs	r0, #2
 8001c6c:	f001 fa4a 	bl	8003104 <HAL_RCCEx_GetPeriphCLKFreq>
 8001c70:	4603      	mov	r3, r0
 8001c72:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001c76:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001c78:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001c7a:	e002      	b.n	8001c82 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1f9      	bne.n	8001c7c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0208 	orr.w	r2, r2, #8
 8001c96:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001c98:	f7ff fb4e 	bl	8001338 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001c9e:	e01b      	b.n	8001cd8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ca0:	f7ff fb4a 	bl	8001338 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b0a      	cmp	r3, #10
 8001cac:	d914      	bls.n	8001cd8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d00d      	beq.n	8001cd8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc0:	f023 0312 	bic.w	r3, r3, #18
 8001cc4:	f043 0210 	orr.w	r2, r3, #16
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e042      	b.n	8001d5e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1dc      	bne.n	8001ca0 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f042 0204 	orr.w	r2, r2, #4
 8001cf4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001cf6:	f7ff fb1f 	bl	8001338 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001cfc:	e01b      	b.n	8001d36 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001cfe:	f7ff fb1b 	bl	8001338 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b0a      	cmp	r3, #10
 8001d0a:	d914      	bls.n	8001d36 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00d      	beq.n	8001d36 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1e:	f023 0312 	bic.w	r3, r3, #18
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e013      	b.n	8001d5e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d1dc      	bne.n	8001cfe <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	f023 0303 	bic.w	r3, r3, #3
 8001d4c:	f043 0201 	orr.w	r2, r3, #1
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	371c      	adds	r7, #28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd90      	pop	{r4, r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000060 	.word	0x20000060

08001d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d9e:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <__NVIC_SetPriorityGrouping+0x44>)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	60d3      	str	r3, [r2, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001db8:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <__NVIC_GetPriorityGrouping+0x18>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	0a1b      	lsrs	r3, r3, #8
 8001dbe:	f003 0307 	and.w	r3, r3, #7
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	db0b      	blt.n	8001dfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f003 021f 	and.w	r2, r3, #31
 8001de8:	4906      	ldr	r1, [pc, #24]	; (8001e04 <__NVIC_EnableIRQ+0x34>)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	095b      	lsrs	r3, r3, #5
 8001df0:	2001      	movs	r0, #1
 8001df2:	fa00 f202 	lsl.w	r2, r0, r2
 8001df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	e000e100 	.word	0xe000e100

08001e08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	6039      	str	r1, [r7, #0]
 8001e12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	db0a      	blt.n	8001e32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	490c      	ldr	r1, [pc, #48]	; (8001e54 <__NVIC_SetPriority+0x4c>)
 8001e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e26:	0112      	lsls	r2, r2, #4
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	440b      	add	r3, r1
 8001e2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e30:	e00a      	b.n	8001e48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4908      	ldr	r1, [pc, #32]	; (8001e58 <__NVIC_SetPriority+0x50>)
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	f003 030f 	and.w	r3, r3, #15
 8001e3e:	3b04      	subs	r3, #4
 8001e40:	0112      	lsls	r2, r2, #4
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	440b      	add	r3, r1
 8001e46:	761a      	strb	r2, [r3, #24]
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bc80      	pop	{r7}
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000e100 	.word	0xe000e100
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b089      	sub	sp, #36	; 0x24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f1c3 0307 	rsb	r3, r3, #7
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	bf28      	it	cs
 8001e7a:	2304      	movcs	r3, #4
 8001e7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	3304      	adds	r3, #4
 8001e82:	2b06      	cmp	r3, #6
 8001e84:	d902      	bls.n	8001e8c <NVIC_EncodePriority+0x30>
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	3b03      	subs	r3, #3
 8001e8a:	e000      	b.n	8001e8e <NVIC_EncodePriority+0x32>
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e90:	f04f 32ff 	mov.w	r2, #4294967295
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	43da      	mvns	r2, r3
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	401a      	ands	r2, r3
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ea4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001eae:	43d9      	mvns	r1, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb4:	4313      	orrs	r3, r2
         );
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3724      	adds	r7, #36	; 0x24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ed0:	d301      	bcc.n	8001ed6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e00f      	b.n	8001ef6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ed6:	4a0a      	ldr	r2, [pc, #40]	; (8001f00 <SysTick_Config+0x40>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ede:	210f      	movs	r1, #15
 8001ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee4:	f7ff ff90 	bl	8001e08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <SysTick_Config+0x40>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eee:	4b04      	ldr	r3, [pc, #16]	; (8001f00 <SysTick_Config+0x40>)
 8001ef0:	2207      	movs	r2, #7
 8001ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	e000e010 	.word	0xe000e010

08001f04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff ff2d 	bl	8001d6c <__NVIC_SetPriorityGrouping>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b086      	sub	sp, #24
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f2c:	f7ff ff42 	bl	8001db4 <__NVIC_GetPriorityGrouping>
 8001f30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	68b9      	ldr	r1, [r7, #8]
 8001f36:	6978      	ldr	r0, [r7, #20]
 8001f38:	f7ff ff90 	bl	8001e5c <NVIC_EncodePriority>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff5f 	bl	8001e08 <__NVIC_SetPriority>
}
 8001f4a:	bf00      	nop
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	4603      	mov	r3, r0
 8001f5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff ff35 	bl	8001dd0 <__NVIC_EnableIRQ>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b082      	sub	sp, #8
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ffa2 	bl	8001ec0 <SysTick_Config>
 8001f7c:	4603      	mov	r3, r0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b08b      	sub	sp, #44	; 0x2c
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f92:	2300      	movs	r3, #0
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f96:	2300      	movs	r3, #0
 8001f98:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f9a:	e179      	b.n	8002290 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	69fa      	ldr	r2, [r7, #28]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	f040 8168 	bne.w	800228a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	4a96      	ldr	r2, [pc, #600]	; (8002218 <HAL_GPIO_Init+0x290>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d05e      	beq.n	8002082 <HAL_GPIO_Init+0xfa>
 8001fc4:	4a94      	ldr	r2, [pc, #592]	; (8002218 <HAL_GPIO_Init+0x290>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d875      	bhi.n	80020b6 <HAL_GPIO_Init+0x12e>
 8001fca:	4a94      	ldr	r2, [pc, #592]	; (800221c <HAL_GPIO_Init+0x294>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d058      	beq.n	8002082 <HAL_GPIO_Init+0xfa>
 8001fd0:	4a92      	ldr	r2, [pc, #584]	; (800221c <HAL_GPIO_Init+0x294>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d86f      	bhi.n	80020b6 <HAL_GPIO_Init+0x12e>
 8001fd6:	4a92      	ldr	r2, [pc, #584]	; (8002220 <HAL_GPIO_Init+0x298>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d052      	beq.n	8002082 <HAL_GPIO_Init+0xfa>
 8001fdc:	4a90      	ldr	r2, [pc, #576]	; (8002220 <HAL_GPIO_Init+0x298>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d869      	bhi.n	80020b6 <HAL_GPIO_Init+0x12e>
 8001fe2:	4a90      	ldr	r2, [pc, #576]	; (8002224 <HAL_GPIO_Init+0x29c>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d04c      	beq.n	8002082 <HAL_GPIO_Init+0xfa>
 8001fe8:	4a8e      	ldr	r2, [pc, #568]	; (8002224 <HAL_GPIO_Init+0x29c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d863      	bhi.n	80020b6 <HAL_GPIO_Init+0x12e>
 8001fee:	4a8e      	ldr	r2, [pc, #568]	; (8002228 <HAL_GPIO_Init+0x2a0>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d046      	beq.n	8002082 <HAL_GPIO_Init+0xfa>
 8001ff4:	4a8c      	ldr	r2, [pc, #560]	; (8002228 <HAL_GPIO_Init+0x2a0>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d85d      	bhi.n	80020b6 <HAL_GPIO_Init+0x12e>
 8001ffa:	2b12      	cmp	r3, #18
 8001ffc:	d82a      	bhi.n	8002054 <HAL_GPIO_Init+0xcc>
 8001ffe:	2b12      	cmp	r3, #18
 8002000:	d859      	bhi.n	80020b6 <HAL_GPIO_Init+0x12e>
 8002002:	a201      	add	r2, pc, #4	; (adr r2, 8002008 <HAL_GPIO_Init+0x80>)
 8002004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002008:	08002083 	.word	0x08002083
 800200c:	0800205d 	.word	0x0800205d
 8002010:	0800206f 	.word	0x0800206f
 8002014:	080020b1 	.word	0x080020b1
 8002018:	080020b7 	.word	0x080020b7
 800201c:	080020b7 	.word	0x080020b7
 8002020:	080020b7 	.word	0x080020b7
 8002024:	080020b7 	.word	0x080020b7
 8002028:	080020b7 	.word	0x080020b7
 800202c:	080020b7 	.word	0x080020b7
 8002030:	080020b7 	.word	0x080020b7
 8002034:	080020b7 	.word	0x080020b7
 8002038:	080020b7 	.word	0x080020b7
 800203c:	080020b7 	.word	0x080020b7
 8002040:	080020b7 	.word	0x080020b7
 8002044:	080020b7 	.word	0x080020b7
 8002048:	080020b7 	.word	0x080020b7
 800204c:	08002065 	.word	0x08002065
 8002050:	08002079 	.word	0x08002079
 8002054:	4a75      	ldr	r2, [pc, #468]	; (800222c <HAL_GPIO_Init+0x2a4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d013      	beq.n	8002082 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800205a:	e02c      	b.n	80020b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	623b      	str	r3, [r7, #32]
          break;
 8002062:	e029      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	3304      	adds	r3, #4
 800206a:	623b      	str	r3, [r7, #32]
          break;
 800206c:	e024      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	3308      	adds	r3, #8
 8002074:	623b      	str	r3, [r7, #32]
          break;
 8002076:	e01f      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	330c      	adds	r3, #12
 800207e:	623b      	str	r3, [r7, #32]
          break;
 8002080:	e01a      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d102      	bne.n	8002090 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800208a:	2304      	movs	r3, #4
 800208c:	623b      	str	r3, [r7, #32]
          break;
 800208e:	e013      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d105      	bne.n	80020a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002098:	2308      	movs	r3, #8
 800209a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	611a      	str	r2, [r3, #16]
          break;
 80020a2:	e009      	b.n	80020b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020a4:	2308      	movs	r3, #8
 80020a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	69fa      	ldr	r2, [r7, #28]
 80020ac:	615a      	str	r2, [r3, #20]
          break;
 80020ae:	e003      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020b0:	2300      	movs	r3, #0
 80020b2:	623b      	str	r3, [r7, #32]
          break;
 80020b4:	e000      	b.n	80020b8 <HAL_GPIO_Init+0x130>
          break;
 80020b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	2bff      	cmp	r3, #255	; 0xff
 80020bc:	d801      	bhi.n	80020c2 <HAL_GPIO_Init+0x13a>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	e001      	b.n	80020c6 <HAL_GPIO_Init+0x13e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3304      	adds	r3, #4
 80020c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	2bff      	cmp	r3, #255	; 0xff
 80020cc:	d802      	bhi.n	80020d4 <HAL_GPIO_Init+0x14c>
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	e002      	b.n	80020da <HAL_GPIO_Init+0x152>
 80020d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d6:	3b08      	subs	r3, #8
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	210f      	movs	r1, #15
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	fa01 f303 	lsl.w	r3, r1, r3
 80020e8:	43db      	mvns	r3, r3
 80020ea:	401a      	ands	r2, r3
 80020ec:	6a39      	ldr	r1, [r7, #32]
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	431a      	orrs	r2, r3
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	f000 80c1 	beq.w	800228a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002108:	4b49      	ldr	r3, [pc, #292]	; (8002230 <HAL_GPIO_Init+0x2a8>)
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	4a48      	ldr	r2, [pc, #288]	; (8002230 <HAL_GPIO_Init+0x2a8>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6193      	str	r3, [r2, #24]
 8002114:	4b46      	ldr	r3, [pc, #280]	; (8002230 <HAL_GPIO_Init+0x2a8>)
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002120:	4a44      	ldr	r2, [pc, #272]	; (8002234 <HAL_GPIO_Init+0x2ac>)
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	089b      	lsrs	r3, r3, #2
 8002126:	3302      	adds	r3, #2
 8002128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800212c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	220f      	movs	r2, #15
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4013      	ands	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a3c      	ldr	r2, [pc, #240]	; (8002238 <HAL_GPIO_Init+0x2b0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d01f      	beq.n	800218c <HAL_GPIO_Init+0x204>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a3b      	ldr	r2, [pc, #236]	; (800223c <HAL_GPIO_Init+0x2b4>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d019      	beq.n	8002188 <HAL_GPIO_Init+0x200>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a3a      	ldr	r2, [pc, #232]	; (8002240 <HAL_GPIO_Init+0x2b8>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d013      	beq.n	8002184 <HAL_GPIO_Init+0x1fc>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a39      	ldr	r2, [pc, #228]	; (8002244 <HAL_GPIO_Init+0x2bc>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d00d      	beq.n	8002180 <HAL_GPIO_Init+0x1f8>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a38      	ldr	r2, [pc, #224]	; (8002248 <HAL_GPIO_Init+0x2c0>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d007      	beq.n	800217c <HAL_GPIO_Init+0x1f4>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a37      	ldr	r2, [pc, #220]	; (800224c <HAL_GPIO_Init+0x2c4>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d101      	bne.n	8002178 <HAL_GPIO_Init+0x1f0>
 8002174:	2305      	movs	r3, #5
 8002176:	e00a      	b.n	800218e <HAL_GPIO_Init+0x206>
 8002178:	2306      	movs	r3, #6
 800217a:	e008      	b.n	800218e <HAL_GPIO_Init+0x206>
 800217c:	2304      	movs	r3, #4
 800217e:	e006      	b.n	800218e <HAL_GPIO_Init+0x206>
 8002180:	2303      	movs	r3, #3
 8002182:	e004      	b.n	800218e <HAL_GPIO_Init+0x206>
 8002184:	2302      	movs	r3, #2
 8002186:	e002      	b.n	800218e <HAL_GPIO_Init+0x206>
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <HAL_GPIO_Init+0x206>
 800218c:	2300      	movs	r3, #0
 800218e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002190:	f002 0203 	and.w	r2, r2, #3
 8002194:	0092      	lsls	r2, r2, #2
 8002196:	4093      	lsls	r3, r2
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	4313      	orrs	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800219e:	4925      	ldr	r1, [pc, #148]	; (8002234 <HAL_GPIO_Init+0x2ac>)
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	089b      	lsrs	r3, r3, #2
 80021a4:	3302      	adds	r3, #2
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d006      	beq.n	80021c6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021b8:	4b25      	ldr	r3, [pc, #148]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	4924      	ldr	r1, [pc, #144]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	608b      	str	r3, [r1, #8]
 80021c4:	e006      	b.n	80021d4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021c6:	4b22      	ldr	r3, [pc, #136]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	4920      	ldr	r1, [pc, #128]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d006      	beq.n	80021ee <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021e0:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	491a      	ldr	r1, [pc, #104]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	60cb      	str	r3, [r1, #12]
 80021ec:	e006      	b.n	80021fc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021ee:	4b18      	ldr	r3, [pc, #96]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4916      	ldr	r1, [pc, #88]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d025      	beq.n	8002254 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002208:	4b11      	ldr	r3, [pc, #68]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	4910      	ldr	r1, [pc, #64]	; (8002250 <HAL_GPIO_Init+0x2c8>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	4313      	orrs	r3, r2
 8002212:	604b      	str	r3, [r1, #4]
 8002214:	e025      	b.n	8002262 <HAL_GPIO_Init+0x2da>
 8002216:	bf00      	nop
 8002218:	10320000 	.word	0x10320000
 800221c:	10310000 	.word	0x10310000
 8002220:	10220000 	.word	0x10220000
 8002224:	10210000 	.word	0x10210000
 8002228:	10120000 	.word	0x10120000
 800222c:	10110000 	.word	0x10110000
 8002230:	40021000 	.word	0x40021000
 8002234:	40010000 	.word	0x40010000
 8002238:	40010800 	.word	0x40010800
 800223c:	40010c00 	.word	0x40010c00
 8002240:	40011000 	.word	0x40011000
 8002244:	40011400 	.word	0x40011400
 8002248:	40011800 	.word	0x40011800
 800224c:	40011c00 	.word	0x40011c00
 8002250:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002254:	4b15      	ldr	r3, [pc, #84]	; (80022ac <HAL_GPIO_Init+0x324>)
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	43db      	mvns	r3, r3
 800225c:	4913      	ldr	r1, [pc, #76]	; (80022ac <HAL_GPIO_Init+0x324>)
 800225e:	4013      	ands	r3, r2
 8002260:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d006      	beq.n	800227c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800226e:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <HAL_GPIO_Init+0x324>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	490e      	ldr	r1, [pc, #56]	; (80022ac <HAL_GPIO_Init+0x324>)
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	4313      	orrs	r3, r2
 8002278:	600b      	str	r3, [r1, #0]
 800227a:	e006      	b.n	800228a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800227c:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <HAL_GPIO_Init+0x324>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	43db      	mvns	r3, r3
 8002284:	4909      	ldr	r1, [pc, #36]	; (80022ac <HAL_GPIO_Init+0x324>)
 8002286:	4013      	ands	r3, r2
 8002288:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	3301      	adds	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002296:	fa22 f303 	lsr.w	r3, r2, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	f47f ae7e 	bne.w	8001f9c <HAL_GPIO_Init+0x14>
  }
}
 80022a0:	bf00      	nop
 80022a2:	bf00      	nop
 80022a4:	372c      	adds	r7, #44	; 0x2c
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr
 80022ac:	40010400 	.word	0x40010400

080022b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	887b      	ldrh	r3, [r7, #2]
 80022c2:	4013      	ands	r3, r2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022c8:	2301      	movs	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
 80022cc:	e001      	b.n	80022d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr

080022de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022de:	b480      	push	{r7}
 80022e0:	b083      	sub	sp, #12
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	460b      	mov	r3, r1
 80022e8:	807b      	strh	r3, [r7, #2]
 80022ea:	4613      	mov	r3, r2
 80022ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022ee:	787b      	ldrb	r3, [r7, #1]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022f4:	887a      	ldrh	r2, [r7, #2]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022fa:	e003      	b.n	8002304 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022fc:	887b      	ldrh	r3, [r7, #2]
 80022fe:	041a      	lsls	r2, r3, #16
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	611a      	str	r2, [r3, #16]
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr
	...

08002310 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	4603      	mov	r3, r0
 8002318:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800231a:	4b08      	ldr	r3, [pc, #32]	; (800233c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800231c:	695a      	ldr	r2, [r3, #20]
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	4013      	ands	r3, r2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d006      	beq.n	8002334 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002326:	4a05      	ldr	r2, [pc, #20]	; (800233c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002328:	88fb      	ldrh	r3, [r7, #6]
 800232a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fc62 	bl	8000bf8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40010400 	.word	0x40010400

08002340 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e0d2      	b.n	80024f8 <HAL_I2S_Init+0x1b8>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d106      	bne.n	800236c <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7fe fe36 	bl	8000fd8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2202      	movs	r2, #2
 8002370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002382:	f023 030f 	bic.w	r3, r3, #15
 8002386:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2202      	movs	r2, #2
 800238e:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d073      	beq.n	8002480 <HAL_I2S_Init+0x140>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d102      	bne.n	80023a6 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80023a0:	2310      	movs	r3, #16
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	e001      	b.n	80023aa <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80023a6:	2320      	movs	r3, #32
 80023a8:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	2b20      	cmp	r3, #32
 80023b0:	d802      	bhi.n	80023b8 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
    if (hi2s->Instance == SPI2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a50      	ldr	r2, [pc, #320]	; (8002500 <HAL_I2S_Init+0x1c0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d104      	bne.n	80023cc <HAL_I2S_Init+0x8c>
    {
      /* Get the source clock value: based on SPI2 Instance */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
 80023c2:	2004      	movs	r0, #4
 80023c4:	f000 fe9e 	bl	8003104 <HAL_RCCEx_GetPeriphCLKFreq>
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	e00c      	b.n	80023e6 <HAL_I2S_Init+0xa6>
    }
    else if (hi2s->Instance == SPI3)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a4c      	ldr	r2, [pc, #304]	; (8002504 <HAL_I2S_Init+0x1c4>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d104      	bne.n	80023e0 <HAL_I2S_Init+0xa0>
    {
      /* Get the source clock value: based on SPI3 Instance */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S3);
 80023d6:	2008      	movs	r0, #8
 80023d8:	f000 fe94 	bl	8003104 <HAL_RCCEx_GetPeriphCLKFreq>
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	e002      	b.n	80023e6 <HAL_I2S_Init+0xa6>
    }
    else
    {
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCC_GetSysClockFreq();
 80023e0:	f000 fd48 	bl	8002e74 <HAL_RCC_GetSysClockFreq>
 80023e4:	60f8      	str	r0, [r7, #12]
    }
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023ee:	d125      	bne.n	800243c <HAL_I2S_Init+0xfc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d010      	beq.n	800241a <HAL_I2S_Init+0xda>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	461a      	mov	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	695b      	ldr	r3, [r3, #20]
 8002410:	fbb2 f3f3 	udiv	r3, r2, r3
 8002414:	3305      	adds	r3, #5
 8002416:	613b      	str	r3, [r7, #16]
 8002418:	e01f      	b.n	800245a <HAL_I2S_Init+0x11a>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	fbb2 f2f3 	udiv	r2, r2, r3
 8002424:	4613      	mov	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	461a      	mov	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	fbb2 f3f3 	udiv	r3, r2, r3
 8002436:	3305      	adds	r3, #5
 8002438:	613b      	str	r3, [r7, #16]
 800243a:	e00e      	b.n	800245a <HAL_I2S_Init+0x11a>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	fbb2 f2f3 	udiv	r2, r2, r3
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	fbb2 f3f3 	udiv	r3, r2, r3
 8002456:	3305      	adds	r3, #5
 8002458:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4a2a      	ldr	r2, [pc, #168]	; (8002508 <HAL_I2S_Init+0x1c8>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	08db      	lsrs	r3, r3, #3
 8002464:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	085b      	lsrs	r3, r3, #1
 8002476:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	61bb      	str	r3, [r7, #24]
 800247e:	e003      	b.n	8002488 <HAL_I2S_Init+0x148>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002480:	2302      	movs	r3, #2
 8002482:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d902      	bls.n	8002494 <HAL_I2S_Init+0x154>
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	2bff      	cmp	r3, #255	; 0xff
 8002492:	d907      	bls.n	80024a4 <HAL_I2S_Init+0x164>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002498:	f043 0210 	orr.w	r2, r3, #16
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e029      	b.n	80024f8 <HAL_I2S_Init+0x1b8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	691a      	ldr	r2, [r3, #16]
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	ea42 0103 	orr.w	r1, r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	69fa      	ldr	r2, [r7, #28]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80024c2:	f023 030f 	bic.w	r3, r3, #15
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6851      	ldr	r1, [r2, #4]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6892      	ldr	r2, [r2, #8]
 80024ce:	4311      	orrs	r1, r2
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	68d2      	ldr	r2, [r2, #12]
 80024d4:	4311      	orrs	r1, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6992      	ldr	r2, [r2, #24]
 80024da:	430a      	orrs	r2, r1
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024e6:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40003800 	.word	0x40003800
 8002504:	40003c00 	.word	0x40003c00
 8002508:	cccccccd 	.word	0xcccccccd

0800250c <HAL_I2S_Transmit_IT>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	4613      	mov	r3, r2
 8002518:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d002      	beq.n	8002526 <HAL_I2S_Transmit_IT+0x1a>
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_I2S_Transmit_IT+0x1e>
  {
    return  HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e05b      	b.n	80025e2 <HAL_I2S_Transmit_IT+0xd6>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b01      	cmp	r3, #1
 8002534:	d101      	bne.n	800253a <HAL_I2S_Transmit_IT+0x2e>
 8002536:	2302      	movs	r3, #2
 8002538:	e053      	b.n	80025e2 <HAL_I2S_Transmit_IT+0xd6>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2201      	movs	r2, #1
 800253e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b01      	cmp	r3, #1
 800254c:	d005      	beq.n	800255a <HAL_I2S_Transmit_IT+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_BUSY;
 8002556:	2302      	movs	r3, #2
 8002558:	e043      	b.n	80025e2 <HAL_I2S_Transmit_IT+0xd6>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2203      	movs	r2, #3
 800255e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	2b03      	cmp	r3, #3
 800257e:	d002      	beq.n	8002586 <HAL_I2S_Transmit_IT+0x7a>
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	2b05      	cmp	r3, #5
 8002584:	d10a      	bne.n	800259c <HAL_I2S_Transmit_IT+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002586:	88fb      	ldrh	r3, [r7, #6]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	845a      	strh	r2, [r3, #34]	; 0x22
 800259a:	e005      	b.n	80025a8 <HAL_I2S_Transmit_IT+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	88fa      	ldrh	r2, [r7, #6]
 80025a0:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	88fa      	ldrh	r2, [r7, #6]
 80025a6:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Enable TXE and ERR interrupt */
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80025b6:	605a      	str	r2, [r3, #4]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025c6:	d007      	beq.n	80025d8 <HAL_I2S_Transmit_IT+0xcc>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	69da      	ldr	r2, [r3, #28]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025d6:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(hi2s);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	099b      	lsrs	r3, r3, #6
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10e      	bne.n	800262e <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 0301 	and.w	r3, r3, #1
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8002616:	2b00      	cmp	r3, #0
 8002618:	d009      	beq.n	800262e <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	099b      	lsrs	r3, r3, #6
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 f889 	bl	800273e <I2S_Receive_IT>
    return;
 800262c:	e044      	b.n	80026b8 <HAL_I2S_IRQHandler+0xcc>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	085b      	lsrs	r3, r3, #1
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	d009      	beq.n	800264e <HAL_I2S_IRQHandler+0x62>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	09db      	lsrs	r3, r3, #7
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <HAL_I2S_IRQHandler+0x62>
  {
    I2S_Transmit_IT(hi2s);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f84b 	bl	80026e2 <I2S_Transmit_IT>
    return;
 800264c:	e034      	b.n	80026b8 <HAL_I2S_IRQHandler+0xcc>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	095b      	lsrs	r3, r3, #5
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b00      	cmp	r3, #0
 8002658:	d02e      	beq.n	80026b8 <HAL_I2S_IRQHandler+0xcc>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	099b      	lsrs	r3, r3, #6
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00d      	beq.n	8002682 <HAL_I2S_IRQHandler+0x96>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002674:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267a:	f043 0202 	orr.w	r2, r3, #2
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	08db      	lsrs	r3, r3, #3
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00d      	beq.n	80026aa <HAL_I2S_IRQHandler+0xbe>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800269c:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a2:	f043 0204 	orr.w	r2, r3, #4
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f80c 	bl	80026d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr

080026e2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	881a      	ldrh	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	1c9a      	adds	r2, r3, #2
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002704:	b29b      	uxth	r3, r3
 8002706:	3b01      	subs	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002712:	b29b      	uxth	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10e      	bne.n	8002736 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002726:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7fd fd77 	bl	8000224 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68da      	ldr	r2, [r3, #12]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	b292      	uxth	r2, r2
 8002752:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002758:	1c9a      	adds	r2, r3, #2
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002762:	b29b      	uxth	r3, r3
 8002764:	3b01      	subs	r3, #1
 8002766:	b29a      	uxth	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002770:	b29b      	uxth	r3, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10e      	bne.n	8002794 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002784:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7ff ff95 	bl	80026be <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e272      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 8087 	beq.w	80028ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027bc:	4b92      	ldr	r3, [pc, #584]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 030c 	and.w	r3, r3, #12
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d00c      	beq.n	80027e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027c8:	4b8f      	ldr	r3, [pc, #572]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 030c 	and.w	r3, r3, #12
 80027d0:	2b08      	cmp	r3, #8
 80027d2:	d112      	bne.n	80027fa <HAL_RCC_OscConfig+0x5e>
 80027d4:	4b8c      	ldr	r3, [pc, #560]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027e0:	d10b      	bne.n	80027fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027e2:	4b89      	ldr	r3, [pc, #548]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d06c      	beq.n	80028c8 <HAL_RCC_OscConfig+0x12c>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d168      	bne.n	80028c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e24c      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002802:	d106      	bne.n	8002812 <HAL_RCC_OscConfig+0x76>
 8002804:	4b80      	ldr	r3, [pc, #512]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a7f      	ldr	r2, [pc, #508]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800280a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	e02e      	b.n	8002870 <HAL_RCC_OscConfig+0xd4>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0x98>
 800281a:	4b7b      	ldr	r3, [pc, #492]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a7a      	ldr	r2, [pc, #488]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002820:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002824:	6013      	str	r3, [r2, #0]
 8002826:	4b78      	ldr	r3, [pc, #480]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a77      	ldr	r2, [pc, #476]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800282c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	e01d      	b.n	8002870 <HAL_RCC_OscConfig+0xd4>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0xbc>
 800283e:	4b72      	ldr	r3, [pc, #456]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a71      	ldr	r2, [pc, #452]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002844:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002848:	6013      	str	r3, [r2, #0]
 800284a:	4b6f      	ldr	r3, [pc, #444]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a6e      	ldr	r2, [pc, #440]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002854:	6013      	str	r3, [r2, #0]
 8002856:	e00b      	b.n	8002870 <HAL_RCC_OscConfig+0xd4>
 8002858:	4b6b      	ldr	r3, [pc, #428]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a6a      	ldr	r2, [pc, #424]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800285e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	4b68      	ldr	r3, [pc, #416]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a67      	ldr	r2, [pc, #412]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800286a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800286e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d013      	beq.n	80028a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7fe fd5e 	bl	8001338 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002880:	f7fe fd5a 	bl	8001338 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	; 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e200      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002892:	4b5d      	ldr	r3, [pc, #372]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCC_OscConfig+0xe4>
 800289e:	e014      	b.n	80028ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a0:	f7fe fd4a 	bl	8001338 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a8:	f7fe fd46 	bl	8001338 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	; 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e1ec      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	4b53      	ldr	r3, [pc, #332]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x10c>
 80028c6:	e000      	b.n	80028ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d063      	beq.n	800299e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028d6:	4b4c      	ldr	r3, [pc, #304]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 030c 	and.w	r3, r3, #12
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00b      	beq.n	80028fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028e2:	4b49      	ldr	r3, [pc, #292]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 030c 	and.w	r3, r3, #12
 80028ea:	2b08      	cmp	r3, #8
 80028ec:	d11c      	bne.n	8002928 <HAL_RCC_OscConfig+0x18c>
 80028ee:	4b46      	ldr	r3, [pc, #280]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d116      	bne.n	8002928 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028fa:	4b43      	ldr	r3, [pc, #268]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d005      	beq.n	8002912 <HAL_RCC_OscConfig+0x176>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d001      	beq.n	8002912 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e1c0      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002912:	4b3d      	ldr	r3, [pc, #244]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4939      	ldr	r1, [pc, #228]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002922:	4313      	orrs	r3, r2
 8002924:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002926:	e03a      	b.n	800299e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d020      	beq.n	8002972 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002930:	4b36      	ldr	r3, [pc, #216]	; (8002a0c <HAL_RCC_OscConfig+0x270>)
 8002932:	2201      	movs	r2, #1
 8002934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002936:	f7fe fcff 	bl	8001338 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800293c:	e008      	b.n	8002950 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293e:	f7fe fcfb 	bl	8001338 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e1a1      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002950:	4b2d      	ldr	r3, [pc, #180]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0f0      	beq.n	800293e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295c:	4b2a      	ldr	r3, [pc, #168]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	695b      	ldr	r3, [r3, #20]
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	4927      	ldr	r1, [pc, #156]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 800296c:	4313      	orrs	r3, r2
 800296e:	600b      	str	r3, [r1, #0]
 8002970:	e015      	b.n	800299e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002972:	4b26      	ldr	r3, [pc, #152]	; (8002a0c <HAL_RCC_OscConfig+0x270>)
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002978:	f7fe fcde 	bl	8001338 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002980:	f7fe fcda 	bl	8001338 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e180      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002992:	4b1d      	ldr	r3, [pc, #116]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f0      	bne.n	8002980 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0308 	and.w	r3, r3, #8
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d03a      	beq.n	8002a20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d019      	beq.n	80029e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029b2:	4b17      	ldr	r3, [pc, #92]	; (8002a10 <HAL_RCC_OscConfig+0x274>)
 80029b4:	2201      	movs	r2, #1
 80029b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b8:	f7fe fcbe 	bl	8001338 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c0:	f7fe fcba 	bl	8001338 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e160      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d2:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <HAL_RCC_OscConfig+0x26c>)
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0f0      	beq.n	80029c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029de:	2001      	movs	r0, #1
 80029e0:	f000 fabc 	bl	8002f5c <RCC_Delay>
 80029e4:	e01c      	b.n	8002a20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029e6:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <HAL_RCC_OscConfig+0x274>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ec:	f7fe fca4 	bl	8001338 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029f2:	e00f      	b.n	8002a14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f4:	f7fe fca0 	bl	8001338 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d908      	bls.n	8002a14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e146      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
 8002a06:	bf00      	nop
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	42420000 	.word	0x42420000
 8002a10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a14:	4b92      	ldr	r3, [pc, #584]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1e9      	bne.n	80029f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0304 	and.w	r3, r3, #4
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	f000 80a6 	beq.w	8002b7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a32:	4b8b      	ldr	r3, [pc, #556]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10d      	bne.n	8002a5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a3e:	4b88      	ldr	r3, [pc, #544]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	4a87      	ldr	r2, [pc, #540]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a48:	61d3      	str	r3, [r2, #28]
 8002a4a:	4b85      	ldr	r3, [pc, #532]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a52:	60bb      	str	r3, [r7, #8]
 8002a54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a56:	2301      	movs	r3, #1
 8002a58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a5a:	4b82      	ldr	r3, [pc, #520]	; (8002c64 <HAL_RCC_OscConfig+0x4c8>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d118      	bne.n	8002a98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a66:	4b7f      	ldr	r3, [pc, #508]	; (8002c64 <HAL_RCC_OscConfig+0x4c8>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a7e      	ldr	r2, [pc, #504]	; (8002c64 <HAL_RCC_OscConfig+0x4c8>)
 8002a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a72:	f7fe fc61 	bl	8001338 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a7a:	f7fe fc5d 	bl	8001338 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b64      	cmp	r3, #100	; 0x64
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e103      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a8c:	4b75      	ldr	r3, [pc, #468]	; (8002c64 <HAL_RCC_OscConfig+0x4c8>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d106      	bne.n	8002aae <HAL_RCC_OscConfig+0x312>
 8002aa0:	4b6f      	ldr	r3, [pc, #444]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	4a6e      	ldr	r2, [pc, #440]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002aa6:	f043 0301 	orr.w	r3, r3, #1
 8002aaa:	6213      	str	r3, [r2, #32]
 8002aac:	e02d      	b.n	8002b0a <HAL_RCC_OscConfig+0x36e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10c      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x334>
 8002ab6:	4b6a      	ldr	r3, [pc, #424]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	4a69      	ldr	r2, [pc, #420]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002abc:	f023 0301 	bic.w	r3, r3, #1
 8002ac0:	6213      	str	r3, [r2, #32]
 8002ac2:	4b67      	ldr	r3, [pc, #412]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	4a66      	ldr	r2, [pc, #408]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002ac8:	f023 0304 	bic.w	r3, r3, #4
 8002acc:	6213      	str	r3, [r2, #32]
 8002ace:	e01c      	b.n	8002b0a <HAL_RCC_OscConfig+0x36e>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	2b05      	cmp	r3, #5
 8002ad6:	d10c      	bne.n	8002af2 <HAL_RCC_OscConfig+0x356>
 8002ad8:	4b61      	ldr	r3, [pc, #388]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	4a60      	ldr	r2, [pc, #384]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002ade:	f043 0304 	orr.w	r3, r3, #4
 8002ae2:	6213      	str	r3, [r2, #32]
 8002ae4:	4b5e      	ldr	r3, [pc, #376]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	4a5d      	ldr	r2, [pc, #372]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6213      	str	r3, [r2, #32]
 8002af0:	e00b      	b.n	8002b0a <HAL_RCC_OscConfig+0x36e>
 8002af2:	4b5b      	ldr	r3, [pc, #364]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	4a5a      	ldr	r2, [pc, #360]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	f023 0301 	bic.w	r3, r3, #1
 8002afc:	6213      	str	r3, [r2, #32]
 8002afe:	4b58      	ldr	r3, [pc, #352]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	4a57      	ldr	r2, [pc, #348]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b04:	f023 0304 	bic.w	r3, r3, #4
 8002b08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d015      	beq.n	8002b3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b12:	f7fe fc11 	bl	8001338 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b18:	e00a      	b.n	8002b30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b1a:	f7fe fc0d 	bl	8001338 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e0b1      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b30:	4b4b      	ldr	r3, [pc, #300]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0ee      	beq.n	8002b1a <HAL_RCC_OscConfig+0x37e>
 8002b3c:	e014      	b.n	8002b68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b3e:	f7fe fbfb 	bl	8001338 <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b44:	e00a      	b.n	8002b5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b46:	f7fe fbf7 	bl	8001338 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e09b      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b5c:	4b40      	ldr	r3, [pc, #256]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ee      	bne.n	8002b46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d105      	bne.n	8002b7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b6e:	4b3c      	ldr	r3, [pc, #240]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	4a3b      	ldr	r2, [pc, #236]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 8087 	beq.w	8002c92 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b84:	4b36      	ldr	r3, [pc, #216]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 030c 	and.w	r3, r3, #12
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d061      	beq.n	8002c54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69db      	ldr	r3, [r3, #28]
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d146      	bne.n	8002c26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b98:	4b33      	ldr	r3, [pc, #204]	; (8002c68 <HAL_RCC_OscConfig+0x4cc>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9e:	f7fe fbcb 	bl	8001338 <HAL_GetTick>
 8002ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba6:	f7fe fbc7 	bl	8001338 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e06d      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb8:	4b29      	ldr	r3, [pc, #164]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1f0      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bcc:	d108      	bne.n	8002be0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bce:	4b24      	ldr	r3, [pc, #144]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	4921      	ldr	r1, [pc, #132]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002be0:	4b1f      	ldr	r3, [pc, #124]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a19      	ldr	r1, [r3, #32]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	491b      	ldr	r1, [pc, #108]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf8:	4b1b      	ldr	r3, [pc, #108]	; (8002c68 <HAL_RCC_OscConfig+0x4cc>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfe:	f7fe fb9b 	bl	8001338 <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c06:	f7fe fb97 	bl	8001338 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e03d      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c18:	4b11      	ldr	r3, [pc, #68]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0f0      	beq.n	8002c06 <HAL_RCC_OscConfig+0x46a>
 8002c24:	e035      	b.n	8002c92 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c26:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <HAL_RCC_OscConfig+0x4cc>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2c:	f7fe fb84 	bl	8001338 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c34:	f7fe fb80 	bl	8001338 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e026      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c46:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1f0      	bne.n	8002c34 <HAL_RCC_OscConfig+0x498>
 8002c52:	e01e      	b.n	8002c92 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	69db      	ldr	r3, [r3, #28]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d107      	bne.n	8002c6c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e019      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
 8002c60:	40021000 	.word	0x40021000
 8002c64:	40007000 	.word	0x40007000
 8002c68:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <HAL_RCC_OscConfig+0x500>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d106      	bne.n	8002c8e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d001      	beq.n	8002c92 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3718      	adds	r7, #24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40021000 	.word	0x40021000

08002ca0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0d0      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb4:	4b6a      	ldr	r3, [pc, #424]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d910      	bls.n	8002ce4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc2:	4b67      	ldr	r3, [pc, #412]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f023 0207 	bic.w	r2, r3, #7
 8002cca:	4965      	ldr	r1, [pc, #404]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd2:	4b63      	ldr	r3, [pc, #396]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d001      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e0b8      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d020      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cfc:	4b59      	ldr	r3, [pc, #356]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	4a58      	ldr	r2, [pc, #352]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d14:	4b53      	ldr	r3, [pc, #332]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	4a52      	ldr	r2, [pc, #328]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d20:	4b50      	ldr	r3, [pc, #320]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	494d      	ldr	r1, [pc, #308]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d040      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d107      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d46:	4b47      	ldr	r3, [pc, #284]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d115      	bne.n	8002d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e07f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d107      	bne.n	8002d6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d5e:	4b41      	ldr	r3, [pc, #260]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d109      	bne.n	8002d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e073      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d6e:	4b3d      	ldr	r3, [pc, #244]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e06b      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d7e:	4b39      	ldr	r3, [pc, #228]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f023 0203 	bic.w	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	4936      	ldr	r1, [pc, #216]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d90:	f7fe fad2 	bl	8001338 <HAL_GetTick>
 8002d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d96:	e00a      	b.n	8002dae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d98:	f7fe face 	bl	8001338 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e053      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dae:	4b2d      	ldr	r3, [pc, #180]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f003 020c 	and.w	r2, r3, #12
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d1eb      	bne.n	8002d98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc0:	4b27      	ldr	r3, [pc, #156]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d210      	bcs.n	8002df0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dce:	4b24      	ldr	r3, [pc, #144]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f023 0207 	bic.w	r2, r3, #7
 8002dd6:	4922      	ldr	r1, [pc, #136]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dde:	4b20      	ldr	r3, [pc, #128]	; (8002e60 <HAL_RCC_ClockConfig+0x1c0>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e032      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0304 	and.w	r3, r3, #4
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dfc:	4b19      	ldr	r3, [pc, #100]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4916      	ldr	r1, [pc, #88]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d009      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e1a:	4b12      	ldr	r3, [pc, #72]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	490e      	ldr	r1, [pc, #56]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e2e:	f000 f821 	bl	8002e74 <HAL_RCC_GetSysClockFreq>
 8002e32:	4602      	mov	r2, r0
 8002e34:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <HAL_RCC_ClockConfig+0x1c4>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	490a      	ldr	r1, [pc, #40]	; (8002e68 <HAL_RCC_ClockConfig+0x1c8>)
 8002e40:	5ccb      	ldrb	r3, [r1, r3]
 8002e42:	fa22 f303 	lsr.w	r3, r2, r3
 8002e46:	4a09      	ldr	r2, [pc, #36]	; (8002e6c <HAL_RCC_ClockConfig+0x1cc>)
 8002e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e4a:	4b09      	ldr	r3, [pc, #36]	; (8002e70 <HAL_RCC_ClockConfig+0x1d0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe fa30 	bl	80012b4 <HAL_InitTick>

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40022000 	.word	0x40022000
 8002e64:	40021000 	.word	0x40021000
 8002e68:	08008120 	.word	0x08008120
 8002e6c:	20000060 	.word	0x20000060
 8002e70:	20000064 	.word	0x20000064

08002e74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e8e:	4b1e      	ldr	r3, [pc, #120]	; (8002f08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d002      	beq.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x30>
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d003      	beq.n	8002eaa <HAL_RCC_GetSysClockFreq+0x36>
 8002ea2:	e027      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ea4:	4b19      	ldr	r3, [pc, #100]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ea6:	613b      	str	r3, [r7, #16]
      break;
 8002ea8:	e027      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	0c9b      	lsrs	r3, r3, #18
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	4a17      	ldr	r2, [pc, #92]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002eb4:	5cd3      	ldrb	r3, [r2, r3]
 8002eb6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d010      	beq.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ec2:	4b11      	ldr	r3, [pc, #68]	; (8002f08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	0c5b      	lsrs	r3, r3, #17
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	4a11      	ldr	r2, [pc, #68]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ece:	5cd3      	ldrb	r3, [r2, r3]
 8002ed0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a0d      	ldr	r2, [pc, #52]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ed6:	fb03 f202 	mul.w	r2, r3, r2
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee0:	617b      	str	r3, [r7, #20]
 8002ee2:	e004      	b.n	8002eee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a0c      	ldr	r2, [pc, #48]	; (8002f18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ee8:	fb02 f303 	mul.w	r3, r2, r3
 8002eec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	613b      	str	r3, [r7, #16]
      break;
 8002ef2:	e002      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ef4:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xa8>)
 8002ef6:	613b      	str	r3, [r7, #16]
      break;
 8002ef8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efa:	693b      	ldr	r3, [r7, #16]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	371c      	adds	r7, #28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	00b71b00 	.word	0x00b71b00
 8002f10:	08008138 	.word	0x08008138
 8002f14:	08008148 	.word	0x08008148
 8002f18:	003d0900 	.word	0x003d0900
 8002f1c:	007a1200 	.word	0x007a1200

08002f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f24:	4b02      	ldr	r3, [pc, #8]	; (8002f30 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f26:	681b      	ldr	r3, [r3, #0]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr
 8002f30:	20000060 	.word	0x20000060

08002f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f38:	f7ff fff2 	bl	8002f20 <HAL_RCC_GetHCLKFreq>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	0adb      	lsrs	r3, r3, #11
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	4903      	ldr	r1, [pc, #12]	; (8002f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f4a:	5ccb      	ldrb	r3, [r1, r3]
 8002f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40021000 	.word	0x40021000
 8002f58:	08008130 	.word	0x08008130

08002f5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f64:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <RCC_Delay+0x34>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a0a      	ldr	r2, [pc, #40]	; (8002f94 <RCC_Delay+0x38>)
 8002f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6e:	0a5b      	lsrs	r3, r3, #9
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f78:	bf00      	nop
  }
  while (Delay --);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1e5a      	subs	r2, r3, #1
 8002f7e:	60fa      	str	r2, [r7, #12]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1f9      	bne.n	8002f78 <RCC_Delay+0x1c>
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr
 8002f90:	20000060 	.word	0x20000060
 8002f94:	10624dd3 	.word	0x10624dd3

08002f98 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d07d      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fb8:	4b4f      	ldr	r3, [pc, #316]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10d      	bne.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc4:	4b4c      	ldr	r3, [pc, #304]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	4a4b      	ldr	r2, [pc, #300]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fce:	61d3      	str	r3, [r2, #28]
 8002fd0:	4b49      	ldr	r3, [pc, #292]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	60bb      	str	r3, [r7, #8]
 8002fda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe0:	4b46      	ldr	r3, [pc, #280]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d118      	bne.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fec:	4b43      	ldr	r3, [pc, #268]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a42      	ldr	r2, [pc, #264]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ff8:	f7fe f99e 	bl	8001338 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffe:	e008      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003000:	f7fe f99a 	bl	8001338 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b64      	cmp	r3, #100	; 0x64
 800300c:	d901      	bls.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e06d      	b.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003012:	4b3a      	ldr	r3, [pc, #232]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301a:	2b00      	cmp	r3, #0
 800301c:	d0f0      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800301e:	4b36      	ldr	r3, [pc, #216]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003020:	6a1b      	ldr	r3, [r3, #32]
 8003022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003026:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d02e      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	429a      	cmp	r2, r3
 800303a:	d027      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800303c:	4b2e      	ldr	r3, [pc, #184]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003044:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003046:	4b2e      	ldr	r3, [pc, #184]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003048:	2201      	movs	r2, #1
 800304a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800304c:	4b2c      	ldr	r3, [pc, #176]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003052:	4a29      	ldr	r2, [pc, #164]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d014      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003062:	f7fe f969 	bl	8001338 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003068:	e00a      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306a:	f7fe f965 	bl	8001338 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	f241 3288 	movw	r2, #5000	; 0x1388
 8003078:	4293      	cmp	r3, r2
 800307a:	d901      	bls.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e036      	b.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003080:	4b1d      	ldr	r3, [pc, #116]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0ee      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800308c:	4b1a      	ldr	r3, [pc, #104]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	4917      	ldr	r1, [pc, #92]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309a:	4313      	orrs	r3, r2
 800309c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800309e:	7dfb      	ldrb	r3, [r7, #23]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d105      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030a4:	4b14      	ldr	r3, [pc, #80]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	4a13      	ldr	r2, [pc, #76]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030bc:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	490b      	ldr	r1, [pc, #44]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0310 	and.w	r3, r3, #16
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d008      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030da:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	4904      	ldr	r1, [pc, #16]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40021000 	.word	0x40021000
 80030fc:	40007000 	.word	0x40007000
 8003100:	42420440 	.word	0x42420440

08003104 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	2300      	movs	r3, #0
 8003112:	61fb      	str	r3, [r7, #28]
 8003114:	2300      	movs	r3, #0
 8003116:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	2300      	movs	r3, #0
 800311e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3b01      	subs	r3, #1
 8003124:	2b0f      	cmp	r3, #15
 8003126:	f200 80ae 	bhi.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 800312a:	a201      	add	r2, pc, #4	; (adr r2, 8003130 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800312c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003130:	08003207 	.word	0x08003207
 8003134:	0800326b 	.word	0x0800326b
 8003138:	08003287 	.word	0x08003287
 800313c:	080031f7 	.word	0x080031f7
 8003140:	08003287 	.word	0x08003287
 8003144:	08003287 	.word	0x08003287
 8003148:	08003287 	.word	0x08003287
 800314c:	080031ff 	.word	0x080031ff
 8003150:	08003287 	.word	0x08003287
 8003154:	08003287 	.word	0x08003287
 8003158:	08003287 	.word	0x08003287
 800315c:	08003287 	.word	0x08003287
 8003160:	08003287 	.word	0x08003287
 8003164:	08003287 	.word	0x08003287
 8003168:	08003287 	.word	0x08003287
 800316c:	08003171 	.word	0x08003171
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003170:	4b4a      	ldr	r3, [pc, #296]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003176:	4b49      	ldr	r3, [pc, #292]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 8083 	beq.w	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	0c9b      	lsrs	r3, r3, #18
 8003188:	f003 030f 	and.w	r3, r3, #15
 800318c:	4a44      	ldr	r2, [pc, #272]	; (80032a0 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 800318e:	5cd3      	ldrb	r3, [r2, r3]
 8003190:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d015      	beq.n	80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800319c:	4b3f      	ldr	r3, [pc, #252]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	0c5b      	lsrs	r3, r3, #17
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	4a3f      	ldr	r2, [pc, #252]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80031a8:	5cd3      	ldrb	r3, [r2, r3]
 80031aa:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00d      	beq.n	80031d2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80031b6:	4a3c      	ldr	r2, [pc, #240]	; (80032a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	fb02 f303 	mul.w	r3, r2, r3
 80031c4:	61fb      	str	r3, [r7, #28]
 80031c6:	e004      	b.n	80031d2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4a38      	ldr	r2, [pc, #224]	; (80032ac <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 80031cc:	fb02 f303 	mul.w	r3, r2, r3
 80031d0:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80031d2:	4b32      	ldr	r3, [pc, #200]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031de:	d102      	bne.n	80031e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80031e4:	e051      	b.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
          frequency = (pllclk * 2) / 3;
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	4a31      	ldr	r2, [pc, #196]	; (80032b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 80031ec:	fba2 2303 	umull	r2, r3, r2, r3
 80031f0:	085b      	lsrs	r3, r3, #1
 80031f2:	61bb      	str	r3, [r7, #24]
      break;
 80031f4:	e049      	b.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80031f6:	f7ff fe3d 	bl	8002e74 <HAL_RCC_GetSysClockFreq>
 80031fa:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80031fc:	e048      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80031fe:	f7ff fe39 	bl	8002e74 <HAL_RCC_GetSysClockFreq>
 8003202:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003204:	e044      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003206:	4b25      	ldr	r3, [pc, #148]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003212:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003216:	d108      	bne.n	800322a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8003222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003226:	61bb      	str	r3, [r7, #24]
 8003228:	e01e      	b.n	8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003234:	d109      	bne.n	800324a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003236:	4b19      	ldr	r3, [pc, #100]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d003      	beq.n	800324a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8003242:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003246:	61bb      	str	r3, [r7, #24]
 8003248:	e00e      	b.n	8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003250:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003254:	d11b      	bne.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8003256:	4b11      	ldr	r3, [pc, #68]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d015      	beq.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      {
        frequency = HSE_VALUE / 128U;
 8003262:	4b14      	ldr	r3, [pc, #80]	; (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>)
 8003264:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8003266:	e012      	b.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8003268:	e011      	b.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800326a:	f7ff fe63 	bl	8002f34 <HAL_RCC_GetPCLK2Freq>
 800326e:	4602      	mov	r2, r0
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	0b9b      	lsrs	r3, r3, #14
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	3301      	adds	r3, #1
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003282:	61bb      	str	r3, [r7, #24]
      break;
 8003284:	e004      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    default:
    {
      break;
 8003286:	bf00      	nop
 8003288:	e002      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      break;
 800328a:	bf00      	nop
 800328c:	e000      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      break;
 800328e:	bf00      	nop
    }
  }
  return (frequency);
 8003290:	69bb      	ldr	r3, [r7, #24]
}
 8003292:	4618      	mov	r0, r3
 8003294:	3720      	adds	r7, #32
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	40021000 	.word	0x40021000
 80032a0:	0800814c 	.word	0x0800814c
 80032a4:	0800815c 	.word	0x0800815c
 80032a8:	00b71b00 	.word	0x00b71b00
 80032ac:	003d0900 	.word	0x003d0900
 80032b0:	aaaaaaab 	.word	0xaaaaaaab
 80032b4:	00016e36 	.word	0x00016e36

080032b8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e022      	b.n	8003310 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d105      	bne.n	80032e2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7fd fec3 	bl	8001068 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2203      	movs	r2, #3
 80032e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f814 	bl	8003318 <HAL_SD_InitCard>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e00a      	b.n	8003310 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003318:	b5b0      	push	{r4, r5, r7, lr}
 800331a:	b08e      	sub	sp, #56	; 0x38
 800331c:	af04      	add	r7, sp, #16
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003320:	2300      	movs	r3, #0
 8003322:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003324:	2300      	movs	r3, #0
 8003326:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003328:	2300      	movs	r3, #0
 800332a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003330:	2300      	movs	r3, #0
 8003332:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003334:	2376      	movs	r3, #118	; 0x76
 8003336:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681d      	ldr	r5, [r3, #0]
 800333c:	466c      	mov	r4, sp
 800333e:	f107 0314 	add.w	r3, r7, #20
 8003342:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003346:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800334a:	f107 0308 	add.w	r3, r7, #8
 800334e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003350:	4628      	mov	r0, r5
 8003352:	f001 fb6b 	bl	8004a2c <SDIO_Init>
 8003356:	4603      	mov	r3, r0
 8003358:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800335c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e04f      	b.n	8003408 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003368:	4b29      	ldr	r3, [pc, #164]	; (8003410 <HAL_SD_InitCard+0xf8>)
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f001 fba0 	bl	8004ab8 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003378:	4b25      	ldr	r3, [pc, #148]	; (8003410 <HAL_SD_InitCard+0xf8>)
 800337a:	2201      	movs	r2, #1
 800337c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800337e:	2002      	movs	r0, #2
 8003380:	f7fd ffe4 	bl	800134c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 fe69 	bl	800405c <SD_PowerON>
 800338a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00b      	beq.n	80033aa <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e02e      	b.n	8003408 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 fd87 	bl	8003ebe <SD_InitCard>
 80033b0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00b      	beq.n	80033d0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e01b      	b.n	8003408 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033d8:	4618      	mov	r0, r3
 80033da:	f001 fbf9 	bl	8004bd0 <SDMMC_CmdBlockLength>
 80033de:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00f      	beq.n	8003406 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a0a      	ldr	r2, [pc, #40]	; (8003414 <HAL_SD_InitCard+0xfc>)
 80033ec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e000      	b.n	8003408 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3728      	adds	r7, #40	; 0x28
 800340c:	46bd      	mov	sp, r7
 800340e:	bdb0      	pop	{r4, r5, r7, pc}
 8003410:	423000a0 	.word	0x423000a0
 8003414:	004005ff 	.word	0x004005ff

08003418 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b092      	sub	sp, #72	; 0x48
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
 8003424:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003426:	f7fd ff87 	bl	8001338 <HAL_GetTick>
 800342a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d107      	bne.n	800344a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e1bd      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b01      	cmp	r3, #1
 8003454:	f040 81b0 	bne.w	80037b8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800345e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	441a      	add	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003468:	429a      	cmp	r2, r3
 800346a:	d907      	bls.n	800347c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003470:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e1a4      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2203      	movs	r2, #3
 8003480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2200      	movs	r2, #0
 800348a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003490:	2b01      	cmp	r3, #1
 8003492:	d002      	beq.n	800349a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8003494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003496:	025b      	lsls	r3, r3, #9
 8003498:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800349a:	f04f 33ff 	mov.w	r3, #4294967295
 800349e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	025b      	lsls	r3, r3, #9
 80034a4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80034a6:	2390      	movs	r3, #144	; 0x90
 80034a8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80034aa:	2302      	movs	r3, #2
 80034ac:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80034b2:	2301      	movs	r3, #1
 80034b4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f107 0214 	add.w	r2, r7, #20
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f001 fb5a 	bl	8004b7a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d90a      	bls.n	80034e2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2202      	movs	r2, #2
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034d8:	4618      	mov	r0, r3
 80034da:	f001 fbbd 	bl	8004c58 <SDMMC_CmdReadMultiBlock>
 80034de:	6478      	str	r0, [r7, #68]	; 0x44
 80034e0:	e009      	b.n	80034f6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2201      	movs	r2, #1
 80034e6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034ee:	4618      	mov	r0, r3
 80034f0:	f001 fb90 	bl	8004c14 <SDMMC_CmdReadSingleBlock>
 80034f4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80034f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a7a      	ldr	r2, [pc, #488]	; (80036ec <HAL_SD_ReadBlocks+0x2d4>)
 8003502:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800350a:	431a      	orrs	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e151      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003526:	e061      	b.n	80035ec <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800352e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d03c      	beq.n	80035b0 <HAL_SD_ReadBlocks+0x198>
 8003536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003538:	2b00      	cmp	r3, #0
 800353a:	d039      	beq.n	80035b0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800353c:	2300      	movs	r3, #0
 800353e:	643b      	str	r3, [r7, #64]	; 0x40
 8003540:	e033      	b.n	80035aa <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f001 fa9a 	bl	8004a80 <SDIO_ReadFIFO>
 800354c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800354e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003550:	b2da      	uxtb	r2, r3
 8003552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003554:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003558:	3301      	adds	r3, #1
 800355a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800355c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800355e:	3b01      	subs	r3, #1
 8003560:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003564:	0a1b      	lsrs	r3, r3, #8
 8003566:	b2da      	uxtb	r2, r3
 8003568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800356c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356e:	3301      	adds	r3, #1
 8003570:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003574:	3b01      	subs	r3, #1
 8003576:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357a:	0c1b      	lsrs	r3, r3, #16
 800357c:	b2da      	uxtb	r2, r3
 800357e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003580:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003584:	3301      	adds	r3, #1
 8003586:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800358a:	3b01      	subs	r3, #1
 800358c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800358e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003590:	0e1b      	lsrs	r3, r3, #24
 8003592:	b2da      	uxtb	r2, r3
 8003594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003596:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800359a:	3301      	adds	r3, #1
 800359c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800359e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a0:	3b01      	subs	r3, #1
 80035a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80035a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035a6:	3301      	adds	r3, #1
 80035a8:	643b      	str	r3, [r7, #64]	; 0x40
 80035aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035ac:	2b07      	cmp	r3, #7
 80035ae:	d9c8      	bls.n	8003542 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80035b0:	f7fd fec2 	bl	8001338 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80035bc:	429a      	cmp	r2, r3
 80035be:	d902      	bls.n	80035c6 <HAL_SD_ReadBlocks+0x1ae>
 80035c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d112      	bne.n	80035ec <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a48      	ldr	r2, [pc, #288]	; (80036ec <HAL_SD_ReadBlocks+0x2d4>)
 80035cc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e0ec      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035f2:	f240 332a 	movw	r3, #810	; 0x32a
 80035f6:	4013      	ands	r3, r2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d095      	beq.n	8003528 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003606:	2b00      	cmp	r3, #0
 8003608:	d022      	beq.n	8003650 <HAL_SD_ReadBlocks+0x238>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d91f      	bls.n	8003650 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003614:	2b03      	cmp	r3, #3
 8003616:	d01b      	beq.n	8003650 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f001 fb81 	bl	8004d24 <SDMMC_CmdStopTransfer>
 8003622:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003626:	2b00      	cmp	r3, #0
 8003628:	d012      	beq.n	8003650 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a2f      	ldr	r2, [pc, #188]	; (80036ec <HAL_SD_ReadBlocks+0x2d4>)
 8003630:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003636:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003638:	431a      	orrs	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0ba      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003656:	f003 0308 	and.w	r3, r3, #8
 800365a:	2b00      	cmp	r3, #0
 800365c:	d012      	beq.n	8003684 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a22      	ldr	r2, [pc, #136]	; (80036ec <HAL_SD_ReadBlocks+0x2d4>)
 8003664:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366a:	f043 0208 	orr.w	r2, r3, #8
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0a0      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d012      	beq.n	80036b8 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a15      	ldr	r2, [pc, #84]	; (80036ec <HAL_SD_ReadBlocks+0x2d4>)
 8003698:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369e:	f043 0202 	orr.w	r2, r3, #2
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e086      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d063      	beq.n	800378e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a08      	ldr	r2, [pc, #32]	; (80036ec <HAL_SD_ReadBlocks+0x2d4>)
 80036cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d2:	f043 0220 	orr.w	r2, r3, #32
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e06c      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
 80036ec:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4618      	mov	r0, r3
 80036f6:	f001 f9c3 	bl	8004a80 <SDIO_ReadFIFO>
 80036fa:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80036fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003702:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003706:	3301      	adds	r3, #1
 8003708:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800370a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800370c:	3b01      	subs	r3, #1
 800370e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003712:	0a1b      	lsrs	r3, r3, #8
 8003714:	b2da      	uxtb	r2, r3
 8003716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003718:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800371a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800371c:	3301      	adds	r3, #1
 800371e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003722:	3b01      	subs	r3, #1
 8003724:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003728:	0c1b      	lsrs	r3, r3, #16
 800372a:	b2da      	uxtb	r2, r3
 800372c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800372e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003730:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003732:	3301      	adds	r3, #1
 8003734:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003738:	3b01      	subs	r3, #1
 800373a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800373c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373e:	0e1b      	lsrs	r3, r3, #24
 8003740:	b2da      	uxtb	r2, r3
 8003742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003744:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003748:	3301      	adds	r3, #1
 800374a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800374c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800374e:	3b01      	subs	r3, #1
 8003750:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003752:	f7fd fdf1 	bl	8001338 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800375e:	429a      	cmp	r2, r3
 8003760:	d902      	bls.n	8003768 <HAL_SD_ReadBlocks+0x350>
 8003762:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003764:	2b00      	cmp	r3, #0
 8003766:	d112      	bne.n	800378e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a18      	ldr	r2, [pc, #96]	; (80037d0 <HAL_SD_ReadBlocks+0x3b8>)
 800376e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003774:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e01b      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003794:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <HAL_SD_ReadBlocks+0x38a>
 800379c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1a6      	bne.n	80036f0 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f240 523a 	movw	r2, #1338	; 0x53a
 80037aa:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	e006      	b.n	80037c6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037bc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
  }
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3748      	adds	r7, #72	; 0x48
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	004005ff 	.word	0x004005ff

080037d4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b092      	sub	sp, #72	; 0x48
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
 80037e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80037e2:	f7fd fda9 	bl	8001338 <HAL_GetTick>
 80037e6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d107      	bne.n	8003806 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e166      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b01      	cmp	r3, #1
 8003810:	f040 8159 	bne.w	8003ac6 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800381a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	441a      	add	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003824:	429a      	cmp	r2, r3
 8003826:	d907      	bls.n	8003838 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e14d      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2203      	movs	r2, #3
 800383c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2200      	movs	r2, #0
 8003846:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384c:	2b01      	cmp	r3, #1
 800384e:	d002      	beq.n	8003856 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8003850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003852:	025b      	lsls	r3, r3, #9
 8003854:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003856:	f04f 33ff 	mov.w	r3, #4294967295
 800385a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	025b      	lsls	r3, r3, #9
 8003860:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003862:	2390      	movs	r3, #144	; 0x90
 8003864:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003866:	2300      	movs	r3, #0
 8003868:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800386a:	2300      	movs	r3, #0
 800386c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800386e:	2301      	movs	r3, #1
 8003870:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f107 0218 	add.w	r2, r7, #24
 800387a:	4611      	mov	r1, r2
 800387c:	4618      	mov	r0, r3
 800387e:	f001 f97c 	bl	8004b7a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d90a      	bls.n	800389e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2220      	movs	r2, #32
 800388c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003894:	4618      	mov	r0, r3
 8003896:	f001 fa23 	bl	8004ce0 <SDMMC_CmdWriteMultiBlock>
 800389a:	6478      	str	r0, [r7, #68]	; 0x44
 800389c:	e009      	b.n	80038b2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2210      	movs	r2, #16
 80038a2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038aa:	4618      	mov	r0, r3
 80038ac:	f001 f9f6 	bl	8004c9c <SDMMC_CmdWriteSingleBlock>
 80038b0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80038b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d012      	beq.n	80038de <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a87      	ldr	r2, [pc, #540]	; (8003adc <HAL_SD_WriteBlocks+0x308>)
 80038be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038c6:	431a      	orrs	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e0fa      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80038e2:	e065      	b.n	80039b0 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d040      	beq.n	8003974 <HAL_SD_WriteBlocks+0x1a0>
 80038f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d03d      	beq.n	8003974 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80038f8:	2300      	movs	r3, #0
 80038fa:	643b      	str	r3, [r7, #64]	; 0x40
 80038fc:	e037      	b.n	800396e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80038fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003906:	3301      	adds	r3, #1
 8003908:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800390a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800390c:	3b01      	subs	r3, #1
 800390e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8003910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	021a      	lsls	r2, r3, #8
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	4313      	orrs	r3, r2
 800391a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800391c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800391e:	3301      	adds	r3, #1
 8003920:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003922:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003924:	3b01      	subs	r3, #1
 8003926:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8003928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	041a      	lsls	r2, r3, #16
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	4313      	orrs	r3, r2
 8003932:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003936:	3301      	adds	r3, #1
 8003938:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800393a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800393c:	3b01      	subs	r3, #1
 800393e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	061a      	lsls	r2, r3, #24
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800394c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800394e:	3301      	adds	r3, #1
 8003950:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003954:	3b01      	subs	r3, #1
 8003956:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f107 0214 	add.w	r2, r7, #20
 8003960:	4611      	mov	r1, r2
 8003962:	4618      	mov	r0, r3
 8003964:	f001 f898 	bl	8004a98 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8003968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800396a:	3301      	adds	r3, #1
 800396c:	643b      	str	r3, [r7, #64]	; 0x40
 800396e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003970:	2b07      	cmp	r3, #7
 8003972:	d9c4      	bls.n	80038fe <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003974:	f7fd fce0 	bl	8001338 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003980:	429a      	cmp	r2, r3
 8003982:	d902      	bls.n	800398a <HAL_SD_WriteBlocks+0x1b6>
 8003984:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003986:	2b00      	cmp	r3, #0
 8003988:	d112      	bne.n	80039b0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a53      	ldr	r2, [pc, #332]	; (8003adc <HAL_SD_WriteBlocks+0x308>)
 8003990:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003996:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003998:	431a      	orrs	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e091      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039b6:	f240 331a 	movw	r3, #794	; 0x31a
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d091      	beq.n	80038e4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d022      	beq.n	8003a14 <HAL_SD_WriteBlocks+0x240>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d91f      	bls.n	8003a14 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d01b      	beq.n	8003a14 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f001 f99f 	bl	8004d24 <SDMMC_CmdStopTransfer>
 80039e6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80039e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d012      	beq.n	8003a14 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a3a      	ldr	r2, [pc, #232]	; (8003adc <HAL_SD_WriteBlocks+0x308>)
 80039f4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039fc:	431a      	orrs	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e05f      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d012      	beq.n	8003a48 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a2d      	ldr	r2, [pc, #180]	; (8003adc <HAL_SD_WriteBlocks+0x308>)
 8003a28:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2e:	f043 0208 	orr.w	r2, r3, #8
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e045      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d012      	beq.n	8003a7c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a20      	ldr	r2, [pc, #128]	; (8003adc <HAL_SD_WriteBlocks+0x308>)
 8003a5c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	f043 0202 	orr.w	r2, r3, #2
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e02b      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d012      	beq.n	8003ab0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a13      	ldr	r2, [pc, #76]	; (8003adc <HAL_SD_WriteBlocks+0x308>)
 8003a90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a96:	f043 0210 	orr.w	r2, r3, #16
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e011      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f240 523a 	movw	r2, #1338	; 0x53a
 8003ab8:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	e006      	b.n	8003ad4 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
  }
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3748      	adds	r7, #72	; 0x48
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	004005ff 	.word	0x004005ff

08003ae0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aee:	0f9b      	lsrs	r3, r3, #30
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003afa:	0e9b      	lsrs	r3, r3, #26
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	b2da      	uxtb	r2, r3
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b0c:	0e1b      	lsrs	r3, r3, #24
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f003 0303 	and.w	r3, r3, #3
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b1e:	0c1b      	lsrs	r3, r3, #16
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b2a:	0a1b      	lsrs	r3, r3, #8
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b40:	0d1b      	lsrs	r3, r3, #20
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b4c:	0c1b      	lsrs	r3, r3, #16
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	f003 030f 	and.w	r3, r3, #15
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b5e:	0bdb      	lsrs	r3, r3, #15
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b70:	0b9b      	lsrs	r3, r3, #14
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b82:	0b5b      	lsrs	r3, r3, #13
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b94:	0b1b      	lsrs	r3, r3, #12
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d163      	bne.n	8003c78 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bb4:	009a      	lsls	r2, r3, #2
 8003bb6:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003bba:	4013      	ands	r3, r2
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003bc0:	0f92      	lsrs	r2, r2, #30
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bcc:	0edb      	lsrs	r3, r3, #27
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bde:	0e1b      	lsrs	r3, r3, #24
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bf0:	0d5b      	lsrs	r3, r3, #21
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	b2da      	uxtb	r2, r3
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c02:	0c9b      	lsrs	r3, r3, #18
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	b2da      	uxtb	r2, r3
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c14:	0bdb      	lsrs	r3, r3, #15
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	7e1b      	ldrb	r3, [r3, #24]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	3302      	adds	r3, #2
 8003c38:	2201      	movs	r2, #1
 8003c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003c42:	fb03 f202 	mul.w	r2, r3, r2
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	7a1b      	ldrb	r3, [r3, #8]
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	f003 030f 	and.w	r3, r3, #15
 8003c54:	2201      	movs	r2, #1
 8003c56:	409a      	lsls	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003c64:	0a52      	lsrs	r2, r2, #9
 8003c66:	fb03 f202 	mul.w	r2, r3, r2
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c74:	661a      	str	r2, [r3, #96]	; 0x60
 8003c76:	e031      	b.n	8003cdc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d11d      	bne.n	8003cbc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c84:	041b      	lsls	r3, r3, #16
 8003c86:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c8e:	0c1b      	lsrs	r3, r3, #16
 8003c90:	431a      	orrs	r2, r3
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	029a      	lsls	r2, r3, #10
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cb0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	661a      	str	r2, [r3, #96]	; 0x60
 8003cba:	e00f      	b.n	8003cdc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a58      	ldr	r2, [pc, #352]	; (8003e24 <HAL_SD_GetCardCSD+0x344>)
 8003cc2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e09d      	b.n	8003e18 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ce0:	0b9b      	lsrs	r3, r3, #14
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	b2da      	uxtb	r2, r3
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cf2:	09db      	lsrs	r3, r3, #7
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cfa:	b2da      	uxtb	r2, r3
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d14:	0fdb      	lsrs	r3, r3, #31
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d20:	0f5b      	lsrs	r3, r3, #29
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	f003 0303 	and.w	r3, r3, #3
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d32:	0e9b      	lsrs	r3, r3, #26
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d44:	0d9b      	lsrs	r3, r3, #22
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	f003 030f 	and.w	r3, r3, #15
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d56:	0d5b      	lsrs	r3, r3, #21
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d72:	0c1b      	lsrs	r3, r3, #16
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d86:	0bdb      	lsrs	r3, r3, #15
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d9a:	0b9b      	lsrs	r3, r3, #14
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dae:	0b5b      	lsrs	r3, r3, #13
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc2:	0b1b      	lsrs	r3, r3, #12
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd6:	0a9b      	lsrs	r3, r3, #10
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f003 0303 	and.w	r3, r3, #3
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfe:	085b      	lsrs	r3, r3, #1
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	004005ff 	.word	0x004005ff

08003e28 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr

08003e7e <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b086      	sub	sp, #24
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003e8a:	f107 030c 	add.w	r3, r7, #12
 8003e8e:	4619      	mov	r1, r3
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f971 	bl	8004178 <SD_SendStatus>
 8003e96:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d005      	beq.n	8003eaa <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	0a5b      	lsrs	r3, r3, #9
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003eb4:	693b      	ldr	r3, [r7, #16]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3718      	adds	r7, #24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003ebe:	b5b0      	push	{r4, r5, r7, lr}
 8003ec0:	b094      	sub	sp, #80	; 0x50
 8003ec2:	af04      	add	r7, sp, #16
 8003ec4:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fdff 	bl	8004ad2 <SDIO_GetPowerState>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d102      	bne.n	8003ee0 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003eda:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003ede:	e0b8      	b.n	8004052 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d02f      	beq.n	8003f48 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 ffe0 	bl	8004eb2 <SDMMC_CmdSendCID>
 8003ef2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <SD_InitCard+0x40>
    {
      return errorstate;
 8003efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003efc:	e0a9      	b.n	8004052 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2100      	movs	r1, #0
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fe26 	bl	8004b56 <SDIO_GetResponse>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2104      	movs	r1, #4
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 fe1d 	bl	8004b56 <SDIO_GetResponse>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2108      	movs	r1, #8
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 fe14 	bl	8004b56 <SDIO_GetResponse>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	210c      	movs	r1, #12
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f000 fe0b 	bl	8004b56 <SDIO_GetResponse>
 8003f40:	4602      	mov	r2, r0
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d00d      	beq.n	8003f6c <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f107 020e 	add.w	r2, r7, #14
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 ffe6 	bl	8004f2c <SDMMC_CmdSetRelAdd>
 8003f60:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <SD_InitCard+0xae>
    {
      return errorstate;
 8003f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f6a:	e072      	b.n	8004052 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d036      	beq.n	8003fe2 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8003f74:	89fb      	ldrh	r3, [r7, #14]
 8003f76:	461a      	mov	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f84:	041b      	lsls	r3, r3, #16
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f000 ffb0 	bl	8004eee <SDMMC_CmdSendCSD>
 8003f8e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <SD_InitCard+0xdc>
    {
      return errorstate;
 8003f96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f98:	e05b      	b.n	8004052 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 fdd8 	bl	8004b56 <SDIO_GetResponse>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2104      	movs	r1, #4
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f000 fdcf 	bl	8004b56 <SDIO_GetResponse>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2108      	movs	r1, #8
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fdc6 	bl	8004b56 <SDIO_GetResponse>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	210c      	movs	r1, #12
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 fdbd 	bl	8004b56 <SDIO_GetResponse>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2104      	movs	r1, #4
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 fdb4 	bl	8004b56 <SDIO_GetResponse>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	0d1a      	lsrs	r2, r3, #20
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003ff6:	f107 0310 	add.w	r3, r7, #16
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff fd6f 	bl	8003ae0 <HAL_SD_GetCardCSD>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004008:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800400c:	e021      	b.n	8004052 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6819      	ldr	r1, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004016:	041b      	lsls	r3, r3, #16
 8004018:	2200      	movs	r2, #0
 800401a:	461c      	mov	r4, r3
 800401c:	4615      	mov	r5, r2
 800401e:	4622      	mov	r2, r4
 8004020:	462b      	mov	r3, r5
 8004022:	4608      	mov	r0, r1
 8004024:	f000 fea0 	bl	8004d68 <SDMMC_CmdSelDesel>
 8004028:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800402a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <SD_InitCard+0x176>
  {
    return errorstate;
 8004030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004032:	e00e      	b.n	8004052 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681d      	ldr	r5, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	466c      	mov	r4, sp
 800403c:	f103 0210 	add.w	r2, r3, #16
 8004040:	ca07      	ldmia	r2, {r0, r1, r2}
 8004042:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004046:	3304      	adds	r3, #4
 8004048:	cb0e      	ldmia	r3, {r1, r2, r3}
 800404a:	4628      	mov	r0, r5
 800404c:	f000 fcee 	bl	8004a2c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3740      	adds	r7, #64	; 0x40
 8004056:	46bd      	mov	sp, r7
 8004058:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800405c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	617b      	str	r3, [r7, #20]
 800406c:	2300      	movs	r3, #0
 800406e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f000 fe9a 	bl	8004dae <SDMMC_CmdGoIdleState>
 800407a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <SD_PowerON+0x2a>
  {
    return errorstate;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	e072      	b.n	800416c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f000 fead 	bl	8004dea <SDMMC_CmdOperCond>
 8004090:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00d      	beq.n	80040b4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f000 fe83 	bl	8004dae <SDMMC_CmdGoIdleState>
 80040a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d004      	beq.n	80040ba <SD_PowerON+0x5e>
    {
      return errorstate;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	e05b      	b.n	800416c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d137      	bne.n	8004132 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2100      	movs	r1, #0
 80040c8:	4618      	mov	r0, r3
 80040ca:	f000 fead 	bl	8004e28 <SDMMC_CmdAppCommand>
 80040ce:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d02d      	beq.n	8004132 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80040d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80040da:	e047      	b.n	800416c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2100      	movs	r1, #0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 fea0 	bl	8004e28 <SDMMC_CmdAppCommand>
 80040e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <SD_PowerON+0x98>
    {
      return errorstate;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	e03b      	b.n	800416c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	491e      	ldr	r1, [pc, #120]	; (8004174 <SD_PowerON+0x118>)
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 feb6 	bl	8004e6c <SDMMC_CmdAppOperCommand>
 8004100:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004108:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800410c:	e02e      	b.n	800416c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2100      	movs	r1, #0
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fd1e 	bl	8004b56 <SDIO_GetResponse>
 800411a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	0fdb      	lsrs	r3, r3, #31
 8004120:	2b01      	cmp	r3, #1
 8004122:	d101      	bne.n	8004128 <SD_PowerON+0xcc>
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <SD_PowerON+0xce>
 8004128:	2300      	movs	r3, #0
 800412a:	613b      	str	r3, [r7, #16]

    count++;
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	3301      	adds	r3, #1
 8004130:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004138:	4293      	cmp	r3, r2
 800413a:	d802      	bhi.n	8004142 <SD_PowerON+0xe6>
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0cc      	beq.n	80040dc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004148:	4293      	cmp	r3, r2
 800414a:	d902      	bls.n	8004152 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800414c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004150:	e00c      	b.n	800416c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d003      	beq.n	8004164 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	645a      	str	r2, [r3, #68]	; 0x44
 8004162:	e002      	b.n	800416a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	c1100000 	.word	0xc1100000

08004178 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d102      	bne.n	800418e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800418c:	e018      	b.n	80041c0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004196:	041b      	lsls	r3, r3, #16
 8004198:	4619      	mov	r1, r3
 800419a:	4610      	mov	r0, r2
 800419c:	f000 fee7 	bl	8004f6e <SDMMC_CmdSendStatus>
 80041a0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <SD_SendStatus+0x34>
  {
    return errorstate;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	e009      	b.n	80041c0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2100      	movs	r1, #0
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fccf 	bl	8004b56 <SDIO_GetResponse>
 80041b8:	4602      	mov	r2, r0
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e041      	b.n	800425e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fc ff94 	bl	800111c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3304      	adds	r3, #4
 8004204:	4619      	mov	r1, r3
 8004206:	4610      	mov	r0, r2
 8004208:	f000 fa82 	bl	8004710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b01      	cmp	r3, #1
 800427a:	d001      	beq.n	8004280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e044      	b.n	800430a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1d      	ldr	r2, [pc, #116]	; (8004314 <HAL_TIM_Base_Start_IT+0xac>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d018      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x6c>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a1c      	ldr	r2, [pc, #112]	; (8004318 <HAL_TIM_Base_Start_IT+0xb0>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d013      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x6c>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b4:	d00e      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x6c>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a18      	ldr	r2, [pc, #96]	; (800431c <HAL_TIM_Base_Start_IT+0xb4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d009      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x6c>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a16      	ldr	r2, [pc, #88]	; (8004320 <HAL_TIM_Base_Start_IT+0xb8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d004      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x6c>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a15      	ldr	r2, [pc, #84]	; (8004324 <HAL_TIM_Base_Start_IT+0xbc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d111      	bne.n	80042f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b06      	cmp	r3, #6
 80042e4:	d010      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f6:	e007      	b.n	8004308 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40013400 	.word	0x40013400
 800431c:	40000400 	.word	0x40000400
 8004320:	40000800 	.word	0x40000800
 8004324:	40000c00 	.word	0x40000c00

08004328 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b02      	cmp	r3, #2
 800433c:	d122      	bne.n	8004384 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b02      	cmp	r3, #2
 800434a:	d11b      	bne.n	8004384 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f06f 0202 	mvn.w	r2, #2
 8004354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f9b4 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 8004370:	e005      	b.n	800437e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f9a7 	bl	80046c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f9b6 	bl	80046ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	f003 0304 	and.w	r3, r3, #4
 800438e:	2b04      	cmp	r3, #4
 8004390:	d122      	bne.n	80043d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b04      	cmp	r3, #4
 800439e:	d11b      	bne.n	80043d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f06f 0204 	mvn.w	r2, #4
 80043a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2202      	movs	r2, #2
 80043ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f98a 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 80043c4:	e005      	b.n	80043d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f97d 	bl	80046c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f98c 	bl	80046ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b08      	cmp	r3, #8
 80043e4:	d122      	bne.n	800442c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	f003 0308 	and.w	r3, r3, #8
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d11b      	bne.n	800442c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0208 	mvn.w	r2, #8
 80043fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2204      	movs	r2, #4
 8004402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f960 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 8004418:	e005      	b.n	8004426 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f953 	bl	80046c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f962 	bl	80046ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	f003 0310 	and.w	r3, r3, #16
 8004436:	2b10      	cmp	r3, #16
 8004438:	d122      	bne.n	8004480 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	2b10      	cmp	r3, #16
 8004446:	d11b      	bne.n	8004480 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f06f 0210 	mvn.w	r2, #16
 8004450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2208      	movs	r2, #8
 8004456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f936 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 800446c:	e005      	b.n	800447a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f929 	bl	80046c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f938 	bl	80046ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b01      	cmp	r3, #1
 800448c:	d10e      	bne.n	80044ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b01      	cmp	r3, #1
 800449a:	d107      	bne.n	80044ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f06f 0201 	mvn.w	r2, #1
 80044a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fc fc9a 	bl	8000de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b6:	2b80      	cmp	r3, #128	; 0x80
 80044b8:	d10e      	bne.n	80044d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044c4:	2b80      	cmp	r3, #128	; 0x80
 80044c6:	d107      	bne.n	80044d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 faa1 	bl	8004a1a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e2:	2b40      	cmp	r3, #64	; 0x40
 80044e4:	d10e      	bne.n	8004504 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f0:	2b40      	cmp	r3, #64	; 0x40
 80044f2:	d107      	bne.n	8004504 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f8fc 	bl	80046fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	f003 0320 	and.w	r3, r3, #32
 800450e:	2b20      	cmp	r3, #32
 8004510:	d10e      	bne.n	8004530 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f003 0320 	and.w	r3, r3, #32
 800451c:	2b20      	cmp	r3, #32
 800451e:	d107      	bne.n	8004530 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0220 	mvn.w	r2, #32
 8004528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 fa6c 	bl	8004a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004530:	bf00      	nop
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004542:	2300      	movs	r3, #0
 8004544:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <HAL_TIM_ConfigClockSource+0x1c>
 8004550:	2302      	movs	r3, #2
 8004552:	e0b4      	b.n	80046be <HAL_TIM_ConfigClockSource+0x186>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004572:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800457a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800458c:	d03e      	beq.n	800460c <HAL_TIM_ConfigClockSource+0xd4>
 800458e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004592:	f200 8087 	bhi.w	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800459a:	f000 8086 	beq.w	80046aa <HAL_TIM_ConfigClockSource+0x172>
 800459e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045a2:	d87f      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045a4:	2b70      	cmp	r3, #112	; 0x70
 80045a6:	d01a      	beq.n	80045de <HAL_TIM_ConfigClockSource+0xa6>
 80045a8:	2b70      	cmp	r3, #112	; 0x70
 80045aa:	d87b      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045ac:	2b60      	cmp	r3, #96	; 0x60
 80045ae:	d050      	beq.n	8004652 <HAL_TIM_ConfigClockSource+0x11a>
 80045b0:	2b60      	cmp	r3, #96	; 0x60
 80045b2:	d877      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045b4:	2b50      	cmp	r3, #80	; 0x50
 80045b6:	d03c      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0xfa>
 80045b8:	2b50      	cmp	r3, #80	; 0x50
 80045ba:	d873      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045bc:	2b40      	cmp	r3, #64	; 0x40
 80045be:	d058      	beq.n	8004672 <HAL_TIM_ConfigClockSource+0x13a>
 80045c0:	2b40      	cmp	r3, #64	; 0x40
 80045c2:	d86f      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045c4:	2b30      	cmp	r3, #48	; 0x30
 80045c6:	d064      	beq.n	8004692 <HAL_TIM_ConfigClockSource+0x15a>
 80045c8:	2b30      	cmp	r3, #48	; 0x30
 80045ca:	d86b      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045cc:	2b20      	cmp	r3, #32
 80045ce:	d060      	beq.n	8004692 <HAL_TIM_ConfigClockSource+0x15a>
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	d867      	bhi.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d05c      	beq.n	8004692 <HAL_TIM_ConfigClockSource+0x15a>
 80045d8:	2b10      	cmp	r3, #16
 80045da:	d05a      	beq.n	8004692 <HAL_TIM_ConfigClockSource+0x15a>
 80045dc:	e062      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6818      	ldr	r0, [r3, #0]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	6899      	ldr	r1, [r3, #8]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	f000 f980 	bl	80048f2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004600:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	609a      	str	r2, [r3, #8]
      break;
 800460a:	e04f      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6818      	ldr	r0, [r3, #0]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	6899      	ldr	r1, [r3, #8]
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f000 f969 	bl	80048f2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800462e:	609a      	str	r2, [r3, #8]
      break;
 8004630:	e03c      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6818      	ldr	r0, [r3, #0]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	6859      	ldr	r1, [r3, #4]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	461a      	mov	r2, r3
 8004640:	f000 f8e0 	bl	8004804 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2150      	movs	r1, #80	; 0x50
 800464a:	4618      	mov	r0, r3
 800464c:	f000 f937 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 8004650:	e02c      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6818      	ldr	r0, [r3, #0]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	6859      	ldr	r1, [r3, #4]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	461a      	mov	r2, r3
 8004660:	f000 f8fe 	bl	8004860 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2160      	movs	r1, #96	; 0x60
 800466a:	4618      	mov	r0, r3
 800466c:	f000 f927 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 8004670:	e01c      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6818      	ldr	r0, [r3, #0]
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	6859      	ldr	r1, [r3, #4]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	461a      	mov	r2, r3
 8004680:	f000 f8c0 	bl	8004804 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2140      	movs	r1, #64	; 0x40
 800468a:	4618      	mov	r0, r3
 800468c:	f000 f917 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 8004690:	e00c      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4619      	mov	r1, r3
 800469c:	4610      	mov	r0, r2
 800469e:	f000 f90e 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 80046a2:	e003      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	73fb      	strb	r3, [r7, #15]
      break;
 80046a8:	e000      	b.n	80046ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b083      	sub	sp, #12
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bc80      	pop	{r7}
 80046e8:	4770      	bx	lr

080046ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc80      	pop	{r7}
 80046fa:	4770      	bx	lr

080046fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	bc80      	pop	{r7}
 800470c:	4770      	bx	lr
	...

08004710 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a33      	ldr	r2, [pc, #204]	; (80047f0 <TIM_Base_SetConfig+0xe0>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d013      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a32      	ldr	r2, [pc, #200]	; (80047f4 <TIM_Base_SetConfig+0xe4>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d00f      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004736:	d00b      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a2f      	ldr	r2, [pc, #188]	; (80047f8 <TIM_Base_SetConfig+0xe8>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d007      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a2e      	ldr	r2, [pc, #184]	; (80047fc <TIM_Base_SetConfig+0xec>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d003      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a2d      	ldr	r2, [pc, #180]	; (8004800 <TIM_Base_SetConfig+0xf0>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d108      	bne.n	8004762 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	4313      	orrs	r3, r2
 8004760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a22      	ldr	r2, [pc, #136]	; (80047f0 <TIM_Base_SetConfig+0xe0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d013      	beq.n	8004792 <TIM_Base_SetConfig+0x82>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a21      	ldr	r2, [pc, #132]	; (80047f4 <TIM_Base_SetConfig+0xe4>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00f      	beq.n	8004792 <TIM_Base_SetConfig+0x82>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004778:	d00b      	beq.n	8004792 <TIM_Base_SetConfig+0x82>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a1e      	ldr	r2, [pc, #120]	; (80047f8 <TIM_Base_SetConfig+0xe8>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d007      	beq.n	8004792 <TIM_Base_SetConfig+0x82>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a1d      	ldr	r2, [pc, #116]	; (80047fc <TIM_Base_SetConfig+0xec>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d003      	beq.n	8004792 <TIM_Base_SetConfig+0x82>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a1c      	ldr	r2, [pc, #112]	; (8004800 <TIM_Base_SetConfig+0xf0>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d108      	bne.n	80047a4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a09      	ldr	r2, [pc, #36]	; (80047f0 <TIM_Base_SetConfig+0xe0>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d003      	beq.n	80047d8 <TIM_Base_SetConfig+0xc8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a08      	ldr	r2, [pc, #32]	; (80047f4 <TIM_Base_SetConfig+0xe4>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d103      	bne.n	80047e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	691a      	ldr	r2, [r3, #16]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	615a      	str	r2, [r3, #20]
}
 80047e6:	bf00      	nop
 80047e8:	3714      	adds	r7, #20
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bc80      	pop	{r7}
 80047ee:	4770      	bx	lr
 80047f0:	40012c00 	.word	0x40012c00
 80047f4:	40013400 	.word	0x40013400
 80047f8:	40000400 	.word	0x40000400
 80047fc:	40000800 	.word	0x40000800
 8004800:	40000c00 	.word	0x40000c00

08004804 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	f023 0201 	bic.w	r2, r3, #1
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800482e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	011b      	lsls	r3, r3, #4
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4313      	orrs	r3, r2
 8004838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f023 030a 	bic.w	r3, r3, #10
 8004840:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	4313      	orrs	r3, r2
 8004848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	621a      	str	r2, [r3, #32]
}
 8004856:	bf00      	nop
 8004858:	371c      	adds	r7, #28
 800485a:	46bd      	mov	sp, r7
 800485c:	bc80      	pop	{r7}
 800485e:	4770      	bx	lr

08004860 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004860:	b480      	push	{r7}
 8004862:	b087      	sub	sp, #28
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	f023 0210 	bic.w	r2, r3, #16
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800488a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	031b      	lsls	r3, r3, #12
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	4313      	orrs	r3, r2
 8004894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800489c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	621a      	str	r2, [r3, #32]
}
 80048b4:	bf00      	nop
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bc80      	pop	{r7}
 80048bc:	4770      	bx	lr

080048be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048be:	b480      	push	{r7}
 80048c0:	b085      	sub	sp, #20
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
 80048c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	f043 0307 	orr.w	r3, r3, #7
 80048e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	609a      	str	r2, [r3, #8]
}
 80048e8:	bf00      	nop
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr

080048f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048f2:	b480      	push	{r7}
 80048f4:	b087      	sub	sp, #28
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	60f8      	str	r0, [r7, #12]
 80048fa:	60b9      	str	r1, [r7, #8]
 80048fc:	607a      	str	r2, [r7, #4]
 80048fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800490c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	021a      	lsls	r2, r3, #8
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	431a      	orrs	r2, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	4313      	orrs	r3, r2
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	609a      	str	r2, [r3, #8]
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004940:	2b01      	cmp	r3, #1
 8004942:	d101      	bne.n	8004948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004944:	2302      	movs	r3, #2
 8004946:	e050      	b.n	80049ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800496e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a1b      	ldr	r2, [pc, #108]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d018      	beq.n	80049be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a19      	ldr	r2, [pc, #100]	; (80049f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d013      	beq.n	80049be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800499e:	d00e      	beq.n	80049be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a15      	ldr	r2, [pc, #84]	; (80049fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d009      	beq.n	80049be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a14      	ldr	r2, [pc, #80]	; (8004a00 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d004      	beq.n	80049be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a12      	ldr	r2, [pc, #72]	; (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d10c      	bne.n	80049d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3714      	adds	r7, #20
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr
 80049f4:	40012c00 	.word	0x40012c00
 80049f8:	40013400 	.word	0x40013400
 80049fc:	40000400 	.word	0x40000400
 8004a00:	40000800 	.word	0x40000800
 8004a04:	40000c00 	.word	0x40000c00

08004a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bc80      	pop	{r7}
 8004a18:	4770      	bx	lr

08004a1a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b083      	sub	sp, #12
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a22:	bf00      	nop
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr

08004a2c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8004a2c:	b084      	sub	sp, #16
 8004a2e:	b480      	push	{r7}
 8004a30:	b085      	sub	sp, #20
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
 8004a36:	f107 001c 	add.w	r0, r7, #28
 8004a3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8004a42:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8004a44:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8004a46:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8004a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8004a4a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8004a4e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8004a52:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8004a56:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8004a66:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	b004      	add	sp, #16
 8004a7e:	4770      	bx	lr

08004a80 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bc80      	pop	{r7}
 8004a96:	4770      	bx	lr

08004a98 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr

08004ab8 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2203      	movs	r2, #3
 8004ac4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0303 	and.w	r3, r3, #3
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bc80      	pop	{r7}
 8004aea:	4770      	bx	lr

08004aec <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004af6:	2300      	movs	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004b0a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8004b10:	431a      	orrs	r2, r3
                       Command->CPSM);
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8004b16:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004b26:	f023 030f 	bic.w	r3, r3, #15
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr

08004b3e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b083      	sub	sp, #12
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	b2db      	uxtb	r3, r3
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bc80      	pop	{r7}
 8004b54:	4770      	bx	lr

08004b56 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b085      	sub	sp, #20
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3314      	adds	r3, #20
 8004b64:	461a      	mov	r2, r3
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	4413      	add	r3, r2
 8004b6a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
}  
 8004b70:	4618      	mov	r0, r3
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bc80      	pop	{r7}
 8004b78:	4770      	bx	lr

08004b7a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b085      	sub	sp, #20
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
 8004b82:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004b84:	2300      	movs	r3, #0
 8004b86:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004ba0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8004ba6:	431a      	orrs	r2, r3
                       Data->DPSM);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8004bac:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0

}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3714      	adds	r7, #20
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr

08004bd0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004bde:	2310      	movs	r3, #16
 8004be0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004be2:	2340      	movs	r3, #64	; 0x40
 8004be4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004be6:	2300      	movs	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004bf0:	f107 0308 	add.w	r3, r7, #8
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7ff ff78 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8004bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c00:	2110      	movs	r1, #16
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f9d6 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004c08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004c0a:	69fb      	ldr	r3, [r7, #28]
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3720      	adds	r7, #32
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004c22:	2311      	movs	r3, #17
 8004c24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004c26:	2340      	movs	r3, #64	; 0x40
 8004c28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004c2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c32:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004c34:	f107 0308 	add.w	r3, r7, #8
 8004c38:	4619      	mov	r1, r3
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7ff ff56 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c44:	2111      	movs	r1, #17
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f9b4 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004c4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004c4e:	69fb      	ldr	r3, [r7, #28]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3720      	adds	r7, #32
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004c66:	2312      	movs	r3, #18
 8004c68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004c6a:	2340      	movs	r3, #64	; 0x40
 8004c6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004c72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c76:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004c78:	f107 0308 	add.w	r3, r7, #8
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7ff ff34 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c88:	2112      	movs	r1, #18
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f992 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004c90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004c92:	69fb      	ldr	r3, [r7, #28]
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3720      	adds	r7, #32
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b088      	sub	sp, #32
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004caa:	2318      	movs	r3, #24
 8004cac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004cae:	2340      	movs	r3, #64	; 0x40
 8004cb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004cb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004cbc:	f107 0308 	add.w	r3, r7, #8
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7ff ff12 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ccc:	2118      	movs	r1, #24
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f970 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004cd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004cd6:	69fb      	ldr	r3, [r7, #28]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3720      	adds	r7, #32
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b088      	sub	sp, #32
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004cee:	2319      	movs	r3, #25
 8004cf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004cf2:	2340      	movs	r3, #64	; 0x40
 8004cf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004d00:	f107 0308 	add.w	r3, r7, #8
 8004d04:	4619      	mov	r1, r3
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7ff fef0 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d10:	2119      	movs	r1, #25
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f94e 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004d18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004d1a:	69fb      	ldr	r3, [r7, #28]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3720      	adds	r7, #32
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004d30:	230c      	movs	r3, #12
 8004d32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004d34:	2340      	movs	r3, #64	; 0x40
 8004d36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004d42:	f107 0308 	add.w	r3, r7, #8
 8004d46:	4619      	mov	r1, r3
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f7ff fecf 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8004d4e:	4a05      	ldr	r2, [pc, #20]	; (8004d64 <SDMMC_CmdStopTransfer+0x40>)
 8004d50:	210c      	movs	r1, #12
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f92e 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004d58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004d5a:	69fb      	ldr	r3, [r7, #28]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3720      	adds	r7, #32
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	05f5e100 	.word	0x05f5e100

08004d68 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08a      	sub	sp, #40	; 0x28
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004d78:	2307      	movs	r3, #7
 8004d7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004d7c:	2340      	movs	r3, #64	; 0x40
 8004d7e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004d80:	2300      	movs	r3, #0
 8004d82:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d88:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004d8a:	f107 0310 	add.w	r3, r7, #16
 8004d8e:	4619      	mov	r1, r3
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f7ff feab 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8004d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d9a:	2107      	movs	r1, #7
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f909 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004da2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3728      	adds	r7, #40	; 0x28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b088      	sub	sp, #32
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8004db6:	2300      	movs	r3, #0
 8004db8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004dcc:	f107 0308 	add.w	r3, r7, #8
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7ff fe8a 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 fb21 	bl	8005420 <SDMMC_GetCmdError>
 8004dde:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004de0:	69fb      	ldr	r3, [r7, #28]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3720      	adds	r7, #32
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b088      	sub	sp, #32
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8004df2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8004df6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8004df8:	2308      	movs	r3, #8
 8004dfa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004dfc:	2340      	movs	r3, #64	; 0x40
 8004dfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e08:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e0a:	f107 0308 	add.w	r3, r7, #8
 8004e0e:	4619      	mov	r1, r3
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7ff fe6b 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 fab4 	bl	8005384 <SDMMC_GetCmdResp7>
 8004e1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004e1e:	69fb      	ldr	r3, [r7, #28]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3720      	adds	r7, #32
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b088      	sub	sp, #32
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004e36:	2337      	movs	r3, #55	; 0x37
 8004e38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004e3a:	2340      	movs	r3, #64	; 0x40
 8004e3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e48:	f107 0308 	add.w	r3, r7, #8
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7ff fe4c 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8004e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e58:	2137      	movs	r1, #55	; 0x37
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 f8aa 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004e60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004e62:	69fb      	ldr	r3, [r7, #28]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3720      	adds	r7, #32
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8004e82:	2329      	movs	r3, #41	; 0x29
 8004e84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004e86:	2340      	movs	r3, #64	; 0x40
 8004e88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e94:	f107 0308 	add.w	r3, r7, #8
 8004e98:	4619      	mov	r1, r3
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7ff fe26 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 f9bd 	bl	8005220 <SDMMC_GetCmdResp3>
 8004ea6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ea8:	69fb      	ldr	r3, [r7, #28]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3720      	adds	r7, #32
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b088      	sub	sp, #32
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8004ec2:	23c0      	movs	r3, #192	; 0xc0
 8004ec4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ece:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ed0:	f107 0308 	add.w	r3, r7, #8
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f7ff fe08 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f957 	bl	8005190 <SDMMC_GetCmdResp2>
 8004ee2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ee4:	69fb      	ldr	r3, [r7, #28]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b088      	sub	sp, #32
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
 8004ef6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004efc:	2309      	movs	r3, #9
 8004efe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8004f00:	23c0      	movs	r3, #192	; 0xc0
 8004f02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f04:	2300      	movs	r3, #0
 8004f06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f0c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f0e:	f107 0308 	add.w	r3, r7, #8
 8004f12:	4619      	mov	r1, r3
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f7ff fde9 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 f938 	bl	8005190 <SDMMC_GetCmdResp2>
 8004f20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f22:	69fb      	ldr	r3, [r7, #28]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3720      	adds	r7, #32
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b088      	sub	sp, #32
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f3e:	2340      	movs	r3, #64	; 0x40
 8004f40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f42:	2300      	movs	r3, #0
 8004f44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f4c:	f107 0308 	add.w	r3, r7, #8
 8004f50:	4619      	mov	r1, r3
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7ff fdca 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	2103      	movs	r1, #3
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 f99b 	bl	8005298 <SDMMC_GetCmdResp6>
 8004f62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f64:	69fb      	ldr	r3, [r7, #28]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3720      	adds	r7, #32
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b088      	sub	sp, #32
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
 8004f76:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004f7c:	230d      	movs	r3, #13
 8004f7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f80:	2340      	movs	r3, #64	; 0x40
 8004f82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f84:	2300      	movs	r3, #0
 8004f86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f8c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f8e:	f107 0308 	add.w	r3, r7, #8
 8004f92:	4619      	mov	r1, r3
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f7ff fda9 	bl	8004aec <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8004f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f9e:	210d      	movs	r1, #13
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 f807 	bl	8004fb4 <SDMMC_GetCmdResp1>
 8004fa6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004fa8:	69fb      	ldr	r3, [r7, #28]
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3720      	adds	r7, #32
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
	...

08004fb4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b088      	sub	sp, #32
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	460b      	mov	r3, r1
 8004fbe:	607a      	str	r2, [r7, #4]
 8004fc0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004fc2:	4b70      	ldr	r3, [pc, #448]	; (8005184 <SDMMC_GetCmdResp1+0x1d0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a70      	ldr	r2, [pc, #448]	; (8005188 <SDMMC_GetCmdResp1+0x1d4>)
 8004fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fcc:	0a5a      	lsrs	r2, r3, #9
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	fb02 f303 	mul.w	r3, r2, r3
 8004fd4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	1e5a      	subs	r2, r3, #1
 8004fda:	61fa      	str	r2, [r7, #28]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d102      	bne.n	8004fe6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004fe0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004fe4:	e0c9      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fea:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0ef      	beq.n	8004fd6 <SDMMC_GetCmdResp1+0x22>
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1ea      	bne.n	8004fd6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d004      	beq.n	8005016 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2204      	movs	r2, #4
 8005010:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005012:	2304      	movs	r3, #4
 8005014:	e0b1      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d004      	beq.n	800502c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2201      	movs	r2, #1
 8005026:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005028:	2301      	movs	r3, #1
 800502a:	e0a6      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	22c5      	movs	r2, #197	; 0xc5
 8005030:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f7ff fd83 	bl	8004b3e <SDIO_GetCommandResponse>
 8005038:	4603      	mov	r3, r0
 800503a:	461a      	mov	r2, r3
 800503c:	7afb      	ldrb	r3, [r7, #11]
 800503e:	4293      	cmp	r3, r2
 8005040:	d001      	beq.n	8005046 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005042:	2301      	movs	r3, #1
 8005044:	e099      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005046:	2100      	movs	r1, #0
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f7ff fd84 	bl	8004b56 <SDIO_GetResponse>
 800504e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4b4e      	ldr	r3, [pc, #312]	; (800518c <SDMMC_GetCmdResp1+0x1d8>)
 8005054:	4013      	ands	r3, r2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800505a:	2300      	movs	r3, #0
 800505c:	e08d      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	2b00      	cmp	r3, #0
 8005062:	da02      	bge.n	800506a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005064:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005068:	e087      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005074:	2340      	movs	r3, #64	; 0x40
 8005076:	e080      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005082:	2380      	movs	r3, #128	; 0x80
 8005084:	e079      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005090:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005094:	e071      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d002      	beq.n	80050a6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80050a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050a4:	e069      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80050b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050b4:	e061      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80050c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050c4:	e059      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d002      	beq.n	80050d6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80050d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050d4:	e051      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80050e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80050e4:	e049      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80050f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80050f4:	e041      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d002      	beq.n	8005106 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005100:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005104:	e039      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d002      	beq.n	8005116 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005110:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005114:	e031      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005120:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005124:	e029      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005130:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005134:	e021      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005140:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005144:	e019      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005150:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005154:	e011      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005160:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005164:	e009      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f003 0308 	and.w	r3, r3, #8
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005170:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005174:	e001      	b.n	800517a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005176:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800517a:	4618      	mov	r0, r3
 800517c:	3720      	adds	r7, #32
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20000060 	.word	0x20000060
 8005188:	10624dd3 	.word	0x10624dd3
 800518c:	fdffe008 	.word	0xfdffe008

08005190 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005198:	4b1f      	ldr	r3, [pc, #124]	; (8005218 <SDMMC_GetCmdResp2+0x88>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a1f      	ldr	r2, [pc, #124]	; (800521c <SDMMC_GetCmdResp2+0x8c>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	0a5b      	lsrs	r3, r3, #9
 80051a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051a8:	fb02 f303 	mul.w	r3, r2, r3
 80051ac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1e5a      	subs	r2, r3, #1
 80051b2:	60fa      	str	r2, [r7, #12]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d102      	bne.n	80051be <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80051b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80051bc:	e026      	b.n	800520c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051c2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d0ef      	beq.n	80051ae <SDMMC_GetCmdResp2+0x1e>
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1ea      	bne.n	80051ae <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d004      	beq.n	80051ee <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2204      	movs	r2, #4
 80051e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80051ea:	2304      	movs	r3, #4
 80051ec:	e00e      	b.n	800520c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d004      	beq.n	8005204 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005200:	2301      	movs	r3, #1
 8005202:	e003      	b.n	800520c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	22c5      	movs	r2, #197	; 0xc5
 8005208:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	bc80      	pop	{r7}
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	20000060 	.word	0x20000060
 800521c:	10624dd3 	.word	0x10624dd3

08005220 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005228:	4b19      	ldr	r3, [pc, #100]	; (8005290 <SDMMC_GetCmdResp3+0x70>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a19      	ldr	r2, [pc, #100]	; (8005294 <SDMMC_GetCmdResp3+0x74>)
 800522e:	fba2 2303 	umull	r2, r3, r2, r3
 8005232:	0a5b      	lsrs	r3, r3, #9
 8005234:	f241 3288 	movw	r2, #5000	; 0x1388
 8005238:	fb02 f303 	mul.w	r3, r2, r3
 800523c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	1e5a      	subs	r2, r3, #1
 8005242:	60fa      	str	r2, [r7, #12]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d102      	bne.n	800524e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005248:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800524c:	e01b      	b.n	8005286 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005252:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800525a:	2b00      	cmp	r3, #0
 800525c:	d0ef      	beq.n	800523e <SDMMC_GetCmdResp3+0x1e>
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1ea      	bne.n	800523e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b00      	cmp	r3, #0
 8005272:	d004      	beq.n	800527e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2204      	movs	r2, #4
 8005278:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800527a:	2304      	movs	r3, #4
 800527c:	e003      	b.n	8005286 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	22c5      	movs	r2, #197	; 0xc5
 8005282:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr
 8005290:	20000060 	.word	0x20000060
 8005294:	10624dd3 	.word	0x10624dd3

08005298 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	460b      	mov	r3, r1
 80052a2:	607a      	str	r2, [r7, #4]
 80052a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80052a6:	4b35      	ldr	r3, [pc, #212]	; (800537c <SDMMC_GetCmdResp6+0xe4>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a35      	ldr	r2, [pc, #212]	; (8005380 <SDMMC_GetCmdResp6+0xe8>)
 80052ac:	fba2 2303 	umull	r2, r3, r2, r3
 80052b0:	0a5b      	lsrs	r3, r3, #9
 80052b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80052b6:	fb02 f303 	mul.w	r3, r2, r3
 80052ba:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	1e5a      	subs	r2, r3, #1
 80052c0:	61fa      	str	r2, [r7, #28]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d102      	bne.n	80052cc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80052c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80052ca:	e052      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d0ef      	beq.n	80052bc <SDMMC_GetCmdResp6+0x24>
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1ea      	bne.n	80052bc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ea:	f003 0304 	and.w	r3, r3, #4
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d004      	beq.n	80052fc <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2204      	movs	r2, #4
 80052f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80052f8:	2304      	movs	r3, #4
 80052fa:	e03a      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d004      	beq.n	8005312 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2201      	movs	r2, #1
 800530c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800530e:	2301      	movs	r3, #1
 8005310:	e02f      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f7ff fc13 	bl	8004b3e <SDIO_GetCommandResponse>
 8005318:	4603      	mov	r3, r0
 800531a:	461a      	mov	r2, r3
 800531c:	7afb      	ldrb	r3, [r7, #11]
 800531e:	4293      	cmp	r3, r2
 8005320:	d001      	beq.n	8005326 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005322:	2301      	movs	r3, #1
 8005324:	e025      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	22c5      	movs	r2, #197	; 0xc5
 800532a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800532c:	2100      	movs	r1, #0
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f7ff fc11 	bl	8004b56 <SDIO_GetResponse>
 8005334:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d106      	bne.n	800534e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	0c1b      	lsrs	r3, r3, #16
 8005344:	b29a      	uxth	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800534a:	2300      	movs	r3, #0
 800534c:	e011      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005358:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800535c:	e009      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d002      	beq.n	800536e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800536c:	e001      	b.n	8005372 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800536e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005372:	4618      	mov	r0, r3
 8005374:	3720      	adds	r7, #32
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	20000060 	.word	0x20000060
 8005380:	10624dd3 	.word	0x10624dd3

08005384 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800538c:	4b22      	ldr	r3, [pc, #136]	; (8005418 <SDMMC_GetCmdResp7+0x94>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a22      	ldr	r2, [pc, #136]	; (800541c <SDMMC_GetCmdResp7+0x98>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	0a5b      	lsrs	r3, r3, #9
 8005398:	f241 3288 	movw	r2, #5000	; 0x1388
 800539c:	fb02 f303 	mul.w	r3, r2, r3
 80053a0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	1e5a      	subs	r2, r3, #1
 80053a6:	60fa      	str	r2, [r7, #12]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d102      	bne.n	80053b2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80053ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80053b0:	e02c      	b.n	800540c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0ef      	beq.n	80053a2 <SDMMC_GetCmdResp7+0x1e>
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1ea      	bne.n	80053a2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d004      	beq.n	80053e2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2204      	movs	r2, #4
 80053dc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80053de:	2304      	movs	r3, #4
 80053e0:	e014      	b.n	800540c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d004      	beq.n	80053f8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2201      	movs	r2, #1
 80053f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e009      	b.n	800540c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2240      	movs	r2, #64	; 0x40
 8005408:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800540a:	2300      	movs	r3, #0
  
}
 800540c:	4618      	mov	r0, r3
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	bc80      	pop	{r7}
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	20000060 	.word	0x20000060
 800541c:	10624dd3 	.word	0x10624dd3

08005420 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005428:	4b10      	ldr	r3, [pc, #64]	; (800546c <SDMMC_GetCmdError+0x4c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a10      	ldr	r2, [pc, #64]	; (8005470 <SDMMC_GetCmdError+0x50>)
 800542e:	fba2 2303 	umull	r2, r3, r2, r3
 8005432:	0a5b      	lsrs	r3, r3, #9
 8005434:	f241 3288 	movw	r2, #5000	; 0x1388
 8005438:	fb02 f303 	mul.w	r3, r2, r3
 800543c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	1e5a      	subs	r2, r3, #1
 8005442:	60fa      	str	r2, [r7, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d102      	bne.n	800544e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005448:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800544c:	e009      	b.n	8005462 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0f1      	beq.n	800543e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	22c5      	movs	r2, #197	; 0xc5
 800545e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr
 800546c:	20000060 	.word	0x20000060
 8005470:	10624dd3 	.word	0x10624dd3

08005474 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005478:	4904      	ldr	r1, [pc, #16]	; (800548c <MX_FATFS_Init+0x18>)
 800547a:	4805      	ldr	r0, [pc, #20]	; (8005490 <MX_FATFS_Init+0x1c>)
 800547c:	f002 fc90 	bl	8007da0 <FATFS_LinkDriver>
 8005480:	4603      	mov	r3, r0
 8005482:	461a      	mov	r2, r3
 8005484:	4b03      	ldr	r3, [pc, #12]	; (8005494 <MX_FATFS_Init+0x20>)
 8005486:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005488:	bf00      	nop
 800548a:	bd80      	pop	{r7, pc}
 800548c:	20004408 	.word	0x20004408
 8005490:	080081e0 	.word	0x080081e0
 8005494:	20004404 	.word	0x20004404

08005498 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800549c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800549e:	4618      	mov	r0, r3
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bc80      	pop	{r7}
 80054a4:	4770      	bx	lr
	...

080054a8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80054ae:	2300      	movs	r3, #0
 80054b0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80054b2:	f000 f86b 	bl	800558c <BSP_SD_IsDetected>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d001      	beq.n	80054c0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e005      	b.n	80054cc <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80054c0:	4804      	ldr	r0, [pc, #16]	; (80054d4 <BSP_SD_Init+0x2c>)
 80054c2:	f7fd fef9 	bl	80032b8 <HAL_SD_Init>
 80054c6:	4603      	mov	r3, r0
 80054c8:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80054ca:	79fb      	ldrb	r3, [r7, #7]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	200000f4 	.word	0x200000f4

080054d8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af02      	add	r7, sp, #8
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
 80054e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80054e6:	2300      	movs	r3, #0
 80054e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	68f9      	ldr	r1, [r7, #12]
 80054f4:	4806      	ldr	r0, [pc, #24]	; (8005510 <BSP_SD_ReadBlocks+0x38>)
 80054f6:	f7fd ff8f 	bl	8003418 <HAL_SD_ReadBlocks>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005504:	7dfb      	ldrb	r3, [r7, #23]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3718      	adds	r7, #24
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	200000f4 	.word	0x200000f4

08005514 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b088      	sub	sp, #32
 8005518:	af02      	add	r7, sp, #8
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005522:	2300      	movs	r3, #0
 8005524:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	68f9      	ldr	r1, [r7, #12]
 8005530:	4806      	ldr	r0, [pc, #24]	; (800554c <BSP_SD_WriteBlocks+0x38>)
 8005532:	f7fe f94f 	bl	80037d4 <HAL_SD_WriteBlocks>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005540:	7dfb      	ldrb	r3, [r7, #23]
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	200000f4 	.word	0x200000f4

08005550 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005554:	4805      	ldr	r0, [pc, #20]	; (800556c <BSP_SD_GetCardState+0x1c>)
 8005556:	f7fe fc92 	bl	8003e7e <HAL_SD_GetCardState>
 800555a:	4603      	mov	r3, r0
 800555c:	2b04      	cmp	r3, #4
 800555e:	bf14      	ite	ne
 8005560:	2301      	movne	r3, #1
 8005562:	2300      	moveq	r3, #0
 8005564:	b2db      	uxtb	r3, r3
}
 8005566:	4618      	mov	r0, r3
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	200000f4 	.word	0x200000f4

08005570 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005578:	6879      	ldr	r1, [r7, #4]
 800557a:	4803      	ldr	r0, [pc, #12]	; (8005588 <BSP_SD_GetCardInfo+0x18>)
 800557c:	f7fe fc54 	bl	8003e28 <HAL_SD_GetCardInfo>
}
 8005580:	bf00      	nop
 8005582:	3708      	adds	r7, #8
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	200000f4 	.word	0x200000f4

0800558c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005592:	2301      	movs	r3, #1
 8005594:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8005596:	f000 f80b 	bl	80055b0 <BSP_PlatformIsDetected>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d101      	bne.n	80055a4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80055a0:	2300      	movs	r3, #0
 80055a2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80055a4:	79fb      	ldrb	r3, [r7, #7]
 80055a6:	b2db      	uxtb	r3, r3
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3708      	adds	r7, #8
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80055b6:	2301      	movs	r3, #1
 80055b8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80055ba:	2180      	movs	r1, #128	; 0x80
 80055bc:	4806      	ldr	r0, [pc, #24]	; (80055d8 <BSP_PlatformIsDetected+0x28>)
 80055be:	f7fc fe77 	bl	80022b0 <HAL_GPIO_ReadPin>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d001      	beq.n	80055cc <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80055c8:	2300      	movs	r3, #0
 80055ca:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80055cc:	79fb      	ldrb	r3, [r7, #7]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	40011000 	.word	0x40011000

080055dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	4a08      	ldr	r2, [pc, #32]	; (800560c <disk_status+0x30>)
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	79fa      	ldrb	r2, [r7, #7]
 80055f4:	4905      	ldr	r1, [pc, #20]	; (800560c <disk_status+0x30>)
 80055f6:	440a      	add	r2, r1
 80055f8:	7a12      	ldrb	r2, [r2, #8]
 80055fa:	4610      	mov	r0, r2
 80055fc:	4798      	blx	r3
 80055fe:	4603      	mov	r3, r0
 8005600:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005602:	7bfb      	ldrb	r3, [r7, #15]
}
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	2000442c 	.word	0x2000442c

08005610 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	4603      	mov	r3, r0
 8005618:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800561e:	79fb      	ldrb	r3, [r7, #7]
 8005620:	4a0d      	ldr	r2, [pc, #52]	; (8005658 <disk_initialize+0x48>)
 8005622:	5cd3      	ldrb	r3, [r2, r3]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d111      	bne.n	800564c <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8005628:	79fb      	ldrb	r3, [r7, #7]
 800562a:	4a0b      	ldr	r2, [pc, #44]	; (8005658 <disk_initialize+0x48>)
 800562c:	2101      	movs	r1, #1
 800562e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005630:	79fb      	ldrb	r3, [r7, #7]
 8005632:	4a09      	ldr	r2, [pc, #36]	; (8005658 <disk_initialize+0x48>)
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	4413      	add	r3, r2
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	79fa      	ldrb	r2, [r7, #7]
 800563e:	4906      	ldr	r1, [pc, #24]	; (8005658 <disk_initialize+0x48>)
 8005640:	440a      	add	r2, r1
 8005642:	7a12      	ldrb	r2, [r2, #8]
 8005644:	4610      	mov	r0, r2
 8005646:	4798      	blx	r3
 8005648:	4603      	mov	r3, r0
 800564a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800564c:	7bfb      	ldrb	r3, [r7, #15]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	2000442c 	.word	0x2000442c

0800565c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800565c:	b590      	push	{r4, r7, lr}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	607a      	str	r2, [r7, #4]
 8005666:	603b      	str	r3, [r7, #0]
 8005668:	4603      	mov	r3, r0
 800566a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	4a0a      	ldr	r2, [pc, #40]	; (8005698 <disk_read+0x3c>)
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4413      	add	r3, r2
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	689c      	ldr	r4, [r3, #8]
 8005678:	7bfb      	ldrb	r3, [r7, #15]
 800567a:	4a07      	ldr	r2, [pc, #28]	; (8005698 <disk_read+0x3c>)
 800567c:	4413      	add	r3, r2
 800567e:	7a18      	ldrb	r0, [r3, #8]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	68b9      	ldr	r1, [r7, #8]
 8005686:	47a0      	blx	r4
 8005688:	4603      	mov	r3, r0
 800568a:	75fb      	strb	r3, [r7, #23]
  return res;
 800568c:	7dfb      	ldrb	r3, [r7, #23]
}
 800568e:	4618      	mov	r0, r3
 8005690:	371c      	adds	r7, #28
 8005692:	46bd      	mov	sp, r7
 8005694:	bd90      	pop	{r4, r7, pc}
 8005696:	bf00      	nop
 8005698:	2000442c 	.word	0x2000442c

0800569c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800569c:	b590      	push	{r4, r7, lr}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60b9      	str	r1, [r7, #8]
 80056a4:	607a      	str	r2, [r7, #4]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	4603      	mov	r3, r0
 80056aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
 80056ae:	4a0a      	ldr	r2, [pc, #40]	; (80056d8 <disk_write+0x3c>)
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	68dc      	ldr	r4, [r3, #12]
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	4a07      	ldr	r2, [pc, #28]	; (80056d8 <disk_write+0x3c>)
 80056bc:	4413      	add	r3, r2
 80056be:	7a18      	ldrb	r0, [r3, #8]
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	68b9      	ldr	r1, [r7, #8]
 80056c6:	47a0      	blx	r4
 80056c8:	4603      	mov	r3, r0
 80056ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80056cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	371c      	adds	r7, #28
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd90      	pop	{r4, r7, pc}
 80056d6:	bf00      	nop
 80056d8:	2000442c 	.word	0x2000442c

080056dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	4603      	mov	r3, r0
 80056e4:	603a      	str	r2, [r7, #0]
 80056e6:	71fb      	strb	r3, [r7, #7]
 80056e8:	460b      	mov	r3, r1
 80056ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80056ec:	79fb      	ldrb	r3, [r7, #7]
 80056ee:	4a09      	ldr	r2, [pc, #36]	; (8005714 <disk_ioctl+0x38>)
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4413      	add	r3, r2
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	79fa      	ldrb	r2, [r7, #7]
 80056fa:	4906      	ldr	r1, [pc, #24]	; (8005714 <disk_ioctl+0x38>)
 80056fc:	440a      	add	r2, r1
 80056fe:	7a10      	ldrb	r0, [r2, #8]
 8005700:	79b9      	ldrb	r1, [r7, #6]
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	4798      	blx	r3
 8005706:	4603      	mov	r3, r0
 8005708:	73fb      	strb	r3, [r7, #15]
  return res;
 800570a:	7bfb      	ldrb	r3, [r7, #15]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	2000442c 	.word	0x2000442c

08005718 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800572c:	e007      	b.n	800573e <mem_cpy+0x26>
		*d++ = *s++;
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	1c53      	adds	r3, r2, #1
 8005732:	613b      	str	r3, [r7, #16]
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	1c59      	adds	r1, r3, #1
 8005738:	6179      	str	r1, [r7, #20]
 800573a:	7812      	ldrb	r2, [r2, #0]
 800573c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	1e5a      	subs	r2, r3, #1
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1f2      	bne.n	800572e <mem_cpy+0x16>
}
 8005748:	bf00      	nop
 800574a:	bf00      	nop
 800574c:	371c      	adds	r7, #28
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr

08005754 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005764:	e005      	b.n	8005772 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	1c5a      	adds	r2, r3, #1
 800576a:	617a      	str	r2, [r7, #20]
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	b2d2      	uxtb	r2, r2
 8005770:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	1e5a      	subs	r2, r3, #1
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1f4      	bne.n	8005766 <mem_set+0x12>
}
 800577c:	bf00      	nop
 800577e:	bf00      	nop
 8005780:	371c      	adds	r7, #28
 8005782:	46bd      	mov	sp, r7
 8005784:	bc80      	pop	{r7}
 8005786:	4770      	bx	lr

08005788 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005788:	b480      	push	{r7}
 800578a:	b089      	sub	sp, #36	; 0x24
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	61fb      	str	r3, [r7, #28]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80057a0:	bf00      	nop
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	1e5a      	subs	r2, r3, #1
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00d      	beq.n	80057c8 <mem_cmp+0x40>
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	61fa      	str	r2, [r7, #28]
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	4619      	mov	r1, r3
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	61ba      	str	r2, [r7, #24]
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	1acb      	subs	r3, r1, r3
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0ec      	beq.n	80057a2 <mem_cmp+0x1a>
	return r;
 80057c8:	697b      	ldr	r3, [r7, #20]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3724      	adds	r7, #36	; 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bc80      	pop	{r7}
 80057d2:	4770      	bx	lr

080057d4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80057de:	e002      	b.n	80057e6 <chk_chr+0x12>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	3301      	adds	r3, #1
 80057e4:	607b      	str	r3, [r7, #4]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d005      	beq.n	80057fa <chk_chr+0x26>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	461a      	mov	r2, r3
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d1f2      	bne.n	80057e0 <chk_chr+0xc>
	return *str;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	781b      	ldrb	r3, [r3, #0]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr

08005808 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005812:	2300      	movs	r3, #0
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	60fb      	str	r3, [r7, #12]
 800581a:	e038      	b.n	800588e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800581c:	492f      	ldr	r1, [pc, #188]	; (80058dc <chk_lock+0xd4>)
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	4613      	mov	r3, r2
 8005822:	005b      	lsls	r3, r3, #1
 8005824:	4413      	add	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	440b      	add	r3, r1
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d029      	beq.n	8005884 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005830:	492a      	ldr	r1, [pc, #168]	; (80058dc <chk_lock+0xd4>)
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	4613      	mov	r3, r2
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	4413      	add	r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	440b      	add	r3, r1
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005846:	429a      	cmp	r2, r3
 8005848:	d11e      	bne.n	8005888 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800584a:	4924      	ldr	r1, [pc, #144]	; (80058dc <chk_lock+0xd4>)
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	4613      	mov	r3, r2
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	4413      	add	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	440b      	add	r3, r1
 8005858:	3304      	adds	r3, #4
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005862:	429a      	cmp	r2, r3
 8005864:	d110      	bne.n	8005888 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005866:	491d      	ldr	r1, [pc, #116]	; (80058dc <chk_lock+0xd4>)
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4613      	mov	r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	440b      	add	r3, r1
 8005874:	3308      	adds	r3, #8
 8005876:	881a      	ldrh	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800587e:	429a      	cmp	r2, r3
 8005880:	d102      	bne.n	8005888 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005882:	e007      	b.n	8005894 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8005884:	2301      	movs	r3, #1
 8005886:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	3301      	adds	r3, #1
 800588c:	60fb      	str	r3, [r7, #12]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d9c3      	bls.n	800581c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b02      	cmp	r3, #2
 8005898:	d109      	bne.n	80058ae <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d102      	bne.n	80058a6 <chk_lock+0x9e>
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d101      	bne.n	80058aa <chk_lock+0xa2>
 80058a6:	2300      	movs	r3, #0
 80058a8:	e013      	b.n	80058d2 <chk_lock+0xca>
 80058aa:	2312      	movs	r3, #18
 80058ac:	e011      	b.n	80058d2 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10b      	bne.n	80058cc <chk_lock+0xc4>
 80058b4:	4909      	ldr	r1, [pc, #36]	; (80058dc <chk_lock+0xd4>)
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4613      	mov	r3, r2
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	440b      	add	r3, r1
 80058c2:	330a      	adds	r3, #10
 80058c4:	881b      	ldrh	r3, [r3, #0]
 80058c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ca:	d101      	bne.n	80058d0 <chk_lock+0xc8>
 80058cc:	2310      	movs	r3, #16
 80058ce:	e000      	b.n	80058d2 <chk_lock+0xca>
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr
 80058dc:	20004414 	.word	0x20004414

080058e0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058e6:	2300      	movs	r3, #0
 80058e8:	607b      	str	r3, [r7, #4]
 80058ea:	e002      	b.n	80058f2 <enq_lock+0x12>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3301      	adds	r3, #1
 80058f0:	607b      	str	r3, [r7, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d809      	bhi.n	800590c <enq_lock+0x2c>
 80058f8:	490a      	ldr	r1, [pc, #40]	; (8005924 <enq_lock+0x44>)
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	4413      	add	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	440b      	add	r3, r1
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1ef      	bne.n	80058ec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b02      	cmp	r3, #2
 8005910:	bf14      	ite	ne
 8005912:	2301      	movne	r3, #1
 8005914:	2300      	moveq	r3, #0
 8005916:	b2db      	uxtb	r3, r3
}
 8005918:	4618      	mov	r0, r3
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	bc80      	pop	{r7}
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	20004414 	.word	0x20004414

08005928 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]
 8005936:	e02b      	b.n	8005990 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8005938:	4955      	ldr	r1, [pc, #340]	; (8005a90 <inc_lock+0x168>)
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	4613      	mov	r3, r2
 800593e:	005b      	lsls	r3, r3, #1
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	440b      	add	r3, r1
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800594e:	429a      	cmp	r2, r3
 8005950:	d11b      	bne.n	800598a <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8005952:	494f      	ldr	r1, [pc, #316]	; (8005a90 <inc_lock+0x168>)
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4613      	mov	r3, r2
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	3304      	adds	r3, #4
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800596a:	429a      	cmp	r2, r3
 800596c:	d10d      	bne.n	800598a <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800596e:	4948      	ldr	r1, [pc, #288]	; (8005a90 <inc_lock+0x168>)
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	4613      	mov	r3, r2
 8005974:	005b      	lsls	r3, r3, #1
 8005976:	4413      	add	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	3308      	adds	r3, #8
 800597e:	881a      	ldrh	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8005986:	429a      	cmp	r2, r3
 8005988:	d006      	beq.n	8005998 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	3301      	adds	r3, #1
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d9d0      	bls.n	8005938 <inc_lock+0x10>
 8005996:	e000      	b.n	800599a <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8005998:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b02      	cmp	r3, #2
 800599e:	d145      	bne.n	8005a2c <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80059a0:	2300      	movs	r3, #0
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	e002      	b.n	80059ac <inc_lock+0x84>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	3301      	adds	r3, #1
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d809      	bhi.n	80059c6 <inc_lock+0x9e>
 80059b2:	4937      	ldr	r1, [pc, #220]	; (8005a90 <inc_lock+0x168>)
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4613      	mov	r3, r2
 80059b8:	005b      	lsls	r3, r3, #1
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1ef      	bne.n	80059a6 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d101      	bne.n	80059d0 <inc_lock+0xa8>
 80059cc:	2300      	movs	r3, #0
 80059ce:	e05a      	b.n	8005a86 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80059d6:	482e      	ldr	r0, [pc, #184]	; (8005a90 <inc_lock+0x168>)
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	4613      	mov	r3, r2
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	4413      	add	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4403      	add	r3, r0
 80059e4:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80059ec:	4828      	ldr	r0, [pc, #160]	; (8005a90 <inc_lock+0x168>)
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	4613      	mov	r3, r2
 80059f2:	005b      	lsls	r3, r3, #1
 80059f4:	4413      	add	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	4403      	add	r3, r0
 80059fa:	3304      	adds	r3, #4
 80059fc:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8005a04:	4922      	ldr	r1, [pc, #136]	; (8005a90 <inc_lock+0x168>)
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	005b      	lsls	r3, r3, #1
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	3308      	adds	r3, #8
 8005a14:	4602      	mov	r2, r0
 8005a16:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005a18:	491d      	ldr	r1, [pc, #116]	; (8005a90 <inc_lock+0x168>)
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	4413      	add	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	440b      	add	r3, r1
 8005a26:	330a      	adds	r3, #10
 8005a28:	2200      	movs	r2, #0
 8005a2a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <inc_lock+0x124>
 8005a32:	4917      	ldr	r1, [pc, #92]	; (8005a90 <inc_lock+0x168>)
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	4613      	mov	r3, r2
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	4413      	add	r3, r2
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	440b      	add	r3, r1
 8005a40:	330a      	adds	r3, #10
 8005a42:	881b      	ldrh	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <inc_lock+0x124>
 8005a48:	2300      	movs	r3, #0
 8005a4a:	e01c      	b.n	8005a86 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10b      	bne.n	8005a6a <inc_lock+0x142>
 8005a52:	490f      	ldr	r1, [pc, #60]	; (8005a90 <inc_lock+0x168>)
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4613      	mov	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	4413      	add	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	440b      	add	r3, r1
 8005a60:	330a      	adds	r3, #10
 8005a62:	881b      	ldrh	r3, [r3, #0]
 8005a64:	3301      	adds	r3, #1
 8005a66:	b299      	uxth	r1, r3
 8005a68:	e001      	b.n	8005a6e <inc_lock+0x146>
 8005a6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a6e:	4808      	ldr	r0, [pc, #32]	; (8005a90 <inc_lock+0x168>)
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	4613      	mov	r3, r2
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	4413      	add	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4403      	add	r3, r0
 8005a7c:	330a      	adds	r3, #10
 8005a7e:	460a      	mov	r2, r1
 8005a80:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3301      	adds	r3, #1
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr
 8005a90:	20004414 	.word	0x20004414

08005a94 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	607b      	str	r3, [r7, #4]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d82e      	bhi.n	8005b06 <dec_lock+0x72>
		n = Files[i].ctr;
 8005aa8:	491b      	ldr	r1, [pc, #108]	; (8005b18 <dec_lock+0x84>)
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	4613      	mov	r3, r2
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	330a      	adds	r3, #10
 8005ab8:	881b      	ldrh	r3, [r3, #0]
 8005aba:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005abc:	89fb      	ldrh	r3, [r7, #14]
 8005abe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ac2:	d101      	bne.n	8005ac8 <dec_lock+0x34>
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8005ac8:	89fb      	ldrh	r3, [r7, #14]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <dec_lock+0x40>
 8005ace:	89fb      	ldrh	r3, [r7, #14]
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005ad4:	4910      	ldr	r1, [pc, #64]	; (8005b18 <dec_lock+0x84>)
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	005b      	lsls	r3, r3, #1
 8005adc:	4413      	add	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	440b      	add	r3, r1
 8005ae2:	330a      	adds	r3, #10
 8005ae4:	89fa      	ldrh	r2, [r7, #14]
 8005ae6:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005ae8:	89fb      	ldrh	r3, [r7, #14]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d108      	bne.n	8005b00 <dec_lock+0x6c>
 8005aee:	490a      	ldr	r1, [pc, #40]	; (8005b18 <dec_lock+0x84>)
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4613      	mov	r3, r2
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	440b      	add	r3, r1
 8005afc:	2200      	movs	r2, #0
 8005afe:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	737b      	strb	r3, [r7, #13]
 8005b04:	e001      	b.n	8005b0a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005b06:	2302      	movs	r3, #2
 8005b08:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005b0a:	7b7b      	ldrb	r3, [r7, #13]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3714      	adds	r7, #20
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bc80      	pop	{r7}
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	20004414 	.word	0x20004414

08005b1c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	e016      	b.n	8005b58 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005b2a:	4910      	ldr	r1, [pc, #64]	; (8005b6c <clear_lock+0x50>)
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	005b      	lsls	r3, r3, #1
 8005b32:	4413      	add	r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	440b      	add	r3, r1
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d108      	bne.n	8005b52 <clear_lock+0x36>
 8005b40:	490a      	ldr	r1, [pc, #40]	; (8005b6c <clear_lock+0x50>)
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	4613      	mov	r3, r2
 8005b46:	005b      	lsls	r3, r3, #1
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3301      	adds	r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d9e5      	bls.n	8005b2a <clear_lock+0xe>
	}
}
 8005b5e:	bf00      	nop
 8005b60:	bf00      	nop
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bc80      	pop	{r7}
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	20004414 	.word	0x20004414

08005b70 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d038      	beq.n	8005bf8 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8005b8c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005b94:	6879      	ldr	r1, [r7, #4]
 8005b96:	2301      	movs	r3, #1
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	f7ff fd7f 	bl	800569c <disk_write>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <sync_window+0x3a>
			res = FR_DISK_ERR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
 8005ba8:	e026      	b.n	8005bf8 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	1ad2      	subs	r2, r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d218      	bcs.n	8005bf8 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005bcc:	613b      	str	r3, [r7, #16]
 8005bce:	e010      	b.n	8005bf2 <sync_window+0x82>
					wsect += fs->fsize;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005bd6:	697a      	ldr	r2, [r7, #20]
 8005bd8:	4413      	add	r3, r2
 8005bda:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	2301      	movs	r3, #1
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	f7ff fd58 	bl	800569c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d8eb      	bhi.n	8005bd0 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8005bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3718      	adds	r7, #24
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b084      	sub	sp, #16
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
 8005c0a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8005c16:	683a      	ldr	r2, [r7, #0]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d01b      	beq.n	8005c54 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff ffa7 	bl	8005b70 <sync_window>
 8005c22:	4603      	mov	r3, r0
 8005c24:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005c26:	7bfb      	ldrb	r3, [r7, #15]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d113      	bne.n	8005c54 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005c32:	6879      	ldr	r1, [r7, #4]
 8005c34:	2301      	movs	r3, #1
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	f7ff fd10 	bl	800565c <disk_read>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d004      	beq.n	8005c4c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005c42:	f04f 33ff 	mov.w	r3, #4294967295
 8005c46:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8005c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7ff ff82 	bl	8005b70 <sync_window>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005c70:	7bfb      	ldrb	r3, [r7, #15]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f040 809b 	bne.w	8005dae <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005c7e:	2b03      	cmp	r3, #3
 8005c80:	f040 8088 	bne.w	8005d94 <sync_fs+0x136>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	f040 8082 	bne.w	8005d94 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c96:	2100      	movs	r1, #0
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7ff fd5b 	bl	8005754 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2255      	movs	r2, #85	; 0x55
 8005ca2:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	22aa      	movs	r2, #170	; 0xaa
 8005caa:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2252      	movs	r2, #82	; 0x52
 8005cb2:	701a      	strb	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2252      	movs	r2, #82	; 0x52
 8005cb8:	705a      	strb	r2, [r3, #1]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2261      	movs	r2, #97	; 0x61
 8005cbe:	709a      	strb	r2, [r3, #2]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2241      	movs	r2, #65	; 0x41
 8005cc4:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2272      	movs	r2, #114	; 0x72
 8005cca:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2272      	movs	r2, #114	; 0x72
 8005cd2:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2241      	movs	r2, #65	; 0x41
 8005cda:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2261      	movs	r2, #97	; 0x61
 8005ce2:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	0a1b      	lsrs	r3, r3, #8
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005d0e:	0c1b      	lsrs	r3, r3, #16
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005d1e:	0e1b      	lsrs	r3, r3, #24
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	0a1b      	lsrs	r3, r3, #8
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	b2da      	uxtb	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d50:	0c1b      	lsrs	r3, r3, #16
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d60:	0e1b      	lsrs	r3, r3, #24
 8005d62:	b2da      	uxtb	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005d7e:	6879      	ldr	r1, [r7, #4]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8005d86:	2301      	movs	r3, #1
 8005d88:	f7ff fc88 	bl	800569c <disk_write>
			fs->fsi_flag = 0;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff fc9c 	bl	80056dc <disk_ioctl>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d001      	beq.n	8005dae <sync_fs+0x150>
			res = FR_DISK_ERR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	3b02      	subs	r3, #2
 8005dc6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005dce:	3b02      	subs	r3, #2
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d301      	bcc.n	8005dda <clust2sect+0x22>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e00a      	b.n	8005df0 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005de0:	461a      	mov	r2, r3
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	fb03 f202 	mul.w	r2, r3, r2
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8005dee:	4413      	add	r3, r2
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bc80      	pop	{r7}
 8005df8:	4770      	bx	lr

08005dfa <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b086      	sub	sp, #24
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
 8005e02:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d905      	bls.n	8005e16 <get_fat+0x1c>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005e10:	683a      	ldr	r2, [r7, #0]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d302      	bcc.n	8005e1c <get_fat+0x22>
		val = 1;	/* Internal error */
 8005e16:	2301      	movs	r3, #1
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	e0a3      	b.n	8005f64 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e20:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d068      	beq.n	8005efe <get_fat+0x104>
 8005e2c:	2b03      	cmp	r3, #3
 8005e2e:	f300 808f 	bgt.w	8005f50 <get_fat+0x156>
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d002      	beq.n	8005e3c <get_fat+0x42>
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d040      	beq.n	8005ebc <get_fat+0xc2>
 8005e3a:	e089      	b.n	8005f50 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	60fb      	str	r3, [r7, #12]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	085b      	lsrs	r3, r3, #1
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	4413      	add	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	0a5b      	lsrs	r3, r3, #9
 8005e54:	4413      	add	r3, r2
 8005e56:	4619      	mov	r1, r3
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7ff fed2 	bl	8005c02 <move_window>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d178      	bne.n	8005f56 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	60fa      	str	r2, [r7, #12]
 8005e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	5cd3      	ldrb	r3, [r2, r3]
 8005e72:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	0a5b      	lsrs	r3, r3, #9
 8005e7e:	4413      	add	r3, r2
 8005e80:	4619      	mov	r1, r3
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7ff febd 	bl	8005c02 <move_window>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d165      	bne.n	8005f5a <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	5cd3      	ldrb	r3, [r2, r3]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <get_fat+0xb8>
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	091b      	lsrs	r3, r3, #4
 8005eb0:	e002      	b.n	8005eb8 <get_fat+0xbe>
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eb8:	617b      	str	r3, [r7, #20]
			break;
 8005eba:	e053      	b.n	8005f64 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	0a1b      	lsrs	r3, r3, #8
 8005ec6:	4413      	add	r3, r2
 8005ec8:	4619      	mov	r1, r3
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7ff fe99 	bl	8005c02 <move_window>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d143      	bne.n	8005f5e <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	021b      	lsls	r3, r3, #8
 8005eec:	b21a      	sxth	r2, r3
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	b21b      	sxth	r3, r3
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	b21b      	sxth	r3, r3
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	617b      	str	r3, [r7, #20]
			break;
 8005efc:	e032      	b.n	8005f64 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	09db      	lsrs	r3, r3, #7
 8005f08:	4413      	add	r3, r2
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f7ff fe78 	bl	8005c02 <move_window>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d124      	bne.n	8005f62 <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	4413      	add	r3, r2
 8005f24:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	3303      	adds	r3, #3
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	061a      	lsls	r2, r3, #24
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	3302      	adds	r3, #2
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	041b      	lsls	r3, r3, #16
 8005f36:	4313      	orrs	r3, r2
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	3201      	adds	r2, #1
 8005f3c:	7812      	ldrb	r2, [r2, #0]
 8005f3e:	0212      	lsls	r2, r2, #8
 8005f40:	4313      	orrs	r3, r2
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	7812      	ldrb	r2, [r2, #0]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f4c:	617b      	str	r3, [r7, #20]
			break;
 8005f4e:	e009      	b.n	8005f64 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8005f50:	2301      	movs	r3, #1
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	e006      	b.n	8005f64 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f56:	bf00      	nop
 8005f58:	e004      	b.n	8005f64 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f5a:	bf00      	nop
 8005f5c:	e002      	b.n	8005f64 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005f5e:	bf00      	nop
 8005f60:	e000      	b.n	8005f64 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005f62:	bf00      	nop
		}
	}

	return val;
 8005f64:	697b      	ldr	r3, [r7, #20]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b088      	sub	sp, #32
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	60f8      	str	r0, [r7, #12]
 8005f76:	60b9      	str	r1, [r7, #8]
 8005f78:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d905      	bls.n	8005f8c <put_fat+0x1e>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d302      	bcc.n	8005f92 <put_fat+0x24>
		res = FR_INT_ERR;
 8005f8c:	2302      	movs	r3, #2
 8005f8e:	77fb      	strb	r3, [r7, #31]
 8005f90:	e0f6      	b.n	8006180 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005f98:	2b03      	cmp	r3, #3
 8005f9a:	f000 809e 	beq.w	80060da <put_fat+0x16c>
 8005f9e:	2b03      	cmp	r3, #3
 8005fa0:	f300 80e4 	bgt.w	800616c <put_fat+0x1fe>
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d002      	beq.n	8005fae <put_fat+0x40>
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d06f      	beq.n	800608c <put_fat+0x11e>
 8005fac:	e0de      	b.n	800616c <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	617b      	str	r3, [r7, #20]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	085b      	lsrs	r3, r3, #1
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	4413      	add	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	0a5b      	lsrs	r3, r3, #9
 8005fc6:	4413      	add	r3, r2
 8005fc8:	4619      	mov	r1, r3
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f7ff fe19 	bl	8005c02 <move_window>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005fd4:	7ffb      	ldrb	r3, [r7, #31]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	f040 80cb 	bne.w	8006172 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	1c5a      	adds	r2, r3, #1
 8005fe0:	617a      	str	r2, [r7, #20]
 8005fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	4413      	add	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00d      	beq.n	8006012 <put_fat+0xa4>
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	b25b      	sxtb	r3, r3
 8005ffc:	f003 030f 	and.w	r3, r3, #15
 8006000:	b25a      	sxtb	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	b2db      	uxtb	r3, r3
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	b25b      	sxtb	r3, r3
 800600a:	4313      	orrs	r3, r2
 800600c:	b25b      	sxtb	r3, r3
 800600e:	b2db      	uxtb	r3, r3
 8006010:	e001      	b.n	8006016 <put_fat+0xa8>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	b2db      	uxtb	r3, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	0a5b      	lsrs	r3, r3, #9
 800602c:	4413      	add	r3, r2
 800602e:	4619      	mov	r1, r3
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f7ff fde6 	bl	8005c02 <move_window>
 8006036:	4603      	mov	r3, r0
 8006038:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800603a:	7ffb      	ldrb	r3, [r7, #31]
 800603c:	2b00      	cmp	r3, #0
 800603e:	f040 809a 	bne.w	8006176 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4413      	add	r3, r2
 800604c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	2b00      	cmp	r3, #0
 8006056:	d003      	beq.n	8006060 <put_fat+0xf2>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	091b      	lsrs	r3, r3, #4
 800605c:	b2db      	uxtb	r3, r3
 800605e:	e00e      	b.n	800607e <put_fat+0x110>
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	b25b      	sxtb	r3, r3
 8006066:	f023 030f 	bic.w	r3, r3, #15
 800606a:	b25a      	sxtb	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	0a1b      	lsrs	r3, r3, #8
 8006070:	b25b      	sxtb	r3, r3
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	b25b      	sxtb	r3, r3
 8006078:	4313      	orrs	r3, r2
 800607a:	b25b      	sxtb	r3, r3
 800607c:	b2db      	uxtb	r3, r3
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800608a:	e079      	b.n	8006180 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	0a1b      	lsrs	r3, r3, #8
 8006096:	4413      	add	r3, r2
 8006098:	4619      	mov	r1, r3
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f7ff fdb1 	bl	8005c02 <move_window>
 80060a0:	4603      	mov	r3, r0
 80060a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060a4:	7ffb      	ldrb	r3, [r7, #31]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d167      	bne.n	800617a <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	005b      	lsls	r3, r3, #1
 80060ae:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4413      	add	r3, r2
 80060b6:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	701a      	strb	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	0a1b      	lsrs	r3, r3, #8
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	3301      	adds	r3, #1
 80060cc:	b2d2      	uxtb	r2, r2
 80060ce:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80060d8:	e052      	b.n	8006180 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	09db      	lsrs	r3, r3, #7
 80060e4:	4413      	add	r3, r2
 80060e6:	4619      	mov	r1, r3
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f7ff fd8a 	bl	8005c02 <move_window>
 80060ee:	4603      	mov	r3, r0
 80060f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060f2:	7ffb      	ldrb	r3, [r7, #31]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d142      	bne.n	800617e <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	4413      	add	r3, r2
 8006104:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	3303      	adds	r3, #3
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	061a      	lsls	r2, r3, #24
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	3302      	adds	r3, #2
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	041b      	lsls	r3, r3, #16
 8006116:	4313      	orrs	r3, r2
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	3201      	adds	r2, #1
 800611c:	7812      	ldrb	r2, [r2, #0]
 800611e:	0212      	lsls	r2, r2, #8
 8006120:	4313      	orrs	r3, r2
 8006122:	69ba      	ldr	r2, [r7, #24]
 8006124:	7812      	ldrb	r2, [r2, #0]
 8006126:	4313      	orrs	r3, r2
 8006128:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	4313      	orrs	r3, r2
 8006130:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	b2da      	uxtb	r2, r3
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	701a      	strb	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	b29b      	uxth	r3, r3
 800613e:	0a1b      	lsrs	r3, r3, #8
 8006140:	b29a      	uxth	r2, r3
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	3301      	adds	r3, #1
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	0c1a      	lsrs	r2, r3, #16
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	3302      	adds	r3, #2
 8006152:	b2d2      	uxtb	r2, r2
 8006154:	701a      	strb	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	0e1a      	lsrs	r2, r3, #24
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	3303      	adds	r3, #3
 800615e:	b2d2      	uxtb	r2, r2
 8006160:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800616a:	e009      	b.n	8006180 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800616c:	2302      	movs	r3, #2
 800616e:	77fb      	strb	r3, [r7, #31]
 8006170:	e006      	b.n	8006180 <put_fat+0x212>
			if (res != FR_OK) break;
 8006172:	bf00      	nop
 8006174:	e004      	b.n	8006180 <put_fat+0x212>
			if (res != FR_OK) break;
 8006176:	bf00      	nop
 8006178:	e002      	b.n	8006180 <put_fat+0x212>
			if (res != FR_OK) break;
 800617a:	bf00      	nop
 800617c:	e000      	b.n	8006180 <put_fat+0x212>
			if (res != FR_OK) break;
 800617e:	bf00      	nop
		}
	}

	return res;
 8006180:	7ffb      	ldrb	r3, [r7, #31]
}
 8006182:	4618      	mov	r0, r3
 8006184:	3720      	adds	r7, #32
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b084      	sub	sp, #16
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
 8006192:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d905      	bls.n	80061a6 <remove_chain+0x1c>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d302      	bcc.n	80061ac <remove_chain+0x22>
		res = FR_INT_ERR;
 80061a6:	2302      	movs	r3, #2
 80061a8:	73fb      	strb	r3, [r7, #15]
 80061aa:	e043      	b.n	8006234 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80061ac:	2300      	movs	r3, #0
 80061ae:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80061b0:	e036      	b.n	8006220 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80061b2:	6839      	ldr	r1, [r7, #0]
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7ff fe20 	bl	8005dfa <get_fat>
 80061ba:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d035      	beq.n	800622e <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d102      	bne.n	80061ce <remove_chain+0x44>
 80061c8:	2302      	movs	r3, #2
 80061ca:	73fb      	strb	r3, [r7, #15]
 80061cc:	e032      	b.n	8006234 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d4:	d102      	bne.n	80061dc <remove_chain+0x52>
 80061d6:	2301      	movs	r3, #1
 80061d8:	73fb      	strb	r3, [r7, #15]
 80061da:	e02b      	b.n	8006234 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80061dc:	2200      	movs	r2, #0
 80061de:	6839      	ldr	r1, [r7, #0]
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7ff fec4 	bl	8005f6e <put_fat>
 80061e6:	4603      	mov	r3, r0
 80061e8:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80061ea:	7bfb      	ldrb	r3, [r7, #15]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d120      	bne.n	8006232 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80061f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fa:	d00f      	beq.n	800621c <remove_chain+0x92>
				fs->free_clust++;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006202:	1c5a      	adds	r2, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006210:	f043 0301 	orr.w	r3, r3, #1
 8006214:	b2da      	uxtb	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	429a      	cmp	r2, r3
 800622a:	d3c2      	bcc.n	80061b2 <remove_chain+0x28>
 800622c:	e002      	b.n	8006234 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800622e:	bf00      	nop
 8006230:	e000      	b.n	8006234 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8006232:	bf00      	nop
		}
	}

	return res;
 8006234:	7bfb      	ldrb	r3, [r7, #15]
}
 8006236:	4618      	mov	r0, r3
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800623e:	b580      	push	{r7, lr}
 8006240:	b086      	sub	sp, #24
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
 8006246:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d10f      	bne.n	800626e <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006254:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d005      	beq.n	8006268 <create_chain+0x2a>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	429a      	cmp	r2, r3
 8006266:	d31c      	bcc.n	80062a2 <create_chain+0x64>
 8006268:	2301      	movs	r3, #1
 800626a:	613b      	str	r3, [r7, #16]
 800626c:	e019      	b.n	80062a2 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800626e:	6839      	ldr	r1, [r7, #0]
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f7ff fdc2 	bl	8005dfa <get_fat>
 8006276:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b01      	cmp	r3, #1
 800627c:	d801      	bhi.n	8006282 <create_chain+0x44>
 800627e:	2301      	movs	r3, #1
 8006280:	e076      	b.n	8006370 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006288:	d101      	bne.n	800628e <create_chain+0x50>
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	e070      	b.n	8006370 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	429a      	cmp	r2, r3
 8006298:	d201      	bcs.n	800629e <create_chain+0x60>
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	e068      	b.n	8006370 <create_chain+0x132>
		scl = clst;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	3301      	adds	r3, #1
 80062aa:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d307      	bcc.n	80062c8 <create_chain+0x8a>
			ncl = 2;
 80062b8:	2302      	movs	r3, #2
 80062ba:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d901      	bls.n	80062c8 <create_chain+0x8a>
 80062c4:	2300      	movs	r3, #0
 80062c6:	e053      	b.n	8006370 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80062c8:	6979      	ldr	r1, [r7, #20]
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7ff fd95 	bl	8005dfa <get_fat>
 80062d0:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00e      	beq.n	80062f6 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062de:	d002      	beq.n	80062e6 <create_chain+0xa8>
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d101      	bne.n	80062ea <create_chain+0xac>
			return cs;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	e042      	b.n	8006370 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d1d9      	bne.n	80062a6 <create_chain+0x68>
 80062f2:	2300      	movs	r3, #0
 80062f4:	e03c      	b.n	8006370 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80062f6:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80062f8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80062fc:	6979      	ldr	r1, [r7, #20]
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7ff fe35 	bl	8005f6e <put_fat>
 8006304:	4603      	mov	r3, r0
 8006306:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d109      	bne.n	8006322 <create_chain+0xe4>
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d006      	beq.n	8006322 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	6839      	ldr	r1, [r7, #0]
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f7ff fe28 	bl	8005f6e <put_fat>
 800631e:	4603      	mov	r3, r0
 8006320:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8006322:	7bfb      	ldrb	r3, [r7, #15]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d11a      	bne.n	800635e <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633a:	d018      	beq.n	800636e <create_chain+0x130>
			fs->free_clust--;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006342:	1e5a      	subs	r2, r3, #1
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006350:	f043 0301 	orr.w	r3, r3, #1
 8006354:	b2da      	uxtb	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800635c:	e007      	b.n	800636e <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800635e:	7bfb      	ldrb	r3, [r7, #15]
 8006360:	2b01      	cmp	r3, #1
 8006362:	d102      	bne.n	800636a <create_chain+0x12c>
 8006364:	f04f 33ff 	mov.w	r3, #4294967295
 8006368:	e000      	b.n	800636c <create_chain+0x12e>
 800636a:	2301      	movs	r3, #1
 800636c:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800636e:	697b      	ldr	r3, [r7, #20]
}
 8006370:	4618      	mov	r0, r3
 8006372:	3718      	adds	r7, #24
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8006378:	b480      	push	{r7}
 800637a:	b087      	sub	sp, #28
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006388:	3304      	adds	r3, #4
 800638a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	0a5b      	lsrs	r3, r3, #9
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006396:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800639a:	fbb3 f3f2 	udiv	r3, r3, r2
 800639e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	1d1a      	adds	r2, r3, #4
 80063a4:	613a      	str	r2, [r7, #16]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d101      	bne.n	80063b4 <clmt_clust+0x3c>
 80063b0:	2300      	movs	r3, #0
 80063b2:	e010      	b.n	80063d6 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d307      	bcc.n	80063cc <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	3304      	adds	r3, #4
 80063c8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80063ca:	e7e9      	b.n	80063a0 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80063cc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	4413      	add	r3, r2
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	371c      	adds	r7, #28
 80063da:	46bd      	mov	sp, r7
 80063dc:	bc80      	pop	{r7}
 80063de:	4770      	bx	lr

080063e0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80063fa:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d007      	beq.n	8006412 <dir_sdi+0x32>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006408:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	429a      	cmp	r2, r3
 8006410:	d301      	bcc.n	8006416 <dir_sdi+0x36>
		return FR_INT_ERR;
 8006412:	2302      	movs	r3, #2
 8006414:	e074      	b.n	8006500 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10c      	bne.n	8006436 <dir_sdi+0x56>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006422:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006426:	2b03      	cmp	r3, #3
 8006428:	d105      	bne.n	8006436 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006430:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006434:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d111      	bne.n	8006460 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006442:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006446:	461a      	mov	r2, r3
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	4293      	cmp	r3, r2
 800644c:	d301      	bcc.n	8006452 <dir_sdi+0x72>
			return FR_INT_ERR;
 800644e:	2302      	movs	r3, #2
 8006450:	e056      	b.n	8006500 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006458:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800645c:	613b      	str	r3, [r7, #16]
 800645e:	e032      	b.n	80064c6 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006466:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800646a:	011b      	lsls	r3, r3, #4
 800646c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800646e:	e01e      	b.n	80064ae <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006476:	6979      	ldr	r1, [r7, #20]
 8006478:	4618      	mov	r0, r3
 800647a:	f7ff fcbe 	bl	8005dfa <get_fat>
 800647e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006486:	d101      	bne.n	800648c <dir_sdi+0xac>
 8006488:	2301      	movs	r3, #1
 800648a:	e039      	b.n	8006500 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d907      	bls.n	80064a2 <dir_sdi+0xc2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006498:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d301      	bcc.n	80064a6 <dir_sdi+0xc6>
				return FR_INT_ERR;
 80064a2:	2302      	movs	r3, #2
 80064a4:	e02c      	b.n	8006500 <dir_sdi+0x120>
			idx -= ic;
 80064a6:	683a      	ldr	r2, [r7, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d2dc      	bcs.n	8006470 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064bc:	6979      	ldr	r1, [r7, #20]
 80064be:	4618      	mov	r0, r3
 80064c0:	f7ff fc7a 	bl	8005db8 <clust2sect>
 80064c4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <dir_sdi+0xf8>
 80064d4:	2302      	movs	r3, #2
 80064d6:	e013      	b.n	8006500 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	091a      	lsrs	r2, r3, #4
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	441a      	add	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064ec:	461a      	mov	r2, r3
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	f003 030f 	and.w	r3, r3, #15
 80064f4:	015b      	lsls	r3, r3, #5
 80064f6:	441a      	add	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3718      	adds	r7, #24
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006508:	b590      	push	{r4, r7, lr}
 800650a:	b087      	sub	sp, #28
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8006518:	3301      	adds	r3, #1
 800651a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	b29b      	uxth	r3, r3
 8006520:	2b00      	cmp	r3, #0
 8006522:	d004      	beq.n	800652e <dir_next+0x26>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <dir_next+0x2a>
		return FR_NO_FILE;
 800652e:	2304      	movs	r3, #4
 8006530:	e0dd      	b.n	80066ee <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f003 030f 	and.w	r3, r3, #15
 8006538:	2b00      	cmp	r3, #0
 800653a:	f040 80c6 	bne.w	80066ca <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10b      	bne.n	800656e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800655c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006560:	461a      	mov	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	4293      	cmp	r3, r2
 8006566:	f0c0 80b0 	bcc.w	80066ca <dir_next+0x1c2>
				return FR_NO_FILE;
 800656a:	2304      	movs	r3, #4
 800656c:	e0bf      	b.n	80066ee <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	091b      	lsrs	r3, r3, #4
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006578:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800657c:	3a01      	subs	r2, #1
 800657e:	4013      	ands	r3, r2
 8006580:	2b00      	cmp	r3, #0
 8006582:	f040 80a2 	bne.w	80066ca <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006592:	4619      	mov	r1, r3
 8006594:	4610      	mov	r0, r2
 8006596:	f7ff fc30 	bl	8005dfa <get_fat>
 800659a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d801      	bhi.n	80065a6 <dir_next+0x9e>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e0a3      	b.n	80066ee <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ac:	d101      	bne.n	80065b2 <dir_next+0xaa>
 80065ae:	2301      	movs	r3, #1
 80065b0:	e09d      	b.n	80066ee <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80065b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d374      	bcc.n	80066ac <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <dir_next+0xc4>
 80065c8:	2304      	movs	r3, #4
 80065ca:	e090      	b.n	80066ee <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80065d8:	4619      	mov	r1, r3
 80065da:	4610      	mov	r0, r2
 80065dc:	f7ff fe2f 	bl	800623e <create_chain>
 80065e0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d101      	bne.n	80065ec <dir_next+0xe4>
 80065e8:	2307      	movs	r3, #7
 80065ea:	e080      	b.n	80066ee <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d101      	bne.n	80065f6 <dir_next+0xee>
 80065f2:	2302      	movs	r3, #2
 80065f4:	e07b      	b.n	80066ee <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d101      	bne.n	8006602 <dir_next+0xfa>
 80065fe:	2301      	movs	r3, #1
 8006600:	e075      	b.n	80066ee <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006608:	4618      	mov	r0, r3
 800660a:	f7ff fab1 	bl	8005b70 <sync_window>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d001      	beq.n	8006618 <dir_next+0x110>
 8006614:	2301      	movs	r3, #1
 8006616:	e06a      	b.n	80066ee <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800661e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006622:	2100      	movs	r1, #0
 8006624:	4618      	mov	r0, r3
 8006626:	f7ff f895 	bl	8005754 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8006636:	6979      	ldr	r1, [r7, #20]
 8006638:	4610      	mov	r0, r2
 800663a:	f7ff fbbd 	bl	8005db8 <clust2sect>
 800663e:	4603      	mov	r3, r0
 8006640:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006644:	2300      	movs	r3, #0
 8006646:	613b      	str	r3, [r7, #16]
 8006648:	e01b      	b.n	8006682 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006650:	2201      	movs	r2, #1
 8006652:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800665c:	4618      	mov	r0, r3
 800665e:	f7ff fa87 	bl	8005b70 <sync_window>
 8006662:	4603      	mov	r3, r0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d001      	beq.n	800666c <dir_next+0x164>
 8006668:	2301      	movs	r3, #1
 800666a:	e040      	b.n	80066ee <dir_next+0x1e6>
						dp->fs->winsect++;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006672:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8006676:	3201      	adds	r2, #1
 8006678:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	3301      	adds	r3, #1
 8006680:	613b      	str	r3, [r7, #16]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006688:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800668c:	461a      	mov	r2, r3
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	4293      	cmp	r3, r2
 8006692:	d3da      	bcc.n	800664a <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800669a:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	1a8a      	subs	r2, r1, r2
 80066a8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066ba:	6979      	ldr	r1, [r7, #20]
 80066bc:	4618      	mov	r0, r3
 80066be:	f7ff fb7b 	bl	8005db8 <clust2sect>
 80066c2:	4602      	mov	r2, r0
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066da:	461a      	mov	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f003 030f 	and.w	r3, r3, #15
 80066e2:	015b      	lsls	r3, r3, #5
 80066e4:	441a      	add	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	371c      	adds	r7, #28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd90      	pop	{r4, r7, pc}

080066f6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b084      	sub	sp, #16
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
 80066fe:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8006700:	2100      	movs	r1, #0
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f7ff fe6c 	bl	80063e0 <dir_sdi>
 8006708:	4603      	mov	r3, r0
 800670a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800670c:	7bfb      	ldrb	r3, [r7, #15]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d131      	bne.n	8006776 <dir_alloc+0x80>
		n = 0;
 8006712:	2300      	movs	r3, #0
 8006714:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006722:	4619      	mov	r1, r3
 8006724:	4610      	mov	r0, r2
 8006726:	f7ff fa6c 	bl	8005c02 <move_window>
 800672a:	4603      	mov	r3, r0
 800672c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800672e:	7bfb      	ldrb	r3, [r7, #15]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d11f      	bne.n	8006774 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	2be5      	cmp	r3, #229	; 0xe5
 800673e:	d005      	beq.n	800674c <dir_alloc+0x56>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d107      	bne.n	800675c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	3301      	adds	r3, #1
 8006750:	60bb      	str	r3, [r7, #8]
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	429a      	cmp	r2, r3
 8006758:	d102      	bne.n	8006760 <dir_alloc+0x6a>
 800675a:	e00c      	b.n	8006776 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800675c:	2300      	movs	r3, #0
 800675e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006760:	2101      	movs	r1, #1
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f7ff fed0 	bl	8006508 <dir_next>
 8006768:	4603      	mov	r3, r0
 800676a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800676c:	7bfb      	ldrb	r3, [r7, #15]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d0d1      	beq.n	8006716 <dir_alloc+0x20>
 8006772:	e000      	b.n	8006776 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8006774:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006776:	7bfb      	ldrb	r3, [r7, #15]
 8006778:	2b04      	cmp	r3, #4
 800677a:	d101      	bne.n	8006780 <dir_alloc+0x8a>
 800677c:	2307      	movs	r3, #7
 800677e:	73fb      	strb	r3, [r7, #15]
	return res;
 8006780:	7bfb      	ldrb	r3, [r7, #15]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800678a:	b480      	push	{r7}
 800678c:	b085      	sub	sp, #20
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
 8006792:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	331b      	adds	r3, #27
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	021b      	lsls	r3, r3, #8
 800679c:	b21a      	sxth	r2, r3
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	331a      	adds	r3, #26
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	b21b      	sxth	r3, r3
 80067a6:	4313      	orrs	r3, r2
 80067a8:	b21b      	sxth	r3, r3
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80067b4:	2b03      	cmp	r3, #3
 80067b6:	d10f      	bne.n	80067d8 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	3315      	adds	r3, #21
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	021b      	lsls	r3, r3, #8
 80067c0:	b21a      	sxth	r2, r3
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	3314      	adds	r3, #20
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	b21b      	sxth	r3, r3
 80067ca:	4313      	orrs	r3, r2
 80067cc:	b21b      	sxth	r3, r3
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	041b      	lsls	r3, r3, #16
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]

	return cl;
 80067d8:	68fb      	ldr	r3, [r7, #12]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	bc80      	pop	{r7}
 80067e2:	4770      	bx	lr

080067e4 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	331a      	adds	r3, #26
 80067f2:	683a      	ldr	r2, [r7, #0]
 80067f4:	b2d2      	uxtb	r2, r2
 80067f6:	701a      	strb	r2, [r3, #0]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	0a1b      	lsrs	r3, r3, #8
 80067fe:	b29a      	uxth	r2, r3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	331b      	adds	r3, #27
 8006804:	b2d2      	uxtb	r2, r2
 8006806:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	0c1a      	lsrs	r2, r3, #16
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	3314      	adds	r3, #20
 8006810:	b2d2      	uxtb	r2, r2
 8006812:	701a      	strb	r2, [r3, #0]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	0c1b      	lsrs	r3, r3, #16
 8006818:	b29b      	uxth	r3, r3
 800681a:	0a1b      	lsrs	r3, r3, #8
 800681c:	b29a      	uxth	r2, r3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	3315      	adds	r3, #21
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	bc80      	pop	{r7}
 800682e:	4770      	bx	lr

08006830 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b086      	sub	sp, #24
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006838:	2100      	movs	r1, #0
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f7ff fdd0 	bl	80063e0 <dir_sdi>
 8006840:	4603      	mov	r3, r0
 8006842:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006844:	7dfb      	ldrb	r3, [r7, #23]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <dir_find+0x1e>
 800684a:	7dfb      	ldrb	r3, [r7, #23]
 800684c:	e03b      	b.n	80068c6 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800685a:	4619      	mov	r1, r3
 800685c:	4610      	mov	r0, r2
 800685e:	f7ff f9d0 	bl	8005c02 <move_window>
 8006862:	4603      	mov	r3, r0
 8006864:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006866:	7dfb      	ldrb	r3, [r7, #23]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d128      	bne.n	80068be <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006872:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800687a:	7bfb      	ldrb	r3, [r7, #15]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d102      	bne.n	8006886 <dir_find+0x56>
 8006880:	2304      	movs	r3, #4
 8006882:	75fb      	strb	r3, [r7, #23]
 8006884:	e01e      	b.n	80068c4 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	330b      	adds	r3, #11
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	f003 0308 	and.w	r3, r3, #8
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10a      	bne.n	80068aa <dir_find+0x7a>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800689a:	220b      	movs	r2, #11
 800689c:	4619      	mov	r1, r3
 800689e:	6938      	ldr	r0, [r7, #16]
 80068a0:	f7fe ff72 	bl	8005788 <mem_cmp>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00b      	beq.n	80068c2 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80068aa:	2100      	movs	r1, #0
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f7ff fe2b 	bl	8006508 <dir_next>
 80068b2:	4603      	mov	r3, r0
 80068b4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80068b6:	7dfb      	ldrb	r3, [r7, #23]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d0c8      	beq.n	800684e <dir_find+0x1e>
 80068bc:	e002      	b.n	80068c4 <dir_find+0x94>
		if (res != FR_OK) break;
 80068be:	bf00      	nop
 80068c0:	e000      	b.n	80068c4 <dir_find+0x94>
			break;
 80068c2:	bf00      	nop

	return res;
 80068c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b084      	sub	sp, #16
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80068d6:	2101      	movs	r1, #1
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f7ff ff0c 	bl	80066f6 <dir_alloc>
 80068de:	4603      	mov	r3, r0
 80068e0:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d126      	bne.n	8006936 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80068f4:	4619      	mov	r1, r3
 80068f6:	4610      	mov	r0, r2
 80068f8:	f7ff f983 	bl	8005c02 <move_window>
 80068fc:	4603      	mov	r3, r0
 80068fe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006900:	7bfb      	ldrb	r3, [r7, #15]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d117      	bne.n	8006936 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800690c:	2220      	movs	r2, #32
 800690e:	2100      	movs	r1, #0
 8006910:	4618      	mov	r0, r3
 8006912:	f7fe ff1f 	bl	8005754 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006922:	220b      	movs	r2, #11
 8006924:	4619      	mov	r1, r3
 8006926:	f7fe fef7 	bl	8005718 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006930:	2201      	movs	r2, #1
 8006932:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8006936:	7bfb      	ldrb	r3, [r7, #15]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b088      	sub	sp, #32
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	e002      	b.n	8006958 <create_name+0x18>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3301      	adds	r3, #1
 8006956:	60fb      	str	r3, [r7, #12]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	2b2f      	cmp	r3, #47	; 0x2f
 800695e:	d0f8      	beq.n	8006952 <create_name+0x12>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	2b5c      	cmp	r3, #92	; 0x5c
 8006966:	d0f4      	beq.n	8006952 <create_name+0x12>
	sfn = dp->fn;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800696e:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006970:	220b      	movs	r2, #11
 8006972:	2120      	movs	r1, #32
 8006974:	68b8      	ldr	r0, [r7, #8]
 8006976:	f7fe feed 	bl	8005754 <mem_set>
	si = i = b = 0; ni = 8;
 800697a:	2300      	movs	r3, #0
 800697c:	77fb      	strb	r3, [r7, #31]
 800697e:	2300      	movs	r3, #0
 8006980:	613b      	str	r3, [r7, #16]
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	617b      	str	r3, [r7, #20]
 8006986:	2308      	movs	r3, #8
 8006988:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	1c5a      	adds	r2, r3, #1
 800698e:	617a      	str	r2, [r7, #20]
 8006990:	68fa      	ldr	r2, [r7, #12]
 8006992:	4413      	add	r3, r2
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8006998:	7fbb      	ldrb	r3, [r7, #30]
 800699a:	2b20      	cmp	r3, #32
 800699c:	d953      	bls.n	8006a46 <create_name+0x106>
 800699e:	7fbb      	ldrb	r3, [r7, #30]
 80069a0:	2b2f      	cmp	r3, #47	; 0x2f
 80069a2:	d050      	beq.n	8006a46 <create_name+0x106>
 80069a4:	7fbb      	ldrb	r3, [r7, #30]
 80069a6:	2b5c      	cmp	r3, #92	; 0x5c
 80069a8:	d04d      	beq.n	8006a46 <create_name+0x106>
		if (c == '.' || i >= ni) {
 80069aa:	7fbb      	ldrb	r3, [r7, #30]
 80069ac:	2b2e      	cmp	r3, #46	; 0x2e
 80069ae:	d003      	beq.n	80069b8 <create_name+0x78>
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d30f      	bcc.n	80069d8 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	2b08      	cmp	r3, #8
 80069bc:	d102      	bne.n	80069c4 <create_name+0x84>
 80069be:	7fbb      	ldrb	r3, [r7, #30]
 80069c0:	2b2e      	cmp	r3, #46	; 0x2e
 80069c2:	d001      	beq.n	80069c8 <create_name+0x88>
 80069c4:	2306      	movs	r3, #6
 80069c6:	e073      	b.n	8006ab0 <create_name+0x170>
			i = 8; ni = 11;
 80069c8:	2308      	movs	r3, #8
 80069ca:	613b      	str	r3, [r7, #16]
 80069cc:	230b      	movs	r3, #11
 80069ce:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 80069d0:	7ffb      	ldrb	r3, [r7, #31]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	77fb      	strb	r3, [r7, #31]
 80069d6:	e035      	b.n	8006a44 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 80069d8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	da08      	bge.n	80069f2 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 80069e0:	7ffb      	ldrb	r3, [r7, #31]
 80069e2:	f043 0303 	orr.w	r3, r3, #3
 80069e6:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80069e8:	7fbb      	ldrb	r3, [r7, #30]
 80069ea:	3b80      	subs	r3, #128	; 0x80
 80069ec:	4a32      	ldr	r2, [pc, #200]	; (8006ab8 <create_name+0x178>)
 80069ee:	5cd3      	ldrb	r3, [r2, r3]
 80069f0:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 80069f2:	7fbb      	ldrb	r3, [r7, #30]
 80069f4:	4619      	mov	r1, r3
 80069f6:	4831      	ldr	r0, [pc, #196]	; (8006abc <create_name+0x17c>)
 80069f8:	f7fe feec 	bl	80057d4 <chk_chr>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d001      	beq.n	8006a06 <create_name+0xc6>
				return FR_INVALID_NAME;
 8006a02:	2306      	movs	r3, #6
 8006a04:	e054      	b.n	8006ab0 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8006a06:	7fbb      	ldrb	r3, [r7, #30]
 8006a08:	2b40      	cmp	r3, #64	; 0x40
 8006a0a:	d907      	bls.n	8006a1c <create_name+0xdc>
 8006a0c:	7fbb      	ldrb	r3, [r7, #30]
 8006a0e:	2b5a      	cmp	r3, #90	; 0x5a
 8006a10:	d804      	bhi.n	8006a1c <create_name+0xdc>
				b |= 2;
 8006a12:	7ffb      	ldrb	r3, [r7, #31]
 8006a14:	f043 0302 	orr.w	r3, r3, #2
 8006a18:	77fb      	strb	r3, [r7, #31]
 8006a1a:	e00c      	b.n	8006a36 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8006a1c:	7fbb      	ldrb	r3, [r7, #30]
 8006a1e:	2b60      	cmp	r3, #96	; 0x60
 8006a20:	d909      	bls.n	8006a36 <create_name+0xf6>
 8006a22:	7fbb      	ldrb	r3, [r7, #30]
 8006a24:	2b7a      	cmp	r3, #122	; 0x7a
 8006a26:	d806      	bhi.n	8006a36 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8006a28:	7ffb      	ldrb	r3, [r7, #31]
 8006a2a:	f043 0301 	orr.w	r3, r3, #1
 8006a2e:	77fb      	strb	r3, [r7, #31]
 8006a30:	7fbb      	ldrb	r3, [r7, #30]
 8006a32:	3b20      	subs	r3, #32
 8006a34:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	1c5a      	adds	r2, r3, #1
 8006a3a:	613a      	str	r2, [r7, #16]
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	4413      	add	r3, r2
 8006a40:	7fba      	ldrb	r2, [r7, #30]
 8006a42:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006a44:	e7a1      	b.n	800698a <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	441a      	add	r2, r3
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8006a50:	7fbb      	ldrb	r3, [r7, #30]
 8006a52:	2b20      	cmp	r3, #32
 8006a54:	d801      	bhi.n	8006a5a <create_name+0x11a>
 8006a56:	2304      	movs	r3, #4
 8006a58:	e000      	b.n	8006a5c <create_name+0x11c>
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d101      	bne.n	8006a68 <create_name+0x128>
 8006a64:	2306      	movs	r3, #6
 8006a66:	e023      	b.n	8006ab0 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2be5      	cmp	r3, #229	; 0xe5
 8006a6e:	d102      	bne.n	8006a76 <create_name+0x136>
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	2205      	movs	r2, #5
 8006a74:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d102      	bne.n	8006a82 <create_name+0x142>
 8006a7c:	7ffb      	ldrb	r3, [r7, #31]
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8006a82:	7ffb      	ldrb	r3, [r7, #31]
 8006a84:	f003 0303 	and.w	r3, r3, #3
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d103      	bne.n	8006a94 <create_name+0x154>
 8006a8c:	7fbb      	ldrb	r3, [r7, #30]
 8006a8e:	f043 0310 	orr.w	r3, r3, #16
 8006a92:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8006a94:	7ffb      	ldrb	r3, [r7, #31]
 8006a96:	f003 030c 	and.w	r3, r3, #12
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	d103      	bne.n	8006aa6 <create_name+0x166>
 8006a9e:	7fbb      	ldrb	r3, [r7, #30]
 8006aa0:	f043 0308 	orr.w	r3, r3, #8
 8006aa4:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	330b      	adds	r3, #11
 8006aaa:	7fba      	ldrb	r2, [r7, #30]
 8006aac:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006aae:	2300      	movs	r3, #0
#endif
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3720      	adds	r7, #32
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	08008160 	.word	0x08008160
 8006abc:	080080dc 	.word	0x080080dc

08006ac0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	2b2f      	cmp	r3, #47	; 0x2f
 8006ad0:	d003      	beq.n	8006ada <follow_path+0x1a>
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	2b5c      	cmp	r3, #92	; 0x5c
 8006ad8:	d102      	bne.n	8006ae0 <follow_path+0x20>
		path++;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	3301      	adds	r3, #1
 8006ade:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	2b1f      	cmp	r3, #31
 8006aee:	d80a      	bhi.n	8006b06 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8006af0:	2100      	movs	r1, #0
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7ff fc74 	bl	80063e0 <dir_sdi>
 8006af8:	4603      	mov	r3, r0
 8006afa:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006b04:	e045      	b.n	8006b92 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006b06:	463b      	mov	r3, r7
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f7ff ff18 	bl	8006940 <create_name>
 8006b10:	4603      	mov	r3, r0
 8006b12:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d136      	bne.n	8006b88 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f7ff fe88 	bl	8006830 <dir_find>
 8006b20:	4603      	mov	r3, r0
 8006b22:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006b2a:	7adb      	ldrb	r3, [r3, #11]
 8006b2c:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8006b2e:	7bfb      	ldrb	r3, [r7, #15]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00a      	beq.n	8006b4a <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006b34:	7bfb      	ldrb	r3, [r7, #15]
 8006b36:	2b04      	cmp	r3, #4
 8006b38:	d128      	bne.n	8006b8c <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006b3a:	7bbb      	ldrb	r3, [r7, #14]
 8006b3c:	f003 0304 	and.w	r3, r3, #4
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d123      	bne.n	8006b8c <follow_path+0xcc>
 8006b44:	2305      	movs	r3, #5
 8006b46:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8006b48:	e020      	b.n	8006b8c <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006b4a:	7bbb      	ldrb	r3, [r7, #14]
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d11d      	bne.n	8006b90 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b5a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	330b      	adds	r3, #11
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	f003 0310 	and.w	r3, r3, #16
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d102      	bne.n	8006b70 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8006b6a:	2305      	movs	r3, #5
 8006b6c:	73fb      	strb	r3, [r7, #15]
 8006b6e:	e010      	b.n	8006b92 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b76:	68b9      	ldr	r1, [r7, #8]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7ff fe06 	bl	800678a <ld_clust>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006b86:	e7be      	b.n	8006b06 <follow_path+0x46>
			if (res != FR_OK) break;
 8006b88:	bf00      	nop
 8006b8a:	e002      	b.n	8006b92 <follow_path+0xd2>
				break;
 8006b8c:	bf00      	nop
 8006b8e:	e000      	b.n	8006b92 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006b90:	bf00      	nop
		}
	}

	return res;
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b087      	sub	sp, #28
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d031      	beq.n	8006c16 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	617b      	str	r3, [r7, #20]
 8006bb8:	e002      	b.n	8006bc0 <get_ldnumber+0x24>
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	617b      	str	r3, [r7, #20]
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	2b20      	cmp	r3, #32
 8006bc6:	d903      	bls.n	8006bd0 <get_ldnumber+0x34>
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	2b3a      	cmp	r3, #58	; 0x3a
 8006bce:	d1f4      	bne.n	8006bba <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	2b3a      	cmp	r3, #58	; 0x3a
 8006bd6:	d11c      	bne.n	8006c12 <get_ldnumber+0x76>
			tp = *path;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	1c5a      	adds	r2, r3, #1
 8006be2:	60fa      	str	r2, [r7, #12]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	3b30      	subs	r3, #48	; 0x30
 8006be8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	2b09      	cmp	r3, #9
 8006bee:	d80e      	bhi.n	8006c0e <get_ldnumber+0x72>
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d10a      	bne.n	8006c0e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d107      	bne.n	8006c0e <get_ldnumber+0x72>
					vol = (int)i;
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	3301      	adds	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	e002      	b.n	8006c18 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006c12:	2300      	movs	r3, #0
 8006c14:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006c16:	693b      	ldr	r3, [r7, #16]
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	371c      	adds	r7, #28
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bc80      	pop	{r7}
 8006c20:	4770      	bx	lr
	...

08006c24 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f7fe ffdd 	bl	8005c02 <move_window>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d001      	beq.n	8006c52 <check_fs+0x2e>
		return 3;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e04a      	b.n	8006ce8 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006c58:	3301      	adds	r3, #1
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	021b      	lsls	r3, r3, #8
 8006c5e:	b21a      	sxth	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8006c66:	b21b      	sxth	r3, r3
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	b21b      	sxth	r3, r3
 8006c6c:	4a20      	ldr	r2, [pc, #128]	; (8006cf0 <check_fs+0xcc>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d001      	beq.n	8006c76 <check_fs+0x52>
		return 2;
 8006c72:	2302      	movs	r3, #2
 8006c74:	e038      	b.n	8006ce8 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3336      	adds	r3, #54	; 0x36
 8006c7a:	3303      	adds	r3, #3
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	061a      	lsls	r2, r3, #24
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	3336      	adds	r3, #54	; 0x36
 8006c84:	3302      	adds	r3, #2
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	041b      	lsls	r3, r3, #16
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	3236      	adds	r2, #54	; 0x36
 8006c90:	3201      	adds	r2, #1
 8006c92:	7812      	ldrb	r2, [r2, #0]
 8006c94:	0212      	lsls	r2, r2, #8
 8006c96:	4313      	orrs	r3, r2
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006ca4:	4a13      	ldr	r2, [pc, #76]	; (8006cf4 <check_fs+0xd0>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d101      	bne.n	8006cae <check_fs+0x8a>
		return 0;
 8006caa:	2300      	movs	r3, #0
 8006cac:	e01c      	b.n	8006ce8 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3352      	adds	r3, #82	; 0x52
 8006cb2:	3303      	adds	r3, #3
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	061a      	lsls	r2, r3, #24
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	3352      	adds	r3, #82	; 0x52
 8006cbc:	3302      	adds	r3, #2
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	041b      	lsls	r3, r3, #16
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	3252      	adds	r2, #82	; 0x52
 8006cc8:	3201      	adds	r2, #1
 8006cca:	7812      	ldrb	r2, [r2, #0]
 8006ccc:	0212      	lsls	r2, r2, #8
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006cdc:	4a05      	ldr	r2, [pc, #20]	; (8006cf4 <check_fs+0xd0>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d101      	bne.n	8006ce6 <check_fs+0xc2>
		return 0;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	e000      	b.n	8006ce8 <check_fs+0xc4>

	return 1;
 8006ce6:	2301      	movs	r3, #1
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	ffffaa55 	.word	0xffffaa55
 8006cf4:	00544146 	.word	0x00544146

08006cf8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b096      	sub	sp, #88	; 0x58
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	4613      	mov	r3, r2
 8006d04:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006d0c:	68b8      	ldr	r0, [r7, #8]
 8006d0e:	f7ff ff45 	bl	8006b9c <get_ldnumber>
 8006d12:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	da01      	bge.n	8006d1e <find_volume+0x26>
 8006d1a:	230b      	movs	r3, #11
 8006d1c:	e2a8      	b.n	8007270 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006d1e:	4a9d      	ldr	r2, [pc, #628]	; (8006f94 <find_volume+0x29c>)
 8006d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d26:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <find_volume+0x3a>
 8006d2e:	230c      	movs	r3, #12
 8006d30:	e29e      	b.n	8007270 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d36:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8006d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d01b      	beq.n	8006d7a <find_volume+0x82>
		stat = disk_status(fs->drv);
 8006d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d44:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7fe fc47 	bl	80055dc <disk_status>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006d54:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10c      	bne.n	8006d7a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8006d60:	79fb      	ldrb	r3, [r7, #7]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d007      	beq.n	8006d76 <find_volume+0x7e>
 8006d66:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006d6a:	f003 0304 	and.w	r3, r3, #4
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8006d72:	230a      	movs	r3, #10
 8006d74:	e27c      	b.n	8007270 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 8006d76:	2300      	movs	r3, #0
 8006d78:	e27a      	b.n	8007270 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d84:	b2da      	uxtb	r2, r3
 8006d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d88:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fe fc3c 	bl	8005610 <disk_initialize>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8006d9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006daa:	2303      	movs	r3, #3
 8006dac:	e260      	b.n	8007270 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8006dae:	79fb      	ldrb	r3, [r7, #7]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d007      	beq.n	8006dc4 <find_volume+0xcc>
 8006db4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006db8:	f003 0304 	and.w	r3, r3, #4
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d001      	beq.n	8006dc4 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8006dc0:	230a      	movs	r3, #10
 8006dc2:	e255      	b.n	8007270 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8006dc8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006dca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006dcc:	f7ff ff2a 	bl	8006c24 <check_fs>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8006dd6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d153      	bne.n	8006e86 <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8006dde:	2300      	movs	r3, #0
 8006de0:	643b      	str	r3, [r7, #64]	; 0x40
 8006de2:	e028      	b.n	8006e36 <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8006de4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006de6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006dee:	4413      	add	r3, r2
 8006df0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8006df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df4:	3304      	adds	r3, #4
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d012      	beq.n	8006e22 <find_volume+0x12a>
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfe:	330b      	adds	r3, #11
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	061a      	lsls	r2, r3, #24
 8006e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e06:	330a      	adds	r3, #10
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	041b      	lsls	r3, r3, #16
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e10:	3209      	adds	r2, #9
 8006e12:	7812      	ldrb	r2, [r2, #0]
 8006e14:	0212      	lsls	r2, r2, #8
 8006e16:	4313      	orrs	r3, r2
 8006e18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e1a:	3208      	adds	r2, #8
 8006e1c:	7812      	ldrb	r2, [r2, #0]
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	e000      	b.n	8006e24 <find_volume+0x12c>
 8006e22:	2200      	movs	r2, #0
 8006e24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	3358      	adds	r3, #88	; 0x58
 8006e2a:	443b      	add	r3, r7
 8006e2c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8006e30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e32:	3301      	adds	r3, #1
 8006e34:	643b      	str	r3, [r7, #64]	; 0x40
 8006e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e38:	2b03      	cmp	r3, #3
 8006e3a:	d9d3      	bls.n	8006de4 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d002      	beq.n	8006e4c <find_volume+0x154>
 8006e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8006e4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	3358      	adds	r3, #88	; 0x58
 8006e52:	443b      	add	r3, r7
 8006e54:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006e58:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8006e5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d005      	beq.n	8006e6c <find_volume+0x174>
 8006e60:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006e62:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006e64:	f7ff fede 	bl	8006c24 <check_fs>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	e000      	b.n	8006e6e <find_volume+0x176>
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8006e72:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d005      	beq.n	8006e86 <find_volume+0x18e>
 8006e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	643b      	str	r3, [r7, #64]	; 0x40
 8006e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e82:	2b03      	cmp	r3, #3
 8006e84:	d9e2      	bls.n	8006e4c <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006e86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	d101      	bne.n	8006e92 <find_volume+0x19a>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e1ee      	b.n	8007270 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8006e92:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <find_volume+0x1a6>
 8006e9a:	230d      	movs	r3, #13
 8006e9c:	e1e8      	b.n	8007270 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea0:	7b1b      	ldrb	r3, [r3, #12]
 8006ea2:	021b      	lsls	r3, r3, #8
 8006ea4:	b21a      	sxth	r2, r3
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea8:	7adb      	ldrb	r3, [r3, #11]
 8006eaa:	b21b      	sxth	r3, r3
 8006eac:	4313      	orrs	r3, r2
 8006eae:	b21b      	sxth	r3, r3
 8006eb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006eb4:	d001      	beq.n	8006eba <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 8006eb6:	230d      	movs	r3, #13
 8006eb8:	e1da      	b.n	8007270 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8006eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ebc:	7ddb      	ldrb	r3, [r3, #23]
 8006ebe:	021b      	lsls	r3, r3, #8
 8006ec0:	b21a      	sxth	r2, r3
 8006ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec4:	7d9b      	ldrb	r3, [r3, #22]
 8006ec6:	b21b      	sxth	r3, r3
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	b21b      	sxth	r3, r3
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8006ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d112      	bne.n	8006efc <find_volume+0x204>
 8006ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006edc:	061a      	lsls	r2, r3, #24
 8006ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006ee4:	041b      	lsls	r3, r3, #16
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006eea:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8006eee:	0212      	lsls	r2, r2, #8
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ef4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8006efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006f00:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8006f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f06:	7c1a      	ldrb	r2, [r3, #16]
 8006f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0a:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8006f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f10:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d006      	beq.n	8006f26 <find_volume+0x22e>
 8006f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1a:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d001      	beq.n	8006f26 <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 8006f22:	230d      	movs	r3, #13
 8006f24:	e1a4      	b.n	8007270 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8006f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f28:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f30:	fb02 f303 	mul.w	r3, r2, r3
 8006f34:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8006f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f38:	7b5a      	ldrb	r2, [r3, #13]
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f3c:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8006f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f42:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00a      	beq.n	8006f60 <find_volume+0x268>
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006f50:	461a      	mov	r2, r3
 8006f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f54:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d001      	beq.n	8006f64 <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8006f60:	230d      	movs	r3, #13
 8006f62:	e185      	b.n	8007270 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8006f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f66:	7c9b      	ldrb	r3, [r3, #18]
 8006f68:	021b      	lsls	r3, r3, #8
 8006f6a:	b21a      	sxth	r2, r3
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6e:	7c5b      	ldrb	r3, [r3, #17]
 8006f70:	b21b      	sxth	r3, r3
 8006f72:	4313      	orrs	r3, r2
 8006f74:	b21b      	sxth	r3, r3
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8006f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f80:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006f84:	f003 030f 	and.w	r3, r3, #15
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d004      	beq.n	8006f98 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8006f8e:	230d      	movs	r3, #13
 8006f90:	e16e      	b.n	8007270 <find_volume+0x578>
 8006f92:	bf00      	nop
 8006f94:	2000440c 	.word	0x2000440c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8006f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f9a:	7d1b      	ldrb	r3, [r3, #20]
 8006f9c:	021b      	lsls	r3, r3, #8
 8006f9e:	b21a      	sxth	r2, r3
 8006fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa2:	7cdb      	ldrb	r3, [r3, #19]
 8006fa4:	b21b      	sxth	r3, r3
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	b21b      	sxth	r3, r3
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8006fae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d112      	bne.n	8006fda <find_volume+0x2e2>
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006fba:	061a      	lsls	r2, r3, #24
 8006fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fbe:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8006fc2:	041b      	lsls	r3, r3, #16
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fc8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8006fcc:	0212      	lsls	r2, r2, #8
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fd2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8006fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fdc:	7bdb      	ldrb	r3, [r3, #15]
 8006fde:	021b      	lsls	r3, r3, #8
 8006fe0:	b21a      	sxth	r2, r3
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe4:	7b9b      	ldrb	r3, [r3, #14]
 8006fe6:	b21b      	sxth	r3, r3
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	b21b      	sxth	r3, r3
 8006fec:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8006fee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d101      	bne.n	8006ff8 <find_volume+0x300>
 8006ff4:	230d      	movs	r3, #13
 8006ff6:	e13b      	b.n	8007270 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8006ff8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006ffa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ffc:	4413      	add	r3, r2
 8006ffe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007000:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8007004:	0912      	lsrs	r2, r2, #4
 8007006:	b292      	uxth	r2, r2
 8007008:	4413      	add	r3, r2
 800700a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800700c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800700e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007010:	429a      	cmp	r2, r3
 8007012:	d201      	bcs.n	8007018 <find_volume+0x320>
 8007014:	230d      	movs	r3, #13
 8007016:	e12b      	b.n	8007270 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8007018:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800701a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007020:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8007024:	fbb3 f3f2 	udiv	r3, r3, r2
 8007028:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800702a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <find_volume+0x33c>
 8007030:	230d      	movs	r3, #13
 8007032:	e11d      	b.n	8007270 <find_volume+0x578>
	fmt = FS_FAT12;
 8007034:	2301      	movs	r3, #1
 8007036:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800703a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007040:	4293      	cmp	r3, r2
 8007042:	d902      	bls.n	800704a <find_volume+0x352>
 8007044:	2302      	movs	r3, #2
 8007046:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800704a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007050:	4293      	cmp	r3, r2
 8007052:	d902      	bls.n	800705a <find_volume+0x362>
 8007054:	2303      	movs	r3, #3
 8007056:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800705a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705c:	1c9a      	adds	r2, r3, #2
 800705e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007060:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8007064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007066:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007068:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800706c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800706e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007070:	441a      	add	r2, r3
 8007072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007074:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8007078:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800707a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707c:	441a      	add	r2, r3
 800707e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007080:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8007084:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007088:	2b03      	cmp	r3, #3
 800708a:	d121      	bne.n	80070d0 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800708c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800708e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8007092:	2b00      	cmp	r3, #0
 8007094:	d001      	beq.n	800709a <find_volume+0x3a2>
 8007096:	230d      	movs	r3, #13
 8007098:	e0ea      	b.n	8007270 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800709a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800709c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80070a0:	061a      	lsls	r2, r3, #24
 80070a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80070a8:	041b      	lsls	r3, r3, #16
 80070aa:	4313      	orrs	r3, r2
 80070ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070ae:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80070b2:	0212      	lsls	r2, r2, #8
 80070b4:	4313      	orrs	r3, r2
 80070b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070b8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80070bc:	431a      	orrs	r2, r3
 80070be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c0:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80070c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	647b      	str	r3, [r7, #68]	; 0x44
 80070ce:	e025      	b.n	800711c <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80070d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d2:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <find_volume+0x3e6>
 80070da:	230d      	movs	r3, #13
 80070dc:	e0c8      	b.n	8007270 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80070e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e6:	441a      	add	r2, r3
 80070e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ea:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80070ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	d104      	bne.n	8007100 <find_volume+0x408>
 80070f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80070fc:	005b      	lsls	r3, r3, #1
 80070fe:	e00c      	b.n	800711a <find_volume+0x422>
 8007100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007102:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007106:	4613      	mov	r3, r2
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	4413      	add	r3, r2
 800710c:	085a      	lsrs	r2, r3, #1
 800710e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007110:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800711a:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800711c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007124:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007128:	0a5b      	lsrs	r3, r3, #9
 800712a:	429a      	cmp	r2, r3
 800712c:	d201      	bcs.n	8007132 <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 800712e:	230d      	movs	r3, #13
 8007130:	e09e      	b.n	8007270 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8007132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007134:	f04f 32ff 	mov.w	r2, #4294967295
 8007138:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 800713c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007144:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8007148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800714a:	2280      	movs	r2, #128	; 0x80
 800714c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8007150:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007154:	2b03      	cmp	r3, #3
 8007156:	d177      	bne.n	8007248 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8007158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800715a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800715e:	021b      	lsls	r3, r3, #8
 8007160:	b21a      	sxth	r2, r3
 8007162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007164:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007168:	b21b      	sxth	r3, r3
 800716a:	4313      	orrs	r3, r2
 800716c:	b21b      	sxth	r3, r3
 800716e:	2b01      	cmp	r3, #1
 8007170:	d16a      	bne.n	8007248 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 8007172:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007174:	3301      	adds	r3, #1
 8007176:	4619      	mov	r1, r3
 8007178:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800717a:	f7fe fd42 	bl	8005c02 <move_window>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d161      	bne.n	8007248 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 8007184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007186:	2200      	movs	r2, #0
 8007188:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800718c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8007192:	021b      	lsls	r3, r3, #8
 8007194:	b21a      	sxth	r2, r3
 8007196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007198:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800719c:	b21b      	sxth	r3, r3
 800719e:	4313      	orrs	r3, r2
 80071a0:	b21b      	sxth	r3, r3
 80071a2:	4a35      	ldr	r2, [pc, #212]	; (8007278 <find_volume+0x580>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d14f      	bne.n	8007248 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80071a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071aa:	78db      	ldrb	r3, [r3, #3]
 80071ac:	061a      	lsls	r2, r3, #24
 80071ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b0:	789b      	ldrb	r3, [r3, #2]
 80071b2:	041b      	lsls	r3, r3, #16
 80071b4:	4313      	orrs	r3, r2
 80071b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071b8:	7852      	ldrb	r2, [r2, #1]
 80071ba:	0212      	lsls	r2, r2, #8
 80071bc:	4313      	orrs	r3, r2
 80071be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071c0:	7812      	ldrb	r2, [r2, #0]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	4a2d      	ldr	r2, [pc, #180]	; (800727c <find_volume+0x584>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d13e      	bne.n	8007248 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80071ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071cc:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80071d0:	061a      	lsls	r2, r3, #24
 80071d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d4:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80071d8:	041b      	lsls	r3, r3, #16
 80071da:	4313      	orrs	r3, r2
 80071dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071de:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80071e2:	0212      	lsls	r2, r2, #8
 80071e4:	4313      	orrs	r3, r2
 80071e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071e8:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 80071ec:	4313      	orrs	r3, r2
 80071ee:	4a24      	ldr	r2, [pc, #144]	; (8007280 <find_volume+0x588>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d129      	bne.n	8007248 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80071f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f6:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80071fa:	061a      	lsls	r2, r3, #24
 80071fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fe:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8007202:	041b      	lsls	r3, r3, #16
 8007204:	4313      	orrs	r3, r2
 8007206:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007208:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800720c:	0212      	lsls	r2, r2, #8
 800720e:	4313      	orrs	r3, r2
 8007210:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007212:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8007216:	431a      	orrs	r2, r3
 8007218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800721a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800721e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007220:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8007224:	061a      	lsls	r2, r3, #24
 8007226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007228:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800722c:	041b      	lsls	r3, r3, #16
 800722e:	4313      	orrs	r3, r2
 8007230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007232:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8007236:	0212      	lsls	r2, r2, #8
 8007238:	4313      	orrs	r3, r2
 800723a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800723c:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8007240:	431a      	orrs	r2, r3
 8007242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007244:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800724e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8007252:	4b0c      	ldr	r3, [pc, #48]	; (8007284 <find_volume+0x58c>)
 8007254:	881b      	ldrh	r3, [r3, #0]
 8007256:	3301      	adds	r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	4b0a      	ldr	r3, [pc, #40]	; (8007284 <find_volume+0x58c>)
 800725c:	801a      	strh	r2, [r3, #0]
 800725e:	4b09      	ldr	r3, [pc, #36]	; (8007284 <find_volume+0x58c>)
 8007260:	881a      	ldrh	r2, [r3, #0]
 8007262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007264:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8007268:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800726a:	f7fe fc57 	bl	8005b1c <clear_lock>
#endif

	return FR_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3758      	adds	r7, #88	; 0x58
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}
 8007278:	ffffaa55 	.word	0xffffaa55
 800727c:	41615252 	.word	0x41615252
 8007280:	61417272 	.word	0x61417272
 8007284:	20004410 	.word	0x20004410

08007288 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d022      	beq.n	80072e0 <validate+0x58>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d01d      	beq.n	80072e0 <validate+0x58>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80072aa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d016      	beq.n	80072e0 <validate+0x58>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80072b8:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d10c      	bne.n	80072e0 <validate+0x58>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80072cc:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80072d0:	4618      	mov	r0, r3
 80072d2:	f7fe f983 	bl	80055dc <disk_status>
 80072d6:	4603      	mov	r3, r0
 80072d8:	f003 0301 	and.w	r3, r3, #1
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d001      	beq.n	80072e4 <validate+0x5c>
		return FR_INVALID_OBJECT;
 80072e0:	2309      	movs	r3, #9
 80072e2:	e000      	b.n	80072e6 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
	...

080072f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b088      	sub	sp, #32
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	4613      	mov	r3, r2
 80072fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8007302:	f107 0310 	add.w	r3, r7, #16
 8007306:	4618      	mov	r0, r3
 8007308:	f7ff fc48 	bl	8006b9c <get_ldnumber>
 800730c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	2b00      	cmp	r3, #0
 8007312:	da01      	bge.n	8007318 <f_mount+0x28>
 8007314:	230b      	movs	r3, #11
 8007316:	e02d      	b.n	8007374 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007318:	4a18      	ldr	r2, [pc, #96]	; (800737c <f_mount+0x8c>)
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007320:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d006      	beq.n	8007336 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8007328:	69b8      	ldr	r0, [r7, #24]
 800732a:	f7fe fbf7 	bl	8005b1c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	2200      	movs	r2, #0
 8007332:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	490d      	ldr	r1, [pc, #52]	; (800737c <f_mount+0x8c>)
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d002      	beq.n	800735a <f_mount+0x6a>
 8007354:	79fb      	ldrb	r3, [r7, #7]
 8007356:	2b01      	cmp	r3, #1
 8007358:	d001      	beq.n	800735e <f_mount+0x6e>
 800735a:	2300      	movs	r3, #0
 800735c:	e00a      	b.n	8007374 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800735e:	f107 0108 	add.w	r1, r7, #8
 8007362:	f107 030c 	add.w	r3, r7, #12
 8007366:	2200      	movs	r2, #0
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fcc5 	bl	8006cf8 <find_volume>
 800736e:	4603      	mov	r3, r0
 8007370:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007372:	7dfb      	ldrb	r3, [r7, #23]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3720      	adds	r7, #32
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}
 800737c:	2000440c 	.word	0x2000440c

08007380 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8007386:	af00      	add	r7, sp, #0
 8007388:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800738c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007390:	6018      	str	r0, [r3, #0]
 8007392:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007396:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800739a:	6019      	str	r1, [r3, #0]
 800739c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80073a0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80073a4:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 80073a6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80073aa:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d101      	bne.n	80073b8 <f_open+0x38>
 80073b4:	2309      	movs	r3, #9
 80073b6:	e257      	b.n	8007868 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 80073b8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80073bc:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80073c8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80073cc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80073d0:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80073d4:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80073d8:	7812      	ldrb	r2, [r2, #0]
 80073da:	f002 021f 	and.w	r2, r2, #31
 80073de:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80073e0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80073e4:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	f023 0301 	bic.w	r3, r3, #1
 80073ee:	b2da      	uxtb	r2, r3
 80073f0:	f107 0108 	add.w	r1, r7, #8
 80073f4:	f107 0320 	add.w	r3, r7, #32
 80073f8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7ff fc7b 	bl	8006cf8 <find_volume>
 8007402:	4603      	mov	r3, r0
 8007404:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007408:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800740c:	2b00      	cmp	r3, #0
 800740e:	f040 8229 	bne.w	8007864 <f_open+0x4e4>
		INIT_BUF(dj);
 8007412:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007416:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800741a:	f107 0214 	add.w	r2, r7, #20
 800741e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 8007422:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007426:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	f107 0320 	add.w	r3, r7, #32
 8007430:	4611      	mov	r1, r2
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff fb44 	bl	8006ac0 <follow_path>
 8007438:	4603      	mov	r3, r0
 800743a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 800743e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007442:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007446:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800744a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800744e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007452:	2b00      	cmp	r3, #0
 8007454:	d11d      	bne.n	8007492 <f_open+0x112>
			if (!dir)	/* Default directory itself */
 8007456:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800745a:	2b00      	cmp	r3, #0
 800745c:	d103      	bne.n	8007466 <f_open+0xe6>
				res = FR_INVALID_NAME;
 800745e:	2306      	movs	r3, #6
 8007460:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007464:	e015      	b.n	8007492 <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007466:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800746a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	f023 0301 	bic.w	r3, r3, #1
 8007474:	2b00      	cmp	r3, #0
 8007476:	bf14      	ite	ne
 8007478:	2301      	movne	r3, #1
 800747a:	2300      	moveq	r3, #0
 800747c:	b2db      	uxtb	r3, r3
 800747e:	461a      	mov	r2, r3
 8007480:	f107 0320 	add.w	r3, r7, #32
 8007484:	4611      	mov	r1, r2
 8007486:	4618      	mov	r0, r3
 8007488:	f7fe f9be 	bl	8005808 <chk_lock>
 800748c:	4603      	mov	r3, r0
 800748e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007492:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007496:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	f003 031c 	and.w	r3, r3, #28
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f000 80e6 	beq.w	8007672 <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 80074a6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d027      	beq.n	80074fe <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80074ae:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80074b2:	2b04      	cmp	r3, #4
 80074b4:	d10e      	bne.n	80074d4 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80074b6:	f7fe fa13 	bl	80058e0 <enq_lock>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d006      	beq.n	80074ce <f_open+0x14e>
 80074c0:	f107 0320 	add.w	r3, r7, #32
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff fa02 	bl	80068ce <dir_register>
 80074ca:	4603      	mov	r3, r0
 80074cc:	e000      	b.n	80074d0 <f_open+0x150>
 80074ce:	2312      	movs	r3, #18
 80074d0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80074d4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80074d8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80074dc:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80074e0:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80074e4:	7812      	ldrb	r2, [r2, #0]
 80074e6:	f042 0208 	orr.w	r2, r2, #8
 80074ea:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 80074ec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80074f0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80074f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80074f8:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 80074fc:	e017      	b.n	800752e <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80074fe:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007502:	330b      	adds	r3, #11
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	f003 0311 	and.w	r3, r3, #17
 800750a:	2b00      	cmp	r3, #0
 800750c:	d003      	beq.n	8007516 <f_open+0x196>
					res = FR_DENIED;
 800750e:	2307      	movs	r3, #7
 8007510:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007514:	e00b      	b.n	800752e <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8007516:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800751a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	f003 0304 	and.w	r3, r3, #4
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <f_open+0x1ae>
						res = FR_EXIST;
 8007528:	2308      	movs	r3, #8
 800752a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800752e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007532:	2b00      	cmp	r3, #0
 8007534:	f040 80c1 	bne.w	80076ba <f_open+0x33a>
 8007538:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800753c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	f003 0308 	and.w	r3, r3, #8
 8007546:	2b00      	cmp	r3, #0
 8007548:	f000 80b7 	beq.w	80076ba <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 800754c:	f7fd ffa4 	bl	8005498 <get_fattime>
 8007550:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 8007554:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007558:	330e      	adds	r3, #14
 800755a:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800755e:	b2d2      	uxtb	r2, r2
 8007560:	701a      	strb	r2, [r3, #0]
 8007562:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8007566:	b29b      	uxth	r3, r3
 8007568:	0a1b      	lsrs	r3, r3, #8
 800756a:	b29a      	uxth	r2, r3
 800756c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007570:	330f      	adds	r3, #15
 8007572:	b2d2      	uxtb	r2, r2
 8007574:	701a      	strb	r2, [r3, #0]
 8007576:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800757a:	0c1a      	lsrs	r2, r3, #16
 800757c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007580:	3310      	adds	r3, #16
 8007582:	b2d2      	uxtb	r2, r2
 8007584:	701a      	strb	r2, [r3, #0]
 8007586:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800758a:	0e1a      	lsrs	r2, r3, #24
 800758c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007590:	3311      	adds	r3, #17
 8007592:	b2d2      	uxtb	r2, r2
 8007594:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8007596:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800759a:	330b      	adds	r3, #11
 800759c:	2200      	movs	r2, #0
 800759e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80075a0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80075a4:	331c      	adds	r3, #28
 80075a6:	2200      	movs	r2, #0
 80075a8:	701a      	strb	r2, [r3, #0]
 80075aa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80075ae:	331d      	adds	r3, #29
 80075b0:	2200      	movs	r2, #0
 80075b2:	701a      	strb	r2, [r3, #0]
 80075b4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80075b8:	331e      	adds	r3, #30
 80075ba:	2200      	movs	r2, #0
 80075bc:	701a      	strb	r2, [r3, #0]
 80075be:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80075c2:	331f      	adds	r3, #31
 80075c4:	2200      	movs	r2, #0
 80075c6:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 80075c8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80075cc:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80075d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80075d4:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80075d8:	4618      	mov	r0, r3
 80075da:	f7ff f8d6 	bl	800678a <ld_clust>
 80075de:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 80075e2:	2100      	movs	r1, #0
 80075e4:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 80075e8:	f7ff f8fc 	bl	80067e4 <st_clust>
				dj.fs->wflag = 1;
 80075ec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80075f0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80075f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 80075fe:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8007602:	2b00      	cmp	r3, #0
 8007604:	d059      	beq.n	80076ba <f_open+0x33a>
					dw = dj.fs->winsect;
 8007606:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800760a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800760e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007612:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8007616:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 800761a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800761e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007622:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007626:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 800762a:	4618      	mov	r0, r3
 800762c:	f7fe fdad 	bl	800618a <remove_chain>
 8007630:	4603      	mov	r3, r0
 8007632:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8007636:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800763a:	2b00      	cmp	r3, #0
 800763c:	d13d      	bne.n	80076ba <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800763e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007642:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007646:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800764a:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 800764e:	3a01      	subs	r2, #1
 8007650:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8007654:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007658:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800765c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007660:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8007664:	4618      	mov	r0, r3
 8007666:	f7fe facc 	bl	8005c02 <move_window>
 800766a:	4603      	mov	r3, r0
 800766c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007670:	e023      	b.n	80076ba <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8007672:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007676:	2b00      	cmp	r3, #0
 8007678:	d11f      	bne.n	80076ba <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800767a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800767e:	330b      	adds	r3, #11
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	f003 0310 	and.w	r3, r3, #16
 8007686:	2b00      	cmp	r3, #0
 8007688:	d003      	beq.n	8007692 <f_open+0x312>
					res = FR_NO_FILE;
 800768a:	2304      	movs	r3, #4
 800768c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007690:	e013      	b.n	80076ba <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8007692:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007696:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	f003 0302 	and.w	r3, r3, #2
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00a      	beq.n	80076ba <f_open+0x33a>
 80076a4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076a8:	330b      	adds	r3, #11
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	f003 0301 	and.w	r3, r3, #1
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d002      	beq.n	80076ba <f_open+0x33a>
						res = FR_DENIED;
 80076b4:	2307      	movs	r3, #7
 80076b6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 80076ba:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d153      	bne.n	800776a <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80076c2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076c6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	f003 0308 	and.w	r3, r3, #8
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00b      	beq.n	80076ec <f_open+0x36c>
				mode |= FA__WRITTEN;
 80076d4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076d8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80076dc:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80076e0:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80076e4:	7812      	ldrb	r2, [r2, #0]
 80076e6:	f042 0220 	orr.w	r2, r2, #32
 80076ea:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80076ec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076f0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80076f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80076f8:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80076fc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007700:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800770a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800770e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8007718:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800771c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007720:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	f023 0301 	bic.w	r3, r3, #1
 800772a:	2b00      	cmp	r3, #0
 800772c:	bf14      	ite	ne
 800772e:	2301      	movne	r3, #1
 8007730:	2300      	moveq	r3, #0
 8007732:	b2db      	uxtb	r3, r3
 8007734:	461a      	mov	r2, r3
 8007736:	f107 0320 	add.w	r3, r7, #32
 800773a:	4611      	mov	r1, r2
 800773c:	4618      	mov	r0, r3
 800773e:	f7fe f8f3 	bl	8005928 <inc_lock>
 8007742:	4602      	mov	r2, r0
 8007744:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007748:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8007752:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007756:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8007760:	2b00      	cmp	r3, #0
 8007762:	d102      	bne.n	800776a <f_open+0x3ea>
 8007764:	2302      	movs	r3, #2
 8007766:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800776a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800776e:	2b00      	cmp	r3, #0
 8007770:	d178      	bne.n	8007864 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 8007772:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007776:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8007780:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8007784:	7812      	ldrb	r2, [r2, #0]
 8007786:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 800778a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800778e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800779a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800779e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80077a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80077a6:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7fe ffed 	bl	800678a <ld_clust>
 80077b0:	4602      	mov	r2, r0
 80077b2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80077b6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80077c0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80077c4:	331f      	adds	r3, #31
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	061a      	lsls	r2, r3, #24
 80077ca:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80077ce:	331e      	adds	r3, #30
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	041b      	lsls	r3, r3, #16
 80077d4:	4313      	orrs	r3, r2
 80077d6:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80077da:	321d      	adds	r2, #29
 80077dc:	7812      	ldrb	r2, [r2, #0]
 80077de:	0212      	lsls	r2, r2, #8
 80077e0:	4313      	orrs	r3, r2
 80077e2:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80077e6:	321c      	adds	r2, #28
 80077e8:	7812      	ldrb	r2, [r2, #0]
 80077ea:	431a      	orrs	r2, r3
 80077ec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80077f0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 80077fa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80077fe:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2200      	movs	r2, #0
 8007806:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 800780a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800780e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2200      	movs	r2, #0
 8007816:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800781a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800781e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2200      	movs	r2, #0
 8007826:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800782a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800782e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007832:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007836:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800783a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8007844:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007848:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007852:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007856:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800785a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8007864:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8007868:	4618      	mov	r0, r3
 800786a:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b08c      	sub	sp, #48	; 0x30
 8007876:	af00      	add	r7, sp, #0
 8007878:	60f8      	str	r0, [r7, #12]
 800787a:	60b9      	str	r1, [r7, #8]
 800787c:	607a      	str	r2, [r7, #4]
 800787e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2200      	movs	r2, #0
 8007888:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 800788a:	68f8      	ldr	r0, [r7, #12]
 800788c:	f7ff fcfc 	bl	8007288 <validate>
 8007890:	4603      	mov	r3, r0
 8007892:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8007894:	7ffb      	ldrb	r3, [r7, #31]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <f_read+0x2c>
 800789a:	7ffb      	ldrb	r3, [r7, #31]
 800789c:	e150      	b.n	8007b40 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d003      	beq.n	80078b0 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80078ae:	e147      	b.n	8007b40 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d101      	bne.n	80078c2 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 80078be:	2307      	movs	r3, #7
 80078c0:	e13e      	b.n	8007b40 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	f240 812d 	bls.w	8007b36 <f_read+0x2c4>
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80078e0:	e129      	b.n	8007b36 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80078e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f040 80f2 	bne.w	8007ad6 <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80078f8:	0a5b      	lsrs	r3, r3, #9
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007902:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007906:	3b01      	subs	r3, #1
 8007908:	b2db      	uxtb	r3, r3
 800790a:	4013      	ands	r3, r2
 800790c:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800790e:	7dfb      	ldrb	r3, [r7, #23]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d139      	bne.n	8007988 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800791a:	2b00      	cmp	r3, #0
 800791c:	d104      	bne.n	8007928 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007924:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007926:	e018      	b.n	800795a <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800792e:	2b00      	cmp	r3, #0
 8007930:	d008      	beq.n	8007944 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007938:	4619      	mov	r1, r3
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f7fe fd1c 	bl	8006378 <clmt_clust>
 8007940:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007942:	e00a      	b.n	800795a <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007950:	4619      	mov	r1, r3
 8007952:	4610      	mov	r0, r2
 8007954:	f7fe fa51 	bl	8005dfa <get_fat>
 8007958:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 800795a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800795c:	2b01      	cmp	r3, #1
 800795e:	d805      	bhi.n	800796c <f_read+0xfa>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007968:	2302      	movs	r3, #2
 800796a:	e0e9      	b.n	8007b40 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800796c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007972:	d105      	bne.n	8007980 <f_read+0x10e>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800797c:	2301      	movs	r3, #1
 800797e:	e0df      	b.n	8007b40 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007984:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007994:	4619      	mov	r1, r3
 8007996:	4610      	mov	r0, r2
 8007998:	f7fe fa0e 	bl	8005db8 <clust2sect>
 800799c:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d105      	bne.n	80079b0 <f_read+0x13e>
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2202      	movs	r2, #2
 80079a8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80079ac:	2302      	movs	r3, #2
 80079ae:	e0c7      	b.n	8007b40 <f_read+0x2ce>
			sect += csect;
 80079b0:	7dfb      	ldrb	r3, [r7, #23]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4413      	add	r3, r2
 80079b6:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	0a5b      	lsrs	r3, r3, #9
 80079bc:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 80079be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d046      	beq.n	8007a52 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80079c4:	7dfa      	ldrb	r2, [r7, #23]
 80079c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c8:	4413      	add	r3, r2
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80079d0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d908      	bls.n	80079ea <f_read+0x178>
					cc = fp->fs->csize - csect;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079de:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80079e2:	461a      	mov	r2, r3
 80079e4:	7dfb      	ldrb	r3, [r7, #23]
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079f0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80079f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f6:	693a      	ldr	r2, [r7, #16]
 80079f8:	6a39      	ldr	r1, [r7, #32]
 80079fa:	f7fd fe2f 	bl	800565c <disk_read>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d005      	beq.n	8007a10 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e097      	b.n	8007b40 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d015      	beq.n	8007a4a <f_read+0x1d8>
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d90d      	bls.n	8007a4a <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	1ad3      	subs	r3, r2, r3
 8007a38:	025b      	lsls	r3, r3, #9
 8007a3a:	6a3a      	ldr	r2, [r7, #32]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	68f9      	ldr	r1, [r7, #12]
 8007a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7fd fe67 	bl	8005718 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4c:	025b      	lsls	r3, r3, #9
 8007a4e:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8007a50:	e05b      	b.n	8007b0a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d037      	beq.n	8007ace <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d01d      	beq.n	8007aa8 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007a72:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007a76:	68f9      	ldr	r1, [r7, #12]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007a7e:	2301      	movs	r3, #1
 8007a80:	f7fd fe0c 	bl	800569c <disk_write>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d005      	beq.n	8007a96 <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007a92:	2301      	movs	r3, #1
 8007a94:	e054      	b.n	8007b40 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007a9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007aa0:	b2da      	uxtb	r2, r3
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007aae:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007ab2:	68f9      	ldr	r1, [r7, #12]
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	f7fd fdd0 	bl	800565c <disk_read>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d005      	beq.n	8007ace <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007aca:	2301      	movs	r3, #1
 8007acc:	e038      	b.n	8007b40 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	693a      	ldr	r2, [r7, #16]
 8007ad2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ae0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007ae4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8007ae6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d901      	bls.n	8007af2 <f_read+0x280>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007af8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	4413      	add	r3, r2
 8007b00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b02:	4619      	mov	r1, r3
 8007b04:	6a38      	ldr	r0, [r7, #32]
 8007b06:	f7fd fe07 	bl	8005718 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007b0a:	6a3a      	ldr	r2, [r7, #32]
 8007b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0e:	4413      	add	r3, r2
 8007b10:	623b      	str	r3, [r7, #32]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1a:	441a      	add	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b28:	441a      	add	r2, r3
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	601a      	str	r2, [r3, #0]
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b32:	1ad3      	subs	r3, r2, r3
 8007b34:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f47f aed2 	bne.w	80078e2 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3730      	adds	r7, #48	; 0x30
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b086      	sub	sp, #24
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7ff fb99 	bl	8007288 <validate>
 8007b56:	4603      	mov	r3, r0
 8007b58:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	f040 80a8 	bne.w	8007cb2 <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007b68:	f003 0320 	and.w	r3, r3, #32
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 80a0 	beq.w	8007cb2 <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d019      	beq.n	8007bb4 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b86:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007b8a:	6879      	ldr	r1, [r7, #4]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007b92:	2301      	movs	r3, #1
 8007b94:	f7fd fd82 	bl	800569c <disk_write>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d001      	beq.n	8007ba2 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e088      	b.n	8007cb4 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007ba8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	f7fe f81d 	bl	8005c02 <move_window>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8007bcc:	7dfb      	ldrb	r3, [r7, #23]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d16f      	bne.n	8007cb2 <f_sync+0x16a>
				dir = fp->dir_ptr;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007bd8:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	330b      	adds	r3, #11
 8007bde:	781a      	ldrb	r2, [r3, #0]
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	330b      	adds	r3, #11
 8007be4:	f042 0220 	orr.w	r2, r2, #32
 8007be8:	b2d2      	uxtb	r2, r2
 8007bea:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	331c      	adds	r3, #28
 8007bf6:	b2d2      	uxtb	r2, r2
 8007bf8:	701a      	strb	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	0a1b      	lsrs	r3, r3, #8
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	331d      	adds	r3, #29
 8007c0a:	b2d2      	uxtb	r2, r2
 8007c0c:	701a      	strb	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007c14:	0c1a      	lsrs	r2, r3, #16
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	331e      	adds	r3, #30
 8007c1a:	b2d2      	uxtb	r2, r2
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007c24:	0e1a      	lsrs	r2, r3, #24
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	331f      	adds	r3, #31
 8007c2a:	b2d2      	uxtb	r2, r2
 8007c2c:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007c34:	4619      	mov	r1, r3
 8007c36:	6938      	ldr	r0, [r7, #16]
 8007c38:	f7fe fdd4 	bl	80067e4 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8007c3c:	f7fd fc2c 	bl	8005498 <get_fattime>
 8007c40:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	3316      	adds	r3, #22
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	b2d2      	uxtb	r2, r2
 8007c4a:	701a      	strb	r2, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	0a1b      	lsrs	r3, r3, #8
 8007c52:	b29a      	uxth	r2, r3
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	3317      	adds	r3, #23
 8007c58:	b2d2      	uxtb	r2, r2
 8007c5a:	701a      	strb	r2, [r3, #0]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	0c1a      	lsrs	r2, r3, #16
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	3318      	adds	r3, #24
 8007c64:	b2d2      	uxtb	r2, r2
 8007c66:	701a      	strb	r2, [r3, #0]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	0e1a      	lsrs	r2, r3, #24
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	3319      	adds	r3, #25
 8007c70:	b2d2      	uxtb	r2, r2
 8007c72:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	3312      	adds	r3, #18
 8007c78:	2200      	movs	r2, #0
 8007c7a:	701a      	strb	r2, [r3, #0]
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	3313      	adds	r3, #19
 8007c80:	2200      	movs	r2, #0
 8007c82:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007c8a:	f023 0320 	bic.w	r3, r3, #32
 8007c8e:	b2da      	uxtb	r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f7fd ffd8 	bl	8005c5e <sync_fs>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8007cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3718      	adds	r7, #24
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f7ff ff3f 	bl	8007b48 <f_sync>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007cce:	7bfb      	ldrb	r3, [r7, #15]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d116      	bne.n	8007d02 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f7ff fad7 	bl	8007288 <validate>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007cde:	7bfb      	ldrb	r3, [r7, #15]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d10e      	bne.n	8007d02 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fd fed2 	bl	8005a94 <dec_lock>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007cf4:	7bfb      	ldrb	r3, [r7, #15]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d103      	bne.n	8007d02 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b087      	sub	sp, #28
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	4613      	mov	r3, r2
 8007d18:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8007d22:	4b1e      	ldr	r3, [pc, #120]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d24:	7a5b      	ldrb	r3, [r3, #9]
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d831      	bhi.n	8007d90 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007d2c:	4b1b      	ldr	r3, [pc, #108]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d2e:	7a5b      	ldrb	r3, [r3, #9]
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	461a      	mov	r2, r3
 8007d34:	4b19      	ldr	r3, [pc, #100]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d36:	2100      	movs	r1, #0
 8007d38:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8007d3a:	4b18      	ldr	r3, [pc, #96]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d3c:	7a5b      	ldrb	r3, [r3, #9]
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	4a16      	ldr	r2, [pc, #88]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	4413      	add	r3, r2
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8007d4a:	4b14      	ldr	r3, [pc, #80]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d4c:	7a5b      	ldrb	r3, [r3, #9]
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	461a      	mov	r2, r3
 8007d52:	4b12      	ldr	r3, [pc, #72]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d54:	4413      	add	r3, r2
 8007d56:	79fa      	ldrb	r2, [r7, #7]
 8007d58:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007d5a:	4b10      	ldr	r3, [pc, #64]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d5c:	7a5b      	ldrb	r3, [r3, #9]
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	1c5a      	adds	r2, r3, #1
 8007d62:	b2d1      	uxtb	r1, r2
 8007d64:	4a0d      	ldr	r2, [pc, #52]	; (8007d9c <FATFS_LinkDriverEx+0x90>)
 8007d66:	7251      	strb	r1, [r2, #9]
 8007d68:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007d6a:	7dbb      	ldrb	r3, [r7, #22]
 8007d6c:	3330      	adds	r3, #48	; 0x30
 8007d6e:	b2da      	uxtb	r2, r3
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	3301      	adds	r3, #1
 8007d78:	223a      	movs	r2, #58	; 0x3a
 8007d7a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	3302      	adds	r3, #2
 8007d80:	222f      	movs	r2, #47	; 0x2f
 8007d82:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	3303      	adds	r3, #3
 8007d88:	2200      	movs	r2, #0
 8007d8a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8007d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	371c      	adds	r7, #28
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bc80      	pop	{r7}
 8007d9a:	4770      	bx	lr
 8007d9c:	2000442c 	.word	0x2000442c

08007da0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007daa:	2200      	movs	r2, #0
 8007dac:	6839      	ldr	r1, [r7, #0]
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f7ff ffac 	bl	8007d0c <FATFS_LinkDriverEx>
 8007db4:	4603      	mov	r3, r0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3708      	adds	r7, #8
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
	...

08007dc0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007dca:	4b0b      	ldr	r3, [pc, #44]	; (8007df8 <SD_initialize+0x38>)
 8007dcc:	2201      	movs	r2, #1
 8007dce:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8007dd0:	f7fd fb6a 	bl	80054a8 <BSP_SD_Init>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d107      	bne.n	8007dea <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007dda:	4b07      	ldr	r3, [pc, #28]	; (8007df8 <SD_initialize+0x38>)
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	f023 0301 	bic.w	r3, r3, #1
 8007de4:	b2da      	uxtb	r2, r3
 8007de6:	4b04      	ldr	r3, [pc, #16]	; (8007df8 <SD_initialize+0x38>)
 8007de8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8007dea:	4b03      	ldr	r3, [pc, #12]	; (8007df8 <SD_initialize+0x38>)
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	b2db      	uxtb	r3, r3
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3708      	adds	r7, #8
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	20000069 	.word	0x20000069

08007dfc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	4603      	mov	r3, r0
 8007e04:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007e06:	4b0b      	ldr	r3, [pc, #44]	; (8007e34 <SD_status+0x38>)
 8007e08:	2201      	movs	r2, #1
 8007e0a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8007e0c:	f7fd fba0 	bl	8005550 <BSP_SD_GetCardState>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d107      	bne.n	8007e26 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007e16:	4b07      	ldr	r3, [pc, #28]	; (8007e34 <SD_status+0x38>)
 8007e18:	781b      	ldrb	r3, [r3, #0]
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	f023 0301 	bic.w	r3, r3, #1
 8007e20:	b2da      	uxtb	r2, r3
 8007e22:	4b04      	ldr	r3, [pc, #16]	; (8007e34 <SD_status+0x38>)
 8007e24:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8007e26:	4b03      	ldr	r3, [pc, #12]	; (8007e34 <SD_status+0x38>)
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	b2db      	uxtb	r3, r3
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	20000069 	.word	0x20000069

08007e38 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b086      	sub	sp, #24
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60b9      	str	r1, [r7, #8]
 8007e40:	607a      	str	r2, [r7, #4]
 8007e42:	603b      	str	r3, [r7, #0]
 8007e44:	4603      	mov	r3, r0
 8007e46:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8007e4c:	4b0f      	ldr	r3, [pc, #60]	; (8007e8c <SD_read+0x54>)
 8007e4e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8007e50:	4b0f      	ldr	r3, [pc, #60]	; (8007e90 <SD_read+0x58>)
 8007e52:	683a      	ldr	r2, [r7, #0]
 8007e54:	6879      	ldr	r1, [r7, #4]
 8007e56:	68b8      	ldr	r0, [r7, #8]
 8007e58:	f7fd fb3e 	bl	80054d8 <BSP_SD_ReadBlocks>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d10e      	bne.n	8007e80 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007e62:	e006      	b.n	8007e72 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	1e5a      	subs	r2, r3, #1
 8007e68:	613a      	str	r2, [r7, #16]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <SD_read+0x3a>
      {
        return RES_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e007      	b.n	8007e82 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007e72:	f7fd fb6d 	bl	8005550 <BSP_SD_GetCardState>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1f3      	bne.n	8007e64 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8007e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3718      	adds	r7, #24
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	000186a0 	.word	0x000186a0
 8007e90:	05f5e100 	.word	0x05f5e100

08007e94 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b086      	sub	sp, #24
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	60b9      	str	r1, [r7, #8]
 8007e9c:	607a      	str	r2, [r7, #4]
 8007e9e:	603b      	str	r3, [r7, #0]
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8007ea8:	4b0f      	ldr	r3, [pc, #60]	; (8007ee8 <SD_write+0x54>)
 8007eaa:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8007eac:	4b0f      	ldr	r3, [pc, #60]	; (8007eec <SD_write+0x58>)
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	6879      	ldr	r1, [r7, #4]
 8007eb2:	68b8      	ldr	r0, [r7, #8]
 8007eb4:	f7fd fb2e 	bl	8005514 <BSP_SD_WriteBlocks>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10e      	bne.n	8007edc <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007ebe:	e006      	b.n	8007ece <SD_write+0x3a>
    {
      if (timeout-- == 0)
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	1e5a      	subs	r2, r3, #1
 8007ec4:	613a      	str	r2, [r7, #16]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <SD_write+0x3a>
      {
        return RES_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e007      	b.n	8007ede <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007ece:	f7fd fb3f 	bl	8005550 <BSP_SD_GetCardState>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1f3      	bne.n	8007ec0 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8007edc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3718      	adds	r7, #24
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	000186a0 	.word	0x000186a0
 8007eec:	05f5e100 	.word	0x05f5e100

08007ef0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b08c      	sub	sp, #48	; 0x30
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	603a      	str	r2, [r7, #0]
 8007efa:	71fb      	strb	r3, [r7, #7]
 8007efc:	460b      	mov	r3, r1
 8007efe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007f06:	4b24      	ldr	r3, [pc, #144]	; (8007f98 <SD_ioctl+0xa8>)
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d001      	beq.n	8007f18 <SD_ioctl+0x28>
 8007f14:	2303      	movs	r3, #3
 8007f16:	e03b      	b.n	8007f90 <SD_ioctl+0xa0>
  
  switch (cmd)
 8007f18:	79bb      	ldrb	r3, [r7, #6]
 8007f1a:	2b03      	cmp	r3, #3
 8007f1c:	d833      	bhi.n	8007f86 <SD_ioctl+0x96>
 8007f1e:	a201      	add	r2, pc, #4	; (adr r2, 8007f24 <SD_ioctl+0x34>)
 8007f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f24:	08007f35 	.word	0x08007f35
 8007f28:	08007f3d 	.word	0x08007f3d
 8007f2c:	08007f55 	.word	0x08007f55
 8007f30:	08007f6f 	.word	0x08007f6f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007f3a:	e027      	b.n	8007f8c <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007f3c:	f107 030c 	add.w	r3, r7, #12
 8007f40:	4618      	mov	r0, r3
 8007f42:	f7fd fb15 	bl	8005570 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007f52:	e01b      	b.n	8007f8c <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007f54:	f107 030c 	add.w	r3, r7, #12
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f7fd fb09 	bl	8005570 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8007f66:	2300      	movs	r3, #0
 8007f68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007f6c:	e00e      	b.n	8007f8c <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007f6e:	f107 030c 	add.w	r3, r7, #12
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7fd fafc 	bl	8005570 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8007f78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007f84:	e002      	b.n	8007f8c <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 8007f86:	2304      	movs	r3, #4
 8007f88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 8007f8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3730      	adds	r7, #48	; 0x30
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	20000069 	.word	0x20000069

08007f9c <__libc_init_array>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	2600      	movs	r6, #0
 8007fa0:	4d0c      	ldr	r5, [pc, #48]	; (8007fd4 <__libc_init_array+0x38>)
 8007fa2:	4c0d      	ldr	r4, [pc, #52]	; (8007fd8 <__libc_init_array+0x3c>)
 8007fa4:	1b64      	subs	r4, r4, r5
 8007fa6:	10a4      	asrs	r4, r4, #2
 8007fa8:	42a6      	cmp	r6, r4
 8007faa:	d109      	bne.n	8007fc0 <__libc_init_array+0x24>
 8007fac:	f000 f832 	bl	8008014 <_init>
 8007fb0:	2600      	movs	r6, #0
 8007fb2:	4d0a      	ldr	r5, [pc, #40]	; (8007fdc <__libc_init_array+0x40>)
 8007fb4:	4c0a      	ldr	r4, [pc, #40]	; (8007fe0 <__libc_init_array+0x44>)
 8007fb6:	1b64      	subs	r4, r4, r5
 8007fb8:	10a4      	asrs	r4, r4, #2
 8007fba:	42a6      	cmp	r6, r4
 8007fbc:	d105      	bne.n	8007fca <__libc_init_array+0x2e>
 8007fbe:	bd70      	pop	{r4, r5, r6, pc}
 8007fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fc4:	4798      	blx	r3
 8007fc6:	3601      	adds	r6, #1
 8007fc8:	e7ee      	b.n	8007fa8 <__libc_init_array+0xc>
 8007fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fce:	4798      	blx	r3
 8007fd0:	3601      	adds	r6, #1
 8007fd2:	e7f2      	b.n	8007fba <__libc_init_array+0x1e>
 8007fd4:	080081f4 	.word	0x080081f4
 8007fd8:	080081f4 	.word	0x080081f4
 8007fdc:	080081f4 	.word	0x080081f4
 8007fe0:	080081f8 	.word	0x080081f8

08007fe4 <memcmp>:
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	3901      	subs	r1, #1
 8007fe8:	4402      	add	r2, r0
 8007fea:	4290      	cmp	r0, r2
 8007fec:	d101      	bne.n	8007ff2 <memcmp+0xe>
 8007fee:	2000      	movs	r0, #0
 8007ff0:	e005      	b.n	8007ffe <memcmp+0x1a>
 8007ff2:	7803      	ldrb	r3, [r0, #0]
 8007ff4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007ff8:	42a3      	cmp	r3, r4
 8007ffa:	d001      	beq.n	8008000 <memcmp+0x1c>
 8007ffc:	1b18      	subs	r0, r3, r4
 8007ffe:	bd10      	pop	{r4, pc}
 8008000:	3001      	adds	r0, #1
 8008002:	e7f2      	b.n	8007fea <memcmp+0x6>

08008004 <memset>:
 8008004:	4603      	mov	r3, r0
 8008006:	4402      	add	r2, r0
 8008008:	4293      	cmp	r3, r2
 800800a:	d100      	bne.n	800800e <memset+0xa>
 800800c:	4770      	bx	lr
 800800e:	f803 1b01 	strb.w	r1, [r3], #1
 8008012:	e7f9      	b.n	8008008 <memset+0x4>

08008014 <_init>:
 8008014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008016:	bf00      	nop
 8008018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801a:	bc08      	pop	{r3}
 800801c:	469e      	mov	lr, r3
 800801e:	4770      	bx	lr

08008020 <_fini>:
 8008020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008022:	bf00      	nop
 8008024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008026:	bc08      	pop	{r3}
 8008028:	469e      	mov	lr, r3
 800802a:	4770      	bx	lr
