#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec 10 20:44:33 2017
# Process ID: 16590
# Current directory: /home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.runs/design_1_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log design_1_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_100M_0.tcl
# Log file: /home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds
# Journal file: /home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1190.641 ; gain = 68.996 ; free physical = 121 ; free virtual = 8863
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (7#1) [/home/thomas/Documents/school/master/semester_4/master/code/cart_counter_zed/cart_counter_zed.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1232.141 ; gain = 110.496 ; free physical = 189 ; free virtual = 8792
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.141 ; gain = 110.496 ; free physical = 183 ; free virtual = 8787
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1567.172 ; gain = 0.000 ; free physical = 302 ; free virtual = 8101
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 352 ; free virtual = 8152
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 345 ; free virtual = 8146
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 353 ; free virtual = 8154
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 346 ; free virtual = 8147
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 318 ; free virtual = 8120
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 158 ; free virtual = 7824
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 158 ; free virtual = 7823
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 153 ; free virtual = 7818
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 156 ; free virtual = 7805
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 156 ; free virtual = 7805
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 156 ; free virtual = 7805
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 156 ; free virtual = 7805
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 155 ; free virtual = 7804
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 155 ; free virtual = 7804

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.172 ; gain = 445.527 ; free physical = 155 ; free virtual = 7804
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.180 ; gain = 458.121 ; free physical = 192 ; free virtual = 7842
