Starting testbench for 8-bit Universal Shift Register
Test case 0 passed! Output: 00000000
Test case 1 passed! Output: 00000000
Test case 2 passed! Output: 11111111
Test case 3 passed! Output: 11111111
Test case 4 passed! Output: 01111111
Test case 5 passed! Output: 10111111
Test case 6 passed! Output: 01111110
Test case 7 passed! Output: 11111101
Test case 8 passed! Output: 00000000
Test case 9 passed! Output: 10101010
Test case 10 passed! Output: 10101010
Test case 11 passed! Output: 11010101
Test case 12 passed! Output: 10101011
Test case 13 passed! Output: 11111111
Test case 14 passed! Output: 00000001
Test case 15 passed! Output: 00000010
Test case 16 passed! Output: 00000100
Test case 17 passed! Output: 00001000
Test case 18 passed! Output: 00010000
Test case 19 passed! Output: 00100000
Test case 20 passed! Output: 01000000
Test case 21 passed! Output: 10000000
All 22 tests PASSED
Starting random testing...
Test case 22 passed! Output: 10000000
Test case 23 passed! Output: 10000000
Test case 24 passed! Output: 10000000
Test case 25 passed! Output: 10000000
Test case 26 passed! Output: 10000000
Test case 27 passed! Output: 10000000
Test case 28 passed! Output: 01010011
Test case 29 passed! Output: 01010011
Test case 30 passed! Output: 01010011
Test case 31 passed! Output: 01010011
Test case 32 passed! Output: 01010011
Test case 33 passed! Output: 10101001
Test case 34 passed! Output: 10101001
Test case 35 passed! Output: 11010100
Test case 36 passed! Output: 11010100
Test case 37 passed! Output: 11010100
Test case 38 passed! Output: 00111011
Test case 39 passed! Output: 00111011
Test case 40 passed! Output: 00111011
Test case 41 passed! Output: 10011101
Test case 42 passed! Output: 11110010
Test case 43 passed! Output: 11100101
Test case 44 passed! Output: 11001010
Test case 45 passed! Output: 11001010
Test case 46 passed! Output: 01100101
Test case 47 passed! Output: 01001010
Test case 48 passed! Output: 01001010
Test case 49 passed! Output: 01001010
Test case 50 passed! Output: 01001010
Test case 51 passed! Output: 01001010
Test case 52 passed! Output: 10100101
Test case 53 passed! Output: 10100101
Test case 54 passed! Output: 10100101
Test case 55 passed! Output: 11100011
Test case 56 passed! Output: 11100011
Test case 57 passed! Output: 11100011
Test case 58 passed! Output: 11000111
Test case 59 passed! Output: 11000111
Test case 60 passed! Output: 11000111
Test case 61 passed! Output: 10001111
Test case 62 passed! Output: 10001111
Test case 63 passed! Output: 10001111
Test case 64 passed! Output: 10001111
Test case 65 passed! Output: 10001111
Test case 66 passed! Output: 10001111
Test case 67 passed! Output: 10001111
Test case 68 passed! Output: 10001111
Test case 69 passed! Output: 10001111
Test case 70 passed! Output: 00011111
Test case 71 passed! Output: 00011111
Test case 72 passed! Output: 10000100
Test case 73 passed! Output: 10000100
Test case 74 passed! Output: 00110100
Test case 75 passed! Output: 11001101
Test case 76 passed! Output: 10011011
Test case 77 passed! Output: 00110111
Test case 78 passed! Output: 01101111
Test case 79 passed! Output: 01101111
Test case 80 passed! Output: 01101111
Test case 81 passed! Output: 01101111
Test case 82 passed! Output: 01101111
Test case 83 passed! Output: 01101111
Test case 84 passed! Output: 00000100
Test case 85 passed! Output: 00000100
Test case 86 passed! Output: 00000100
Test case 87 passed! Output: 00000100
Test case 88 passed! Output: 00000100
Test case 89 passed! Output: 00000100
Test case 90 passed! Output: 10100000
Test case 91 passed! Output: 01000001
Test case 92 passed! Output: 01000001
Test case 93 passed! Output: 00100000
Test case 94 passed! Output: 00100000
Test case 95 passed! Output: 00100000
Test case 96 passed! Output: 00100000
Test case 97 passed! Output: 00100000
Test case 98 passed! Output: 00100000
Test case 99 passed! Output: 00100000
Test case 100 passed! Output: 00100000
Test case 101 passed! Output: 00100000
Test case 102 passed! Output: 00100000
Test case 103 passed! Output: 01000001
Test case 104 passed! Output: 01000001
Test case 105 passed! Output: 01000001
Test case 106 passed! Output: 01000001
Test case 107 passed! Output: 01000001
Test case 108 passed! Output: 01000001
Test case 109 passed! Output: 01111001
Test case 110 passed! Output: 01111001
Test case 111 passed! Output: 01111001
Test case 112 passed! Output: 11110011
Test case 113 passed! Output: 11110011
Test case 114 passed! Output: 01111001
Test case 115 passed! Output: 01111001
Test case 116 passed! Output: 01111001
Test case 117 passed! Output: 01111001
Test case 118 passed! Output: 10000010
Test case 119 passed! Output: 10000010
Test case 120 passed! Output: 00000101
Test case 121 passed! Output: 00000101
All tests PASSED
- universal_shift_register_tb.v:291: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.037 devel
- Verilator: $finish at 1us; walltime 0.001 s; speed 754.284 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 57 MB
