Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct 19 11:50:32 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file fsm_control_sets_placed.rpt
| Design       : fsm
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              78 |           10 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------+----------------------------------------+------------------+----------------+
|            Clock Signal           |         Enable Signal        |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | Inst_decode/Inst_clkdiv190/E |                                        |                5 |             24 |
|  Inst_chenillard/Inst_clk_div/CLK |                              |                                        |                3 |             32 |
|  clk_IBUF_BUFG                    |                              | btnC_IBUF                              |                4 |             32 |
|  clk_IBUF_BUFG                    |                              | Inst_chenillard/Inst_clk_div/clk_4Hz_i |                6 |             46 |
|  clk_IBUF_BUFG                    |                              |                                        |               11 |             82 |
+-----------------------------------+------------------------------+----------------------------------------+------------------+----------------+


