/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * modified by Yang Yujun <2024.05.19, for HeavenFox OS>
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "Freescale i.MX6 ULL 14x14 Board";
	compatible = "fsl,imx6ull-topeet", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			/* gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>; */
			enable-active-high;
		};

		reg_gpio_dvfs: regulator-gpio {
			compatible = "regulator-gpio";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_dvfs>;
			regulator-min-microvolt = <1300000>;
			regulator-max-microvolt = <1400000>;
			regulator-name = "gpio_dvfs";
			regulator-type = "voltage";
			gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>;
			states = <1300000 0x1 1400000 0x0>;
		};
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		status = "okay";

		backlight0: backlight-gpio {
			compatible = "fsl,backlight-gpio";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_gpio_backlight>;
			backlight-gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;

			remote-endpoint = <&display0>;
		};
	};

    ledgpio {
        compatible = "fsl,led-gpio";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ledgpio>;
        led1-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;

        status = "okay";
    };

    extkey {
        compatible = "fsl,extern-key";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_extkey>;
        interrupt-parent = <&gpio1>;
        interrupts = <18 IRQ_TYPE_EDGE_BOTH>;
        key0-gpios = <&gpio1 18 GPIO_ACTIVE_LOW>;
        
        status = "okay";
    };
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	dc-supply = <&reg_gpio_dvfs>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>;
};

&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

    tsc2007: tsc2007@48 {
        compatible = "ti,tsc2007";
		reg = <0x48>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_tsc_int>;
        interrupt-parent = <&gpio1>;
        interrupts = <9 IRQ_TYPE_EDGE_BOTH>;
        tsc-int-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
        ti,x-plate-ohms = <660>;
        status = "okay";
    };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x17059 /* SD1 CD */
				MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT	0x17059 /* SD1 VSELECT */
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID    0x13058 /* USB_OTG1_ID */
			>;
		};

		pinctrl_gpio_backlight: gpio_backlightgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08		0x10B0
			>;
		};

        pinctrl_ledgpio: ledgpiogrp {
            fsl,pins = <
                MX6UL_PAD_GPIO1_IO03__GPIO1_IO03    	0x10B0
            >;
        };

        pinctrl_extkey: extkeygrp {
            fsl,pins = <
                MX6UL_PAD_UART1_CTS_B__GPIO1_IO18    	0xF080
            >;
        };

        pinctrl_tsc_int: tsc_intgrp {
            fsl,pins = <
                MX6UL_PAD_GPIO1_IO09__GPIO1_IO09    	0xF080
            >;
        };

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 		0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 		0x4001b8b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 		0x4001b8b0
				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 		0x4001b8b0
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  	0x79
				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  	0x79
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  	0x79
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  	0x79
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  	0x79
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  	0x79
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  	0x79
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  	0x79
				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  	0x79
				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  	0x79
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  	0x79
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  	0x79
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  	0x79
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  	0x79
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  	0x79
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  	0x79
				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  	0x79
				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  	0x79
				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  	0x79
				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  	0x79
				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  	0x79
				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  	0x79
				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  	0x79
				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  	0x79
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    	0x79
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  	0x79
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    	0x79
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    	0x79
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__PWM1_OUT   		0x110b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      	0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 	0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   	0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   	0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     	0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      	0x70a1
			>;
		};

		pinctrl_tsc: tscgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01		0xb0
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02		0xb0
				// MX6UL_PAD_GPIO1_IO03__GPIO1_IO03		0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04		0xb0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	0x1b0b1
			>;
		};

		pinctrl_uart2dte: uart2dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     		0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     		0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     		0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x17059
			>;
		};

		pinctrl_usdhc2_8bit: usdhc2grp_8bit {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 	0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 	0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 	0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 	0x17059
			>;
		};

		pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x100b9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x170b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x170b9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 	0x170b9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 	0x170b9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 	0x170b9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 	0x170b9
			>;
		};

		pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x100f9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x170f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x170f9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 	0x170f9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 	0x170f9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 	0x170f9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 	0x170f9
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    	0x30b0
			>;
		};
	};
};

&iomuxc_snvs {
	pinctrl-names = "default_snvs";
    pinctrl-0 = <&pinctrl_hog_2>;

    imx6ul-evk {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00		0x80000000
			>;
        };

		pinctrl_dvfs: dvfsgrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03		0x79
			>;
		};
		
		pinctrl_lcdif_reset: lcdifresetgrp {
			fsl,pins = <
				/* used for lcd reset */
				MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09  	0x79
			>;
		};

	};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl
		     &pinctrl_lcdif_reset>;
	display = <&display0>;
	status = "okay";

	display0: display {
		bits-per-pixel = <16>;
		bus-width = <24>;

		remote-endpoint = <&backlight0>;
		backlight-ways = "gpio";

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
				clock-frequency = <9200000>;
				hactive = <480>;
				vactive = <272>;
				hfront-porch = <8>;
				hback-porch = <4>;
				hsync-len = <41>;
				vback-porch = <2>;
				vfront-porch = <4>;
				vsync-len = <10>;

				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "okay";
	ddrsmp=<0>;

	flash0: n25q256a@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,n25q256a";
		spi-max-frequency = <29000000>;
		spi-nor,ddr-quad-read-dummy = <6>;
		reg = <0>;
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	/* for DTE mode, add below change */
	/* fsl,dte-mode; */
	/* pinctrl-0 = <&pinctrl_uart2dte>; */
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_sd1_vmmc>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_8bit_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_8bit_200mhz>;

	non-removable;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
};
