{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:17:05 2019 " "Info: Processing started: Fri May 03 15:17:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiniteStateMachine -c FiniteStateMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FiniteStateMachine -c FiniteStateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file finitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiniteStateMachine-FiniteStateMachine " "Info: Found design unit 1: FiniteStateMachine-FiniteStateMachine" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Info: Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Info: Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Info: Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/PLL.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FiniteStateMachine " "Info: Elaborating entity \"FiniteStateMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGARESET FiniteStateMachine.vhd(31) " "Warning (10540): VHDL Signal Declaration warning at FiniteStateMachine.vhd(31): used explicit default value for signal \"VGARESET\" because signal was never assigned a value" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Info: Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "FiniteStateMachine.vhd" "C1" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C2 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:C2\"" {  } { { "FiniteStateMachine.vhd" "C2" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:C2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:C2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/PLL.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:C2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:C2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/PLL.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:C2\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:C2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Info: Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/PLL.vhd" 131 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "FiniteStateMachine.vhd" "Mod2" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 356 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "FiniteStateMachine.vhd" "Div1" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 355 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "FiniteStateMachine.vhd" "Mod1" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 354 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FiniteStateMachine.vhd" "Div0" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 353 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "FiniteStateMachine.vhd" "Mod0" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 353 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 356 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Info: Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 356 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_38m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_38m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_38m " "Info: Found entity 1: lpm_divide_38m" {  } { { "db/lpm_divide_38m.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/lpm_divide_38m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Info: Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m5f " "Info: Found entity 1: alt_u_div_m5f" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_m5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 355 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 355 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Info: Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Info: Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Info: Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info: Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 354 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Info: Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 354 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Info: Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Info: Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Info: Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 353 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 353 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Info: Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Info: Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED_seconds\[9\] GND " "Warning (13410): Pin \"LED_seconds\[9\]\" is stuck at GND" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_38m:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_25~64 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_38m:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_25~64\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "784 " "Info: Implemented 784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Info: Implemented 59 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "719 " "Info: Implemented 719 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 15:17:09 2019 " "Info: Processing ended: Fri May 03 15:17:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:17:10 2019 " "Info: Processing started: Fri May 03 15:17:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FiniteStateMachine EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"FiniteStateMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:C2\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"PLL:C2\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:C2\|altpll:altpll_component\|_clk0 9 2 0 0 " "Info: Implementing clock multiplication of 9, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:C2\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/" 0 { } { { 0 { 0 ""} 0 1422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/" 0 { } { { 0 { 0 ""} 0 1423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/" 0 { } { { 0 { 0 ""} 0 1424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:C2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node PLL:C2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock\[1\] (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clock\[1\] (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock[1] } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock\[1\]" } } } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.014 ns register register " "Info: Estimated most critical path is register to register delay of 7.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SYNC:C1\|VPOS\[6\] 1 REG LAB_X34_Y23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y23; Fanout = 4; REG Node = 'SYNC:C1\|VPOS\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYNC:C1|VPOS[6] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.322 ns) 0.738 ns SYNC:C1\|LessThan15~2 2 COMB LAB_X34_Y23 2 " "Info: 2: + IC(0.416 ns) + CELL(0.322 ns) = 0.738 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'SYNC:C1\|LessThan15~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { SYNC:C1|VPOS[6] SYNC:C1|LessThan15~2 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 1.414 ns SYNC:C1\|LessThan14~1 3 COMB LAB_X34_Y23 4 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 1.414 ns; Loc. = LAB_X34_Y23; Fanout = 4; COMB Node = 'SYNC:C1\|LessThan14~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { SYNC:C1|LessThan15~2 SYNC:C1|LessThan14~1 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 2.324 ns SYNC:C1\|LessThan10~0 4 COMB LAB_X33_Y23 1 " "Info: 4: + IC(0.732 ns) + CELL(0.178 ns) = 2.324 ns; Loc. = LAB_X33_Y23; Fanout = 1; COMB Node = 'SYNC:C1\|LessThan10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { SYNC:C1|LessThan14~1 SYNC:C1|LessThan10~0 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 2.999 ns SYNC:C1\|process_0~15 5 COMB LAB_X33_Y23 3 " "Info: 5: + IC(0.131 ns) + CELL(0.544 ns) = 2.999 ns; Loc. = LAB_X33_Y23; Fanout = 3; COMB Node = 'SYNC:C1\|process_0~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { SYNC:C1|LessThan10~0 SYNC:C1|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.545 ns) 4.216 ns SYNC:C1\|G~2 6 COMB LAB_X30_Y23 2 " "Info: 6: + IC(0.672 ns) + CELL(0.545 ns) = 4.216 ns; Loc. = LAB_X30_Y23; Fanout = 2; COMB Node = 'SYNC:C1\|G~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { SYNC:C1|process_0~15 SYNC:C1|G~2 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 4.892 ns SYNC:C1\|G~3 7 COMB LAB_X30_Y23 1 " "Info: 7: + IC(0.354 ns) + CELL(0.322 ns) = 4.892 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'SYNC:C1\|G~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { SYNC:C1|G~2 SYNC:C1|G~3 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 5.568 ns SYNC:C1\|G~4 8 COMB LAB_X30_Y23 1 " "Info: 8: + IC(0.498 ns) + CELL(0.178 ns) = 5.568 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'SYNC:C1\|G~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { SYNC:C1|G~3 SYNC:C1|G~4 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 6.243 ns SYNC:C1\|G~5 9 COMB LAB_X30_Y23 1 " "Info: 9: + IC(0.154 ns) + CELL(0.521 ns) = 6.243 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'SYNC:C1\|G~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { SYNC:C1|G~4 SYNC:C1|G~5 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 6.918 ns SYNC:C1\|G~8 10 COMB LAB_X30_Y23 1 " "Info: 10: + IC(0.154 ns) + CELL(0.521 ns) = 6.918 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'SYNC:C1\|G~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { SYNC:C1|G~5 SYNC:C1|G~8 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.014 ns SYNC:C1\|G\[0\] 11 REG LAB_X30_Y23 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 7.014 ns; Loc. = LAB_X30_Y23; Fanout = 4; REG Node = 'SYNC:C1\|G\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SYNC:C1|G~8 SYNC:C1|G[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.405 ns ( 48.55 % ) " "Info: Total cell delay = 3.405 ns ( 48.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 51.45 % ) " "Info: Total interconnect delay = 3.609 ns ( 51.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { SYNC:C1|VPOS[6] SYNC:C1|LessThan15~2 SYNC:C1|LessThan14~1 SYNC:C1|LessThan10~0 SYNC:C1|process_0~15 SYNC:C1|G~2 SYNC:C1|G~3 SYNC:C1|G~4 SYNC:C1|G~5 SYNC:C1|G~8 SYNC:C1|G[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Warning: Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[6\] 0 " "Info: Pin \"SEG0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[5\] 0 " "Info: Pin \"SEG0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[4\] 0 " "Info: Pin \"SEG0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[3\] 0 " "Info: Pin \"SEG0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[2\] 0 " "Info: Pin \"SEG0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[1\] 0 " "Info: Pin \"SEG0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG0\[0\] 0 " "Info: Pin \"SEG0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[6\] 0 " "Info: Pin \"SEG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[5\] 0 " "Info: Pin \"SEG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[4\] 0 " "Info: Pin \"SEG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[3\] 0 " "Info: Pin \"SEG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[2\] 0 " "Info: Pin \"SEG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[1\] 0 " "Info: Pin \"SEG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[0\] 0 " "Info: Pin \"SEG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[6\] 0 " "Info: Pin \"SEG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[5\] 0 " "Info: Pin \"SEG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[4\] 0 " "Info: Pin \"SEG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[3\] 0 " "Info: Pin \"SEG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[2\] 0 " "Info: Pin \"SEG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[1\] 0 " "Info: Pin \"SEG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[0\] 0 " "Info: Pin \"SEG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[6\] 0 " "Info: Pin \"SEG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[5\] 0 " "Info: Pin \"SEG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[4\] 0 " "Info: Pin \"SEG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[3\] 0 " "Info: Pin \"SEG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[2\] 0 " "Info: Pin \"SEG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[1\] 0 " "Info: Pin \"SEG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[0\] 0 " "Info: Pin \"SEG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_en 0 " "Info: Pin \"LED_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_rst 0 " "Info: Pin \"LED_rst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_display 0 " "Info: Pin \"LED_display\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[0\] 0 " "Info: Pin \"LED_seconds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[1\] 0 " "Info: Pin \"LED_seconds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[2\] 0 " "Info: Pin \"LED_seconds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[3\] 0 " "Info: Pin \"LED_seconds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[4\] 0 " "Info: Pin \"LED_seconds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[5\] 0 " "Info: Pin \"LED_seconds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[6\] 0 " "Info: Pin \"LED_seconds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[7\] 0 " "Info: Pin \"LED_seconds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[8\] 0 " "Info: Pin \"LED_seconds\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_seconds\[9\] 0 " "Info: Pin \"LED_seconds\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_stage\[0\] 0 " "Info: Pin \"LED_stage\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_stage\[1\] 0 " "Info: Pin \"LED_stage\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_stage\[2\] 0 " "Info: Pin \"LED_stage\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_stage\[3\] 0 " "Info: Pin \"LED_stage\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 15:17:14 2019 " "Info: Processing ended: Fri May 03 15:17:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:17:14 2019 " "Info: Processing started: Fri May 03 15:17:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 15:17:16 2019 " "Info: Processing ended: Fri May 03 15:17:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:17:16 2019 " "Info: Processing started: Fri May 03 15:17:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock\[1\] " "Info: Assuming node \"clock\[1\]\" is an undefined clock" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 register SYNC:C1\|HPOS\[5\] register SYNC:C1\|G\[0\] 1.807 ns " "Info: Slack time is 1.807 ns for clock \"PLL:C2\|altpll:altpll_component\|_clk0\" between source register \"SYNC:C1\|HPOS\[5\]\" and destination register \"SYNC:C1\|G\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "134.19 MHz 7.452 ns " "Info: Fmax is 134.19 MHz (period= 7.452 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.018 ns + Largest register register " "Info: + Largest register to register requirement is 9.018 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.836 ns " "Info: + Latch edge is 6.836 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Source clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 destination 2.503 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.503 ns SYNC:C1\|G\[0\] 3 REG LCFF_X30_Y23_N11 4 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 4; REG Node = 'SYNC:C1\|G\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|G[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|G[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|G[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 source 2.505 ns - Longest register " "Info: - Longest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.505 ns SYNC:C1\|HPOS\[5\] 3 REG LCFF_X32_Y23_N21 8 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X32_Y23_N21; Fanout = 8; REG Node = 'SYNC:C1\|HPOS\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[5] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[5] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|G[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|G[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[5] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|G[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|G[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[5] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.211 ns - Longest register register " "Info: - Longest register to register delay is 7.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SYNC:C1\|HPOS\[5\] 1 REG LCFF_X32_Y23_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N21; Fanout = 8; REG Node = 'SYNC:C1\|HPOS\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[5] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.319 ns) 1.211 ns SYNC:C1\|process_0~11 2 COMB LCCOMB_X31_Y23_N30 2 " "Info: 2: + IC(0.892 ns) + CELL(0.319 ns) = 1.211 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 2; COMB Node = 'SYNC:C1\|process_0~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { SYNC:C1|HPOS[5] SYNC:C1|process_0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 2.035 ns SYNC:C1\|process_0~12 3 COMB LCCOMB_X31_Y23_N16 1 " "Info: 3: + IC(0.303 ns) + CELL(0.521 ns) = 2.035 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; COMB Node = 'SYNC:C1\|process_0~12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { SYNC:C1|process_0~11 SYNC:C1|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.545 ns) 2.893 ns SYNC:C1\|process_0~13 4 COMB LCCOMB_X31_Y23_N26 5 " "Info: 4: + IC(0.313 ns) + CELL(0.545 ns) = 2.893 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 5; COMB Node = 'SYNC:C1\|process_0~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { SYNC:C1|process_0~12 SYNC:C1|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.319 ns) 3.788 ns SYNC:C1\|G~1 5 COMB LCCOMB_X30_Y23_N14 1 " "Info: 5: + IC(0.576 ns) + CELL(0.319 ns) = 3.788 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 1; COMB Node = 'SYNC:C1\|G~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { SYNC:C1|process_0~13 SYNC:C1|G~1 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 4.408 ns SYNC:C1\|G~2 6 COMB LCCOMB_X30_Y23_N0 2 " "Info: 6: + IC(0.298 ns) + CELL(0.322 ns) = 4.408 ns; Loc. = LCCOMB_X30_Y23_N0; Fanout = 2; COMB Node = 'SYNC:C1\|G~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { SYNC:C1|G~1 SYNC:C1|G~2 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.521 ns) 5.238 ns SYNC:C1\|G~3 7 COMB LCCOMB_X30_Y23_N26 1 " "Info: 7: + IC(0.309 ns) + CELL(0.521 ns) = 5.238 ns; Loc. = LCCOMB_X30_Y23_N26; Fanout = 1; COMB Node = 'SYNC:C1\|G~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { SYNC:C1|G~2 SYNC:C1|G~3 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.485 ns) 6.026 ns SYNC:C1\|G~4 8 COMB LCCOMB_X30_Y23_N20 1 " "Info: 8: + IC(0.303 ns) + CELL(0.485 ns) = 6.026 ns; Loc. = LCCOMB_X30_Y23_N20; Fanout = 1; COMB Node = 'SYNC:C1\|G~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { SYNC:C1|G~3 SYNC:C1|G~4 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 6.648 ns SYNC:C1\|G~5 9 COMB LCCOMB_X30_Y23_N6 1 " "Info: 9: + IC(0.300 ns) + CELL(0.322 ns) = 6.648 ns; Loc. = LCCOMB_X30_Y23_N6; Fanout = 1; COMB Node = 'SYNC:C1\|G~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { SYNC:C1|G~4 SYNC:C1|G~5 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 7.115 ns SYNC:C1\|G~8 10 COMB LCCOMB_X30_Y23_N10 1 " "Info: 10: + IC(0.289 ns) + CELL(0.178 ns) = 7.115 ns; Loc. = LCCOMB_X30_Y23_N10; Fanout = 1; COMB Node = 'SYNC:C1\|G~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { SYNC:C1|G~5 SYNC:C1|G~8 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.211 ns SYNC:C1\|G\[0\] 11 REG LCFF_X30_Y23_N11 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 7.211 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 4; REG Node = 'SYNC:C1\|G\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SYNC:C1|G~8 SYNC:C1|G[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.628 ns ( 50.31 % ) " "Info: Total cell delay = 3.628 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.583 ns ( 49.69 % ) " "Info: Total interconnect delay = 3.583 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { SYNC:C1|HPOS[5] SYNC:C1|process_0~11 SYNC:C1|process_0~12 SYNC:C1|process_0~13 SYNC:C1|G~1 SYNC:C1|G~2 SYNC:C1|G~3 SYNC:C1|G~4 SYNC:C1|G~5 SYNC:C1|G~8 SYNC:C1|G[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { SYNC:C1|HPOS[5] {} SYNC:C1|process_0~11 {} SYNC:C1|process_0~12 {} SYNC:C1|process_0~13 {} SYNC:C1|G~1 {} SYNC:C1|G~2 {} SYNC:C1|G~3 {} SYNC:C1|G~4 {} SYNC:C1|G~5 {} SYNC:C1|G~8 {} SYNC:C1|G[0] {} } { 0.000ns 0.892ns 0.303ns 0.313ns 0.576ns 0.298ns 0.309ns 0.303ns 0.300ns 0.289ns 0.000ns } { 0.000ns 0.319ns 0.521ns 0.545ns 0.319ns 0.322ns 0.521ns 0.485ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|G[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|G[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[5] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { SYNC:C1|HPOS[5] SYNC:C1|process_0~11 SYNC:C1|process_0~12 SYNC:C1|process_0~13 SYNC:C1|G~1 SYNC:C1|G~2 SYNC:C1|G~3 SYNC:C1|G~4 SYNC:C1|G~5 SYNC:C1|G~8 SYNC:C1|G[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { SYNC:C1|HPOS[5] {} SYNC:C1|process_0~11 {} SYNC:C1|process_0~12 {} SYNC:C1|process_0~13 {} SYNC:C1|G~1 {} SYNC:C1|G~2 {} SYNC:C1|G~3 {} SYNC:C1|G~4 {} SYNC:C1|G~5 {} SYNC:C1|G~8 {} SYNC:C1|G[0] {} } { 0.000ns 0.892ns 0.303ns 0.313ns 0.576ns 0.298ns 0.309ns 0.303ns 0.300ns 0.289ns 0.000ns } { 0.000ns 0.319ns 0.521ns 0.545ns 0.319ns 0.322ns 0.521ns 0.485ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock\[0\] " "Info: No valid register-to-register data paths exist for clock \"clock\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock\[1\] register clock_cycles\[15\] register state_current.S4 135.45 MHz 7.383 ns Internal " "Info: Clock \"clock\[1\]\" has Internal fmax of 135.45 MHz between source register \"clock_cycles\[15\]\" and destination register \"state_current.S4\" (period= 7.383 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.124 ns + Longest register register " "Info: + Longest register to register delay is 7.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_cycles\[15\] 1 REG LCFF_X27_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N1; Fanout = 3; REG Node = 'clock_cycles\[15\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_cycles[15] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.322 ns) 1.471 ns LessThan0~6 2 COMB LCCOMB_X26_Y13_N2 1 " "Info: 2: + IC(1.149 ns) + CELL(0.322 ns) = 1.471 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { clock_cycles[15] LessThan0~6 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 2.288 ns LessThan0~8 3 COMB LCCOMB_X26_Y13_N28 1 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 2.288 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~6 LessThan0~8 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.516 ns) 3.107 ns LessThan0~9 4 COMB LCCOMB_X26_Y13_N30 3 " "Info: 4: + IC(0.303 ns) + CELL(0.516 ns) = 3.107 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 3; COMB Node = 'LessThan0~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.516 ns) 3.938 ns state_current~20 5 COMB LCCOMB_X26_Y13_N8 16 " "Info: 5: + IC(0.315 ns) + CELL(0.516 ns) = 3.938 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 16; COMB Node = 'state_current~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { LessThan0~9 state_current~20 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.758 ns) 7.124 ns state_current.S4 6 REG LCFF_X16_Y19_N3 9 " "Info: 6: + IC(2.428 ns) + CELL(0.758 ns) = 7.124 ns; Loc. = LCFF_X16_Y19_N3; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { state_current~20 state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.633 ns ( 36.96 % ) " "Info: Total cell delay = 2.633 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.491 ns ( 63.04 % ) " "Info: Total interconnect delay = 4.491 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { clock_cycles[15] LessThan0~6 LessThan0~8 LessThan0~9 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { clock_cycles[15] {} LessThan0~6 {} LessThan0~8 {} LessThan0~9 {} state_current~20 {} state_current.S4 {} } { 0.000ns 1.149ns 0.296ns 0.303ns 0.315ns 2.428ns } { 0.000ns 0.322ns 0.521ns 0.516ns 0.516ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] destination 2.825 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\[1\]\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 55 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 55; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.602 ns) 2.825 ns state_current.S4 3 REG LCFF_X16_Y19_N3 9 " "Info: 3: + IC(0.965 ns) + CELL(0.602 ns) = 2.825 ns; Loc. = LCFF_X16_Y19_N3; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.63 % ) " "Info: Total cell delay = 1.628 ns ( 57.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 42.37 % ) " "Info: Total interconnect delay = 1.197 ns ( 42.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.965ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] source 2.845 ns - Longest register " "Info: - Longest clock path from clock \"clock\[1\]\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 55 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 55; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.845 ns clock_cycles\[15\] 3 REG LCFF_X27_Y13_N1 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X27_Y13_N1; Fanout = 3; REG Node = 'clock_cycles\[15\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock[1]~clkctrl clock_cycles[15] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock[1] clock[1]~clkctrl clock_cycles[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} clock_cycles[15] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.965ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock[1] clock[1]~clkctrl clock_cycles[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} clock_cycles[15] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { clock_cycles[15] LessThan0~6 LessThan0~8 LessThan0~9 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { clock_cycles[15] {} LessThan0~6 {} LessThan0~8 {} LessThan0~9 {} state_current~20 {} state_current.S4 {} } { 0.000ns 1.149ns 0.296ns 0.303ns 0.315ns 2.428ns } { 0.000ns 0.322ns 0.521ns 0.516ns 0.516ns 0.758ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.965ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock[1] clock[1]~clkctrl clock_cycles[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} clock_cycles[15] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 register SYNC:C1\|HPOS\[10\] register SYNC:C1\|HPOS\[10\] 638 ps " "Info: Minimum slack time is 638 ps for clock \"PLL:C2\|altpll:altpll_component\|_clk0\" between source register \"SYNC:C1\|HPOS\[10\]\" and destination register \"SYNC:C1\|HPOS\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.647 ns + Shortest register register " "Info: + Shortest register to register delay is 0.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SYNC:C1\|HPOS\[10\] 1 REG LCFF_X32_Y23_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 7; REG Node = 'SYNC:C1\|HPOS\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[10] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.178 ns) 0.551 ns SYNC:C1\|HPOS\[10\]~31 2 COMB LCCOMB_X32_Y23_N30 1 " "Info: 2: + IC(0.373 ns) + CELL(0.178 ns) = 0.551 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 1; COMB Node = 'SYNC:C1\|HPOS\[10\]~31'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { SYNC:C1|HPOS[10] SYNC:C1|HPOS[10]~31 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.647 ns SYNC:C1\|HPOS\[10\] 3 REG LCFF_X32_Y23_N31 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.647 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 7; REG Node = 'SYNC:C1\|HPOS\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SYNC:C1|HPOS[10]~31 SYNC:C1|HPOS[10] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 42.35 % ) " "Info: Total cell delay = 0.274 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.373 ns ( 57.65 % ) " "Info: Total interconnect delay = 0.373 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { SYNC:C1|HPOS[10] SYNC:C1|HPOS[10]~31 SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.647 ns" { SYNC:C1|HPOS[10] {} SYNC:C1|HPOS[10]~31 {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.373ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.423 ns " "Info: + Latch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Source clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 destination 2.505 ns + Longest register " "Info: + Longest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to destination register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.505 ns SYNC:C1\|HPOS\[10\] 3 REG LCFF_X32_Y23_N31 7 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 7; REG Node = 'SYNC:C1\|HPOS\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 source 2.505 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.505 ns SYNC:C1\|HPOS\[10\] 3 REG LCFF_X32_Y23_N31 7 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 7; REG Node = 'SYNC:C1\|HPOS\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { SYNC:C1|HPOS[10] SYNC:C1|HPOS[10]~31 SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.647 ns" { SYNC:C1|HPOS[10] {} SYNC:C1|HPOS[10]~31 {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.373ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[10] {} } { 0.000ns 0.918ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_current.S4 enable clock\[1\] 3.792 ns register " "Info: tsu for register \"state_current.S4\" (data pin = \"enable\", clock pin = \"clock\[1\]\") is 3.792 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.655 ns + Longest pin register " "Info: + Longest pin to register delay is 6.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'enable'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.322 ns) 2.992 ns state_current~19 2 COMB LCCOMB_X26_Y13_N26 1 " "Info: 2: + IC(1.644 ns) + CELL(0.322 ns) = 2.992 ns; Loc. = LCCOMB_X26_Y13_N26; Fanout = 1; COMB Node = 'state_current~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { enable state_current~19 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.177 ns) 3.469 ns state_current~20 3 COMB LCCOMB_X26_Y13_N8 16 " "Info: 3: + IC(0.300 ns) + CELL(0.177 ns) = 3.469 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 16; COMB Node = 'state_current~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { state_current~19 state_current~20 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.758 ns) 6.655 ns state_current.S4 4 REG LCFF_X16_Y19_N3 9 " "Info: 4: + IC(2.428 ns) + CELL(0.758 ns) = 6.655 ns; Loc. = LCFF_X16_Y19_N3; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { state_current~20 state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 34.31 % ) " "Info: Total cell delay = 2.283 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 65.69 % ) " "Info: Total interconnect delay = 4.372 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { enable state_current~19 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { enable {} enable~combout {} state_current~19 {} state_current~20 {} state_current.S4 {} } { 0.000ns 0.000ns 1.644ns 0.300ns 2.428ns } { 0.000ns 1.026ns 0.322ns 0.177ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] destination 2.825 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\[1\]\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 55 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 55; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.602 ns) 2.825 ns state_current.S4 3 REG LCFF_X16_Y19_N3 9 " "Info: 3: + IC(0.965 ns) + CELL(0.602 ns) = 2.825 ns; Loc. = LCFF_X16_Y19_N3; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.63 % ) " "Info: Total cell delay = 1.628 ns ( 57.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 42.37 % ) " "Info: Total interconnect delay = 1.197 ns ( 42.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.965ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { enable state_current~19 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { enable {} enable~combout {} state_current~19 {} state_current~20 {} state_current.S4 {} } { 0.000ns 0.000ns 1.644ns 0.300ns 2.428ns } { 0.000ns 1.026ns 0.322ns 0.177ns 0.758ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.965ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock\[1\] SEG2\[3\] seconds\[6\] 34.421 ns register " "Info: tco from clock \"clock\[1\]\" to destination pin \"SEG2\[3\]\" through register \"seconds\[6\]\" is 34.421 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] source 2.843 ns + Longest register " "Info: + Longest clock path from clock \"clock\[1\]\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 55 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 55; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.843 ns seconds\[6\] 3 REG LCFF_X27_Y12_N11 11 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X27_Y12_N11; Fanout = 11; REG Node = 'seconds\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock[1]~clkctrl seconds[6] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock[1] clock[1]~clkctrl seconds[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} seconds[6] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.301 ns + Longest register pin " "Info: + Longest register to pin delay is 31.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seconds\[6\] 1 REG LCFF_X27_Y12_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N11; Fanout = 11; REG Node = 'seconds\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds[6] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.517 ns) 0.919 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X27_Y12_N18 2 " "Info: 2: + IC(0.402 ns) + CELL(0.517 ns) = 0.919 ns; Loc. = LCCOMB_X27_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { seconds[6] lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.999 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X27_Y12_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.999 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.079 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X27_Y12_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.079 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.537 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X27_Y12_N24 11 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.537 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.461 ns) 2.928 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[30\]~73 6 COMB LCCOMB_X24_Y12_N2 2 " "Info: 6: + IC(0.930 ns) + CELL(0.461 ns) = 2.928 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[30\]~73'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[30]~73 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.517 ns) 4.004 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_4_result_int\[4\]~7 7 COMB LCCOMB_X24_Y12_N16 1 " "Info: 7: + IC(0.559 ns) + CELL(0.517 ns) = 4.004 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[30]~73 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.462 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_4_result_int\[5\]~8 8 COMB LCCOMB_X24_Y12_N18 14 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 4.462 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 14; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.461 ns) 5.795 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[36\]~86 9 COMB LCCOMB_X25_Y13_N16 2 " "Info: 9: + IC(0.872 ns) + CELL(0.461 ns) = 5.795 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[36\]~86'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[36]~86 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.517 ns) 6.875 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[1\]~1 10 COMB LCCOMB_X25_Y12_N0 2 " "Info: 10: + IC(0.563 ns) + CELL(0.517 ns) = 6.875 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[36]~86 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.955 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[2\]~3 11 COMB LCCOMB_X25_Y12_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.955 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.035 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[3\]~5 12 COMB LCCOMB_X25_Y12_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.035 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.115 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[4\]~7 13 COMB LCCOMB_X25_Y12_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.115 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.195 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[5\]~9 14 COMB LCCOMB_X25_Y12_N8 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.195 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.653 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[6\]~10 15 COMB LCCOMB_X25_Y12_N10 17 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 7.653 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.319 ns) 9.017 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[45\]~93 16 COMB LCCOMB_X25_Y13_N28 2 " "Info: 16: + IC(1.045 ns) + CELL(0.319 ns) = 9.017 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[45\]~93'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[45]~93 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.517 ns) 10.585 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[1\]~1 17 COMB LCCOMB_X26_Y12_N6 2 " "Info: 17: + IC(1.051 ns) + CELL(0.517 ns) = 10.585 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[45]~93 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.665 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[2\]~3 18 COMB LCCOMB_X26_Y12_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.665 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.745 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[3\]~5 19 COMB LCCOMB_X26_Y12_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.745 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.825 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[4\]~7 20 COMB LCCOMB_X26_Y12_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.825 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.999 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[5\]~9 21 COMB LCCOMB_X26_Y12_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 10.999 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.079 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[6\]~11 22 COMB LCCOMB_X26_Y12_N16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 11.079 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.537 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[7\]~12 23 COMB LCCOMB_X26_Y12_N18 20 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 11.537 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 20; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.322 ns) 12.958 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[54\]~103 24 COMB LCCOMB_X26_Y15_N6 2 " "Info: 24: + IC(1.099 ns) + CELL(0.322 ns) = 12.958 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[54\]~103'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[54]~103 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.620 ns) 14.736 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[1\]~1 25 COMB LCCOMB_X27_Y16_N14 2 " "Info: 25: + IC(1.158 ns) + CELL(0.620 ns) = 14.736 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[54]~103 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.816 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[2\]~3 26 COMB LCCOMB_X27_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 14.816 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.896 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[3\]~5 27 COMB LCCOMB_X27_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 14.896 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.976 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[4\]~7 28 COMB LCCOMB_X27_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 14.976 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.056 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[5\]~9 29 COMB LCCOMB_X27_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.056 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.136 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[6\]~11 30 COMB LCCOMB_X27_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.136 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[6\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.216 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[7\]~13 31 COMB LCCOMB_X27_Y16_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.216 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[7\]~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[6]~11 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.674 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[8\]~14 32 COMB LCCOMB_X27_Y16_N28 16 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 15.674 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 16; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_7_result_int\[8\]~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[7]~13 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.178 ns) 16.789 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[69\]~130 33 COMB LCCOMB_X26_Y15_N30 3 " "Info: 33: + IC(0.937 ns) + CELL(0.178 ns) = 16.789 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[69\]~130'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[69]~130 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.517 ns) 18.902 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_8_result_int\[7\]~13 34 COMB LCCOMB_X26_Y16_N24 2 " "Info: 34: + IC(1.596 ns) + CELL(0.517 ns) = 18.902 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_8_result_int\[7\]~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[69]~130 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.982 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_8_result_int\[8\]~15 35 COMB LCCOMB_X26_Y16_N26 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 18.982 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_8_result_int\[8\]~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[7]~13 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.440 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_8_result_int\[9\]~16 36 COMB LCCOMB_X26_Y16_N28 9 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 19.440 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 9; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|add_sub_8_result_int\[9\]~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[8]~15 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[9]~16 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.521 ns) 20.315 ns lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[78\]~118 37 COMB LCCOMB_X26_Y16_N6 17 " "Info: 37: + IC(0.354 ns) + CELL(0.521 ns) = 20.315 ns; Loc. = LCCOMB_X26_Y16_N6; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_a5m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_40f:divider\|StageOut\[78\]~118'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[9]~16 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[78]~118 } "NODE_NAME" } } { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_40f.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.485 ns) 22.215 ns Mux12~2 38 COMB LCCOMB_X24_Y19_N6 1 " "Info: 38: + IC(1.415 ns) + CELL(0.485 ns) = 22.215 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 1; COMB Node = 'Mux12~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[78]~118 Mux12~2 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.521 ns) 23.608 ns temp2~16 39 COMB LCCOMB_X25_Y16_N26 1 " "Info: 39: + IC(0.872 ns) + CELL(0.521 ns) = 23.608 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 1; COMB Node = 'temp2~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { Mux12~2 temp2~16 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 24.424 ns temp2~17 40 COMB LCCOMB_X25_Y16_N12 3 " "Info: 40: + IC(0.295 ns) + CELL(0.521 ns) = 24.424 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 3; COMB Node = 'temp2~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { temp2~16 temp2~17 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.322 ns) 25.947 ns temp2~27 41 COMB LCCOMB_X21_Y19_N26 1 " "Info: 41: + IC(1.201 ns) + CELL(0.322 ns) = 25.947 ns; Loc. = LCCOMB_X21_Y19_N26; Fanout = 1; COMB Node = 'temp2~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { temp2~17 temp2~27 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(2.860 ns) 31.301 ns SEG2\[3\] 42 PIN PIN_C1 0 " "Info: 42: + IC(2.494 ns) + CELL(2.860 ns) = 31.301 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'SEG2\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { temp2~27 SEG2[3] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.458 ns ( 46.19 % ) " "Info: Total cell delay = 14.458 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.843 ns ( 53.81 % ) " "Info: Total interconnect delay = 16.843 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.301 ns" { seconds[6] lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[30]~73 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[36]~86 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[45]~93 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[54]~103 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[6]~11 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[7]~13 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[69]~130 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[7]~13 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[8]~15 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[9]~16 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[78]~118 Mux12~2 temp2~16 temp2~17 temp2~27 SEG2[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.301 ns" { seconds[6] {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[30]~73 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[36]~86 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[5]~9 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[45]~93 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[5]~9 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[6]~11 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[54]~103 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[5]~9 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[6]~11 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[7]~13 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[69]~130 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[7]~13 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[8]~15 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[9]~16 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[78]~118 {} Mux12~2 {} temp2~16 {} temp2~17 {} temp2~27 {} SEG2[3] {} } { 0.000ns 0.402ns 0.000ns 0.000ns 0.000ns 0.930ns 0.559ns 0.000ns 0.872ns 0.563ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.045ns 1.051ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.099ns 1.158ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.937ns 1.596ns 0.000ns 0.000ns 0.354ns 1.415ns 0.872ns 0.295ns 1.201ns 2.494ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.458ns 0.461ns 0.517ns 0.458ns 0.461ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.322ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.521ns 0.485ns 0.521ns 0.521ns 0.322ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock[1] clock[1]~clkctrl seconds[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} seconds[6] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.301 ns" { seconds[6] lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[30]~73 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[36]~86 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[45]~93 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[54]~103 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[1]~1 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[2]~3 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[3]~5 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[4]~7 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[5]~9 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[6]~11 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[7]~13 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[69]~130 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[7]~13 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[8]~15 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[9]~16 lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[78]~118 Mux12~2 temp2~16 temp2~17 temp2~27 SEG2[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.301 ns" { seconds[6] {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[30]~73 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[36]~86 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[5]~9 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[45]~93 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[5]~9 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[6]~11 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[54]~103 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[1]~1 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[2]~3 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[5]~9 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[6]~11 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[7]~13 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[69]~130 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[7]~13 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[8]~15 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[9]~16 {} lpm_divide:Mod1|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|StageOut[78]~118 {} Mux12~2 {} temp2~16 {} temp2~17 {} temp2~27 {} SEG2[3] {} } { 0.000ns 0.402ns 0.000ns 0.000ns 0.000ns 0.930ns 0.559ns 0.000ns 0.872ns 0.563ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.045ns 1.051ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.099ns 1.158ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.937ns 1.596ns 0.000ns 0.000ns 0.354ns 1.415ns 0.872ns 0.295ns 1.201ns 2.494ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.458ns 0.461ns 0.517ns 0.458ns 0.461ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.322ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.521ns 0.485ns 0.521ns 0.521ns 0.322ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "display SEG2\[6\] 12.253 ns Longest " "Info: Longest tpd from source pin \"display\" to destination pin \"SEG2\[6\]\" is 12.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns display 1 PIN PIN_M1 52 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 52; PIN Node = 'display'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.545 ns) 3.982 ns temp2~6 2 COMB LCCOMB_X21_Y19_N20 1 " "Info: 2: + IC(2.411 ns) + CELL(0.545 ns) = 3.982 ns; Loc. = LCCOMB_X21_Y19_N20; Fanout = 1; COMB Node = 'temp2~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { display temp2~6 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.178 ns) 5.304 ns temp2~7 3 COMB LCCOMB_X25_Y17_N8 1 " "Info: 3: + IC(1.144 ns) + CELL(0.178 ns) = 5.304 ns; Loc. = LCCOMB_X25_Y17_N8; Fanout = 1; COMB Node = 'temp2~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { temp2~6 temp2~7 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.278 ns) 5.883 ns temp2~9 4 COMB LCCOMB_X25_Y17_N14 1 " "Info: 4: + IC(0.301 ns) + CELL(0.278 ns) = 5.883 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 1; COMB Node = 'temp2~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { temp2~7 temp2~9 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.278 ns) 6.463 ns temp2~11 5 COMB LCCOMB_X25_Y17_N28 1 " "Info: 5: + IC(0.302 ns) + CELL(0.278 ns) = 6.463 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 1; COMB Node = 'temp2~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { temp2~9 temp2~11 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.950 ns) + CELL(2.840 ns) 12.253 ns SEG2\[6\] 6 PIN PIN_D3 0 " "Info: 6: + IC(2.950 ns) + CELL(2.840 ns) = 12.253 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'SEG2\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { temp2~11 SEG2[6] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.145 ns ( 41.99 % ) " "Info: Total cell delay = 5.145 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.108 ns ( 58.01 % ) " "Info: Total interconnect delay = 7.108 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.253 ns" { display temp2~6 temp2~7 temp2~9 temp2~11 SEG2[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.253 ns" { display {} display~combout {} temp2~6 {} temp2~7 {} temp2~9 {} temp2~11 {} SEG2[6] {} } { 0.000ns 0.000ns 2.411ns 1.144ns 0.301ns 0.302ns 2.950ns } { 0.000ns 1.026ns 0.545ns 0.178ns 0.278ns 0.278ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_current.S9 reset clock\[1\] 0.009 ns register " "Info: th for register \"state_current.S9\" (data pin = \"reset\", clock pin = \"clock\[1\]\") is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] destination 2.837 ns + Longest register " "Info: + Longest clock path from clock \"clock\[1\]\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 55 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 55; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.837 ns state_current.S9 3 REG LCFF_X19_Y18_N3 17 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X19_Y18_N3; Fanout = 17; REG Node = 'state_current.S9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clock[1]~clkctrl state_current.S9 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.38 % ) " "Info: Total cell delay = 1.628 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.209 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.209 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clock[1] clock[1]~clkctrl state_current.S9 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S9 {} } { 0.000ns 0.000ns 0.232ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.114 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_L22 18 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 18; PIN Node = 'reset'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.177 ns) 3.018 ns state_current~26 2 COMB LCCOMB_X19_Y18_N2 1 " "Info: 2: + IC(1.815 ns) + CELL(0.177 ns) = 3.018 ns; Loc. = LCCOMB_X19_Y18_N2; Fanout = 1; COMB Node = 'state_current~26'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { reset state_current~26 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.114 ns state_current.S9 3 REG LCFF_X19_Y18_N3 17 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.114 ns; Loc. = LCFF_X19_Y18_N3; Fanout = 17; REG Node = 'state_current.S9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state_current~26 state_current.S9 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 41.71 % ) " "Info: Total cell delay = 1.299 ns ( 41.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.815 ns ( 58.29 % ) " "Info: Total interconnect delay = 1.815 ns ( 58.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { reset state_current~26 state_current.S9 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.114 ns" { reset {} reset~combout {} state_current~26 {} state_current.S9 {} } { 0.000ns 0.000ns 1.815ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clock[1] clock[1]~clkctrl state_current.S9 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S9 {} } { 0.000ns 0.000ns 0.232ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { reset state_current~26 state_current.S9 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.114 ns" { reset {} reset~combout {} state_current~26 {} state_current.S9 {} } { 0.000ns 0.000ns 1.815ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 15:17:17 2019 " "Info: Processing ended: Fri May 03 15:17:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
