Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 00:09:48 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             301 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             198 |           51 |
| Yes          | No                    | No                     |             199 |           53 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                    Enable Signal                                                                    |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/r_stage_reg[8]_0[0]        |                                                                                                                                                    |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state84                                                                                                              |                                                                                                                                                    |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state72                                                                                                              |                                                                                                                                                    |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                                               |                                                                                                                                                    |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state68                                                                                                              |                                                                                                                                                    |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[64]_0[0] |                                                                                                                                                    |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/start0_reg_n_0                                                  |                                                                                                                                                    |                9 |             25 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/E[0]                 |                                                                                                                                                    |                7 |             28 |         4.00 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/r_stage_reg_n_0_[0] |                7 |             43 |         6.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/start0                                                      |                                                                                                                                                    |               14 |             65 |         4.64 |
|  ap_clk      |                                                                                                                                                     | ap_rst                                                                                                                                             |               44 |            155 |         3.52 |
|  ap_clk      |                                                                                                                                                     |                                                                                                                                                    |               91 |            305 |         3.35 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


