Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov 10 14:33:33 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.074        0.000                      0                    8        0.162        0.000                      0                    8        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.074        0.000                      0                    8        0.162        0.000                      0                    8        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.580ns (34.868%)  route 1.083ns (65.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 f  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.704     6.667    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.379     7.170    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
                         clock pessimism              0.277    15.485    
                         clock uncertainty           -0.035    15.449    
    SLICE_X0Y177         FDCE (Setup_fdce_C_CE)      -0.205    15.244    vendingmachine0/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.580ns (34.868%)  route 1.083ns (65.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 f  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.704     6.667    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.379     7.170    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.277    15.485    
                         clock uncertainty           -0.035    15.449    
    SLICE_X0Y177         FDCE (Setup_fdce_C_CE)      -0.205    15.244    vendingmachine0/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.580ns (34.868%)  route 1.083ns (65.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 f  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.704     6.667    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.379     7.170    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/C
                         clock pessimism              0.277    15.485    
                         clock uncertainty           -0.035    15.449    
    SLICE_X0Y177         FDCE (Setup_fdce_C_CE)      -0.205    15.244    vendingmachine0/ledreg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.580ns (34.868%)  route 1.083ns (65.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 f  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.704     6.667    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.379     7.170    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/C
                         clock pessimism              0.277    15.485    
                         clock uncertainty           -0.035    15.449    
    SLICE_X0Y177         FDCE (Setup_fdce_C_CE)      -0.205    15.244    vendingmachine0/ledreg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 vendingmachine0/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.580ns (33.156%)  route 1.169ns (66.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 f  vendingmachine0/FSM_sequential_currentState_reg[0]/Q
                         net (fo=4, routed)           1.169     7.132    vendingmachine0/currentState__0[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  vendingmachine0/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.256    vendingmachine0/currentState__1[0]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
                         clock pessimism              0.299    15.507    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y177         FDCE (Setup_fdce_C_D)        0.029    15.500    vendingmachine0/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.500    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 vendingmachine0/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.608ns (34.209%)  route 1.169ns (65.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 r  vendingmachine0/FSM_sequential_currentState_reg[0]/Q
                         net (fo=4, routed)           1.169     7.132    vendingmachine0/currentState__0[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I2_O)        0.152     7.284 r  vendingmachine0/FSM_sequential_currentState[1]_i_2/O
                         net (fo=1, routed)           0.000     7.284    vendingmachine0/currentState__1[1]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.299    15.507    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y177         FDCE (Setup_fdce_C_D)        0.075    15.546    vendingmachine0/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 vendingmachine0/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.580ns (41.161%)  route 0.829ns (58.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 r  vendingmachine0/FSM_sequential_currentState_reg[0]/Q
                         net (fo=4, routed)           0.829     6.792    vendingmachine0/currentState__0[0]
    SLICE_X0Y177         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  vendingmachine0/ledreg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.916    vendingmachine0/ledreg[0]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/C
                         clock pessimism              0.299    15.507    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y177         FDCE (Setup_fdce_C_D)        0.031    15.502    vendingmachine0/ledreg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 vendingmachine0/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.580ns (53.025%)  route 0.514ns (46.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.822     5.507    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDCE (Prop_fdce_C_Q)         0.456     5.963 f  vendingmachine0/FSM_sequential_currentState_reg[0]/Q
                         net (fo=4, routed)           0.514     6.476    vendingmachine0/currentState__0[0]
    SLICE_X0Y177         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  vendingmachine0/ledreg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.600    vendingmachine0/ledreg[1]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.708    15.207    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/C
                         clock pessimism              0.299    15.507    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y177         FDCE (Setup_fdce_C_D)        0.031    15.502    vendingmachine0/ledreg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  8.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  vendingmachine0/oldSw_reg[1]/Q
                         net (fo=3, routed)           0.081     1.809    vendingmachine0/p_1_in
    SLICE_X0Y177         LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  vendingmachine0/ledreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vendingmachine0/ledreg[0]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_D)         0.092     1.693    vendingmachine0/ledreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.130     1.859    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I0_O)        0.048     1.907 r  vendingmachine0/FSM_sequential_currentState[1]_i_2/O
                         net (fo=1, routed)           0.000     1.907    vendingmachine0/currentState__1[1]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_D)         0.107     1.708    vendingmachine0/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.131     1.860    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  vendingmachine0/ledreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    vendingmachine0/ledreg[1]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_D)         0.092     1.693    vendingmachine0/ledreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  vendingmachine0/oldSw_reg[0]/Q
                         net (fo=5, routed)           0.130     1.859    vendingmachine0/oldSw_reg_n_0_[0]
    SLICE_X0Y177         LUT4 (Prop_lut4_I1_O)        0.045     1.904 r  vendingmachine0/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    vendingmachine0/currentState__1[0]
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_D)         0.091     1.692    vendingmachine0/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.474%)  route 0.198ns (51.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  vendingmachine0/oldSw_reg[1]/Q
                         net (fo=3, routed)           0.082     1.810    vendingmachine0/p_1_in
    SLICE_X0Y177         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.116     1.972    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_CE)       -0.039     1.562    vendingmachine0/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/FSM_sequential_currentState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.474%)  route 0.198ns (51.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  vendingmachine0/oldSw_reg[1]/Q
                         net (fo=3, routed)           0.082     1.810    vendingmachine0/p_1_in
    SLICE_X0Y177         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.116     1.972    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_CE)       -0.039     1.562    vendingmachine0/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.474%)  route 0.198ns (51.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  vendingmachine0/oldSw_reg[1]/Q
                         net (fo=3, routed)           0.082     1.810    vendingmachine0/p_1_in
    SLICE_X0Y177         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.116     1.972    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[0]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_CE)       -0.039     1.562    vendingmachine0/ledreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vendingmachine0/oldSw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vendingmachine0/ledreg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.474%)  route 0.198ns (51.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.643     1.588    vendingmachine0/CLK
    SLICE_X1Y177         FDCE                                         r  vendingmachine0/oldSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  vendingmachine0/oldSw_reg[1]/Q
                         net (fo=3, routed)           0.082     1.810    vendingmachine0/p_1_in
    SLICE_X0Y177         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  vendingmachine0/FSM_sequential_currentState[1]_i_1/O
                         net (fo=4, routed)           0.116     1.972    vendingmachine0/currentState
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.914     2.107    vendingmachine0/CLK
    SLICE_X0Y177         FDCE                                         r  vendingmachine0/ledreg_reg[1]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X0Y177         FDCE (Hold_fdce_C_CE)       -0.039     1.562    vendingmachine0/ledreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y177   vendingmachine0/ledreg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y177   vendingmachine0/ledreg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y177   vendingmachine0/oldSw_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y177   vendingmachine0/oldSw_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y177   vendingmachine0/oldSw_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y177   vendingmachine0/oldSw_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y177   vendingmachine0/ledreg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y177   vendingmachine0/oldSw_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y177   vendingmachine0/oldSw_reg[0]/C



