{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631171961051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631171961162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 08:19:20 2021 " "Processing started: Thu Sep 09 08:19:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631171961162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171961162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_nios -c projet_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet_nios -c projet_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171961162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631171963119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631171963119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/config_tp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file config_tp/synthesis/config_tp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_tp-rtl " "Found design unit 1: config_tp-rtl" {  } { { "config_tp/synthesis/config_tp.vhd" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978390 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_tp " "Found entity 1: config_tp" {  } { { "config_tp/synthesis/config_tp.vhd" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "config_tp/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "config_tp/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_irq_mapper " "Found entity 1: config_tp_irq_mapper" {  } { { "config_tp/synthesis/submodules/config_tp_irq_mapper.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0 " "Found entity 1: config_tp_mm_interconnect_0" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_avalon_st_adapter " "Found entity 1: config_tp_mm_interconnect_0_avalon_st_adapter" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_rsp_mux_001 " "Found entity 1: config_tp_mm_interconnect_0_rsp_mux_001" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978424 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_rsp_mux " "Found entity 1: config_tp_mm_interconnect_0_rsp_mux" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_rsp_demux " "Found entity 1: config_tp_mm_interconnect_0_rsp_demux" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_cmd_mux_001 " "Found entity 1: config_tp_mm_interconnect_0_cmd_mux_001" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_cmd_mux " "Found entity 1: config_tp_mm_interconnect_0_cmd_mux" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_cmd_demux_001 " "Found entity 1: config_tp_mm_interconnect_0_cmd_demux_001" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_cmd_demux " "Found entity 1: config_tp_mm_interconnect_0_cmd_demux" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel config_tp_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel config_tp_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_router_006_default_decode " "Found entity 1: config_tp_mm_interconnect_0_router_006_default_decode" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978456 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_mm_interconnect_0_router_006 " "Found entity 2: config_tp_mm_interconnect_0_router_006" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel config_tp_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel config_tp_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_router_003_default_decode " "Found entity 1: config_tp_mm_interconnect_0_router_003_default_decode" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978460 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_mm_interconnect_0_router_003 " "Found entity 2: config_tp_mm_interconnect_0_router_003" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel config_tp_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel config_tp_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_router_002_default_decode " "Found entity 1: config_tp_mm_interconnect_0_router_002_default_decode" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978464 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_mm_interconnect_0_router_002 " "Found entity 2: config_tp_mm_interconnect_0_router_002" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel config_tp_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel config_tp_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_router_001_default_decode " "Found entity 1: config_tp_mm_interconnect_0_router_001_default_decode" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978469 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_mm_interconnect_0_router_001 " "Found entity 2: config_tp_mm_interconnect_0_router_001" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel config_tp_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel config_tp_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at config_tp_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631171978471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_mm_interconnect_0_router_default_decode " "Found entity 1: config_tp_mm_interconnect_0_router_default_decode" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978473 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_mm_interconnect_0_router " "Found entity 2: config_tp_mm_interconnect_0_router" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "config_tp/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "config_tp/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "config_tp/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "config_tp/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "config_tp/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "config_tp/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_pio_led " "Found entity 1: config_tp_pio_led" {  } { { "config_tp/synthesis/submodules/config_tp_pio_led.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_onchip_ram_tp.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_onchip_ram_tp.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_onchip_RAM_tp " "Found entity 1: config_tp_onchip_RAM_tp" {  } { { "config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_nios_cpu_tp.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_nios_cpu_tp " "Found entity 1: config_tp_nios_cpu_tp" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_nios_cpu_tp_cpu_register_bank_a_module " "Found entity 1: config_tp_nios_cpu_tp_cpu_register_bank_a_module" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_nios_cpu_tp_cpu_register_bank_b_module " "Found entity 2: config_tp_nios_cpu_tp_cpu_register_bank_b_module" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "3 config_tp_nios_cpu_tp_cpu_nios2_oci_debug " "Found entity 3: config_tp_nios_cpu_tp_cpu_nios2_oci_debug" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "4 config_tp_nios_cpu_tp_cpu_nios2_oci_break " "Found entity 4: config_tp_nios_cpu_tp_cpu_nios2_oci_break" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "5 config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk " "Found entity 5: config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "6 config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk " "Found entity 6: config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "7 config_tp_nios_cpu_tp_cpu_nios2_oci_itrace " "Found entity 7: config_tp_nios_cpu_tp_cpu_nios2_oci_itrace" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "8 config_tp_nios_cpu_tp_cpu_nios2_oci_td_mode " "Found entity 8: config_tp_nios_cpu_tp_cpu_nios2_oci_td_mode" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "9 config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace " "Found entity 9: config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "10 config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "11 config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "12 config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "13 config_tp_nios_cpu_tp_cpu_nios2_oci_fifo " "Found entity 13: config_tp_nios_cpu_tp_cpu_nios2_oci_fifo" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "14 config_tp_nios_cpu_tp_cpu_nios2_oci_pib " "Found entity 14: config_tp_nios_cpu_tp_cpu_nios2_oci_pib" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "15 config_tp_nios_cpu_tp_cpu_nios2_oci_im " "Found entity 15: config_tp_nios_cpu_tp_cpu_nios2_oci_im" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "16 config_tp_nios_cpu_tp_cpu_nios2_performance_monitors " "Found entity 16: config_tp_nios_cpu_tp_cpu_nios2_performance_monitors" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "17 config_tp_nios_cpu_tp_cpu_nios2_avalon_reg " "Found entity 17: config_tp_nios_cpu_tp_cpu_nios2_avalon_reg" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "18 config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module " "Found entity 18: config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "19 config_tp_nios_cpu_tp_cpu_nios2_ocimem " "Found entity 19: config_tp_nios_cpu_tp_cpu_nios2_ocimem" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "20 config_tp_nios_cpu_tp_cpu_nios2_oci " "Found entity 20: config_tp_nios_cpu_tp_cpu_nios2_oci" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""} { "Info" "ISGN_ENTITY_NAME" "21 config_tp_nios_cpu_tp_cpu " "Found entity 21: config_tp_nios_cpu_tp_cpu" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_nios_cpu_tp_cpu_debug_slave_sysclk " "Found entity 1: config_tp_nios_cpu_tp_cpu_debug_slave_sysclk" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_nios_cpu_tp_cpu_debug_slave_tck " "Found entity 1: config_tp_nios_cpu_tp_cpu_debug_slave_tck" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_tck.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_nios_cpu_tp_cpu_debug_slave_wrapper " "Found entity 1: config_tp_nios_cpu_tp_cpu_debug_slave_wrapper" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_nios_cpu_tp_cpu_test_bench " "Found entity 1: config_tp_nios_cpu_tp_cpu_test_bench" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_test_bench.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v 5 5 " "Found 5 design units, including 5 entities, in source file config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_tp_jtag_uart_tp_sim_scfifo_w " "Found entity 1: config_tp_jtag_uart_tp_sim_scfifo_w" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978565 ""} { "Info" "ISGN_ENTITY_NAME" "2 config_tp_jtag_uart_tp_scfifo_w " "Found entity 2: config_tp_jtag_uart_tp_scfifo_w" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978565 ""} { "Info" "ISGN_ENTITY_NAME" "3 config_tp_jtag_uart_tp_sim_scfifo_r " "Found entity 3: config_tp_jtag_uart_tp_sim_scfifo_r" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978565 ""} { "Info" "ISGN_ENTITY_NAME" "4 config_tp_jtag_uart_tp_scfifo_r " "Found entity 4: config_tp_jtag_uart_tp_scfifo_r" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978565 ""} { "Info" "ISGN_ENTITY_NAME" "5 config_tp_jtag_uart_tp " "Found entity 5: config_tp_jtag_uart_tp" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171978565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171978565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "config_tp " "Elaborating entity \"config_tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631171978677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_jtag_uart_tp config_tp_jtag_uart_tp:jtag_uart_tp " "Elaborating entity \"config_tp_jtag_uart_tp\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\"" {  } { { "config_tp/synthesis/config_tp.vhd" "jtag_uart_tp" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171978719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_jtag_uart_tp_scfifo_w config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w " "Elaborating entity \"config_tp_jtag_uart_tp_scfifo_w\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\"" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "the_config_tp_jtag_uart_tp_scfifo_w" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171978751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\"" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "wfifo" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\"" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171979224 ""}  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171979224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171979269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171979269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171979305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171979305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171979340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171979340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171979414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171979414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171979484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171979484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171979563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171979563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_w:the_config_tp_jtag_uart_tp_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_jtag_uart_tp_scfifo_r config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_r:the_config_tp_jtag_uart_tp_scfifo_r " "Elaborating entity \"config_tp_jtag_uart_tp_scfifo_r\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|config_tp_jtag_uart_tp_scfifo_r:the_config_tp_jtag_uart_tp_scfifo_r\"" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "the_config_tp_jtag_uart_tp_scfifo_r" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\"" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "config_tp_jtag_uart_tp_alt_jtag_atlantic" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171979991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic " "Elaborated megafunction instantiation \"config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\"" {  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic " "Instantiated megafunction \"config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980034 ""}  } { { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171980034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"config_tp_jtag_uart_tp:jtag_uart_tp\|alt_jtag_atlantic:config_tp_jtag_uart_tp_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp config_tp_nios_cpu_tp:nios_cpu_tp " "Elaborating entity \"config_tp_nios_cpu_tp\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\"" {  } { { "config_tp/synthesis/config_tp.vhd" "nios_cpu_tp" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu " "Elaborating entity \"config_tp_nios_cpu_tp_cpu\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp.v" "cpu" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_test_bench config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_test_bench:the_config_tp_nios_cpu_tp_cpu_test_bench " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_test_bench\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_test_bench:the_config_tp_nios_cpu_tp_cpu_test_bench\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_test_bench" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_register_bank_a_module config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_register_bank_a_module\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "config_tp_nios_cpu_tp_cpu_register_bank_a" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_altsyncram" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171980979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171980979 ""}  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171980979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171981052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171981052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_a_module:config_tp_nios_cpu_tp_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_register_bank_b_module config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_b_module:config_tp_nios_cpu_tp_cpu_register_bank_b " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_register_bank_b_module\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_register_bank_b_module:config_tp_nios_cpu_tp_cpu_register_bank_b\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "config_tp_nios_cpu_tp_cpu_register_bank_b" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_debug config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_debug\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981262 ""}  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171981262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_break config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_break:the_config_tp_nios_cpu_tp_cpu_nios2_oci_break " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_break\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_break:the_config_tp_nios_cpu_tp_cpu_nios2_oci_break\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_break" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk:the_config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk:the_config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_xbrk" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk:the_config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk:the_config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_dbrk" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_itrace config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_itrace:the_config_tp_nios_cpu_tp_cpu_nios2_oci_itrace " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_itrace\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_itrace:the_config_tp_nios_cpu_tp_cpu_nios2_oci_itrace\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_itrace" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace:the_config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace:the_config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_td_mode config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace:the_config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace\|config_tp_nios_cpu_tp_cpu_nios2_oci_td_mode:config_tp_nios_cpu_tp_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_td_mode\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace:the_config_tp_nios_cpu_tp_cpu_nios2_oci_dtrace\|config_tp_nios_cpu_tp_cpu_nios2_oci_td_mode:config_tp_nios_cpu_tp_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "config_tp_nios_cpu_tp_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_fifo config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\|config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt:the_config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\|config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt:the_config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo\|config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc:the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_pib config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_pib:the_config_tp_nios_cpu_tp_cpu_nios2_oci_pib " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_pib\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_pib:the_config_tp_nios_cpu_tp_cpu_nios2_oci_pib\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_pib" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_oci_im config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_im:the_config_tp_nios_cpu_tp_cpu_nios2_oci_im " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_oci_im\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_im:the_config_tp_nios_cpu_tp_cpu_nios2_oci_im\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_oci_im" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_avalon_reg config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_avalon_reg:the_config_tp_nios_cpu_tp_cpu_nios2_avalon_reg " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_avalon_reg\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_avalon_reg:the_config_tp_nios_cpu_tp_cpu_nios2_avalon_reg\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_avalon_reg" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_nios2_ocimem config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_nios2_ocimem\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_nios2_ocimem" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "config_tp_nios_cpu_tp_cpu_ociram_sp_ram" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_altsyncram" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171981882 ""}  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171981882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171981935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171981935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_ocimem:the_config_tp_nios_cpu_tp_cpu_nios2_ocimem\|config_tp_nios_cpu_tp_cpu_ociram_sp_ram_module:config_tp_nios_cpu_tp_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_debug_slave_wrapper config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171981979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_debug_slave_tck config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|config_tp_nios_cpu_tp_cpu_debug_slave_tck:the_config_tp_nios_cpu_tp_cpu_debug_slave_tck " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_debug_slave_tck\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|config_tp_nios_cpu_tp_cpu_debug_slave_tck:the_config_tp_nios_cpu_tp_cpu_debug_slave_tck\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "the_config_tp_nios_cpu_tp_cpu_debug_slave_tck" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_nios_cpu_tp_cpu_debug_slave_sysclk config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|config_tp_nios_cpu_tp_cpu_debug_slave_sysclk:the_config_tp_nios_cpu_tp_cpu_debug_slave_sysclk " "Elaborating entity \"config_tp_nios_cpu_tp_cpu_debug_slave_sysclk\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|config_tp_nios_cpu_tp_cpu_debug_slave_sysclk:the_config_tp_nios_cpu_tp_cpu_debug_slave_sysclk\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "the_config_tp_nios_cpu_tp_cpu_debug_slave_sysclk" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "config_tp_nios_cpu_tp_cpu_debug_slave_phy" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\"" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy " "Instantiated megafunction \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982206 ""}  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171982206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_debug_slave_wrapper:the_config_tp_nios_cpu_tp_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:config_tp_nios_cpu_tp_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_onchip_RAM_tp config_tp_onchip_RAM_tp:onchip_ram_tp " "Elaborating entity \"config_tp_onchip_RAM_tp\" for hierarchy \"config_tp_onchip_RAM_tp:onchip_ram_tp\"" {  } { { "config_tp/synthesis/config_tp.vhd" "onchip_ram_tp" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram\"" {  } { { "config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" "the_altsyncram" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram\"" {  } { { "config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram " "Instantiated megafunction \"config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file config_tp_onchip_RAM_tp.hex " "Parameter \"init_file\" = \"config_tp_onchip_RAM_tp.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631171982370 ""}  } { { "config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_onchip_RAM_tp.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631171982370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c152.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c152.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c152 " "Found entity 1: altsyncram_c152" {  } { { "db/altsyncram_c152.tdf" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/altsyncram_c152.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171982425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171982425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c152 config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram\|altsyncram_c152:auto_generated " "Elaborating entity \"altsyncram_c152\" for hierarchy \"config_tp_onchip_RAM_tp:onchip_ram_tp\|altsyncram:the_altsyncram\|altsyncram_c152:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_pio_led config_tp_pio_led:pio_led " "Elaborating entity \"config_tp_pio_led\" for hierarchy \"config_tp_pio_led:pio_led\"" {  } { { "config_tp/synthesis/config_tp.vhd" "pio_led" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0 config_tp_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"config_tp_mm_interconnect_0\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\"" {  } { { "config_tp/synthesis/config_tp.vhd" "mm_interconnect_0" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_tp_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_tp_data_master_translator\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "nios_cpu_tp_data_master_translator" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_tp_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_tp_instruction_master_translator\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "nios_cpu_tp_instruction_master_translator" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_tp_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_tp_avalon_jtag_slave_translator\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "jtag_uart_tp_avalon_jtag_slave_translator" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171982963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_cpu_tp_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_cpu_tp_debug_mem_slave_translator\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "nios_cpu_tp_debug_mem_slave_translator" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_tp_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_tp_s2_translator\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "onchip_ram_tp_s2_translator" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_tp_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_tp_data_master_agent\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "nios_cpu_tp_data_master_agent" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_tp_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_tp_instruction_master_agent\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "nios_cpu_tp_instruction_master_agent" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_tp_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_tp_avalon_jtag_slave_agent\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "jtag_uart_tp_avalon_jtag_slave_agent" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_tp_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_tp_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "config_tp/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo config_tp_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_tp_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_tp_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "jtag_uart_tp_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router:router " "Elaborating entity \"config_tp_mm_interconnect_0_router\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router:router\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "router" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_default_decode config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router:router\|config_tp_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"config_tp_mm_interconnect_0_router_default_decode\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router:router\|config_tp_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_001 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"config_tp_mm_interconnect_0_router_001\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_001:router_001\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "router_001" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_001_default_decode config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_001:router_001\|config_tp_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"config_tp_mm_interconnect_0_router_001_default_decode\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_001:router_001\|config_tp_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_002 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"config_tp_mm_interconnect_0_router_002\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_002:router_002\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "router_002" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_002_default_decode config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_002:router_002\|config_tp_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"config_tp_mm_interconnect_0_router_002_default_decode\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_002:router_002\|config_tp_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_003 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"config_tp_mm_interconnect_0_router_003\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_003:router_003\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "router_003" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_003_default_decode config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_003:router_003\|config_tp_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"config_tp_mm_interconnect_0_router_003_default_decode\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_003:router_003\|config_tp_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_006 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"config_tp_mm_interconnect_0_router_006\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_006:router_006\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "router_006" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_router_006_default_decode config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_006:router_006\|config_tp_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"config_tp_mm_interconnect_0_router_006_default_decode\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_router_006:router_006\|config_tp_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_cmd_demux config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"config_tp_mm_interconnect_0_cmd_demux\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_cmd_demux_001 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"config_tp_mm_interconnect_0_cmd_demux_001\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_cmd_mux config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"config_tp_mm_interconnect_0_cmd_mux\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_cmd_mux_001 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"config_tp_mm_interconnect_0_cmd_mux_001\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_rsp_demux config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"config_tp_mm_interconnect_0_rsp_demux\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_rsp_mux config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"config_tp_mm_interconnect_0_rsp_mux\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_rsp_mux_001 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"config_tp_mm_interconnect_0_rsp_mux_001\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171983977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_avalon_st_adapter config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"config_tp_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171984002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0 config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"config_tp_mm_interconnect_0:mm_interconnect_0\|config_tp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|config_tp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171984025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_tp_irq_mapper config_tp_irq_mapper:irq_mapper " "Elaborating entity \"config_tp_irq_mapper\" for hierarchy \"config_tp_irq_mapper:irq_mapper\"" {  } { { "config_tp/synthesis/config_tp.vhd" "irq_mapper" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171984075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "config_tp/synthesis/config_tp.vhd" "rst_controller" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171984103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "config_tp/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171984135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "config_tp/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631171984167 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631171985052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.09.08:19:50 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl " "2021.09.09.08:19:50 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171990811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171993122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171993266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171994569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171994702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171994837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171994991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171995001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171995009 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631171995705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda00c2e34/alt_sld_fab.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171996029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171996137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171996145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171996228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996332 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171996332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631171996420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631171996420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631171999504 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2878 -1 0 } } { "config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_jtag_uart_tp.v" 398 -1 0 } } { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 2099 -1 0 } } { "config_tp/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1631171999612 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1631171999612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631172000240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631172001593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/output_files/projet_nios.map.smsg " "Generated suppressed messages file C:/Users/Etudiant/Documents/amlg/suite_tp_nios/output_files/projet_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631172002230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631172004884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631172004884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1804 " "Implemented 1804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631172005346 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631172005346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1645 " "Implemented 1645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631172005346 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631172005346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631172005346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631172005462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 08:20:05 2021 " "Processing ended: Thu Sep 09 08:20:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631172005462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631172005462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631172005462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631172005462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1631172011710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631172011825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 08:20:08 2021 " "Processing started: Thu Sep 09 08:20:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631172011825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1631172011825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_nios -c projet_nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_nios -c projet_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1631172011825 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1631172013393 ""}
{ "Info" "0" "" "Project  = projet_nios" {  } {  } 0 0 "Project  = projet_nios" 0 0 "Fitter" 0 0 1631172013394 ""}
{ "Info" "0" "" "Revision = projet_nios" {  } {  } 0 0 "Revision = projet_nios" 0 0 "Fitter" 0 0 1631172013394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1631172013519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631172013520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_nios EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"projet_nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631172013541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631172013632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631172013632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631172013852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631172013868 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631172014317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631172014317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631172014317 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1631172014317 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631172014322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631172014322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631172014322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631172014322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631172014322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1631172014322 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631172014324 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1631172014389 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631172015054 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1631172015054 ""}
{ "Info" "ISTA_SDC_FOUND" "config_tp/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'config_tp/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1631172015076 ""}
{ "Info" "ISTA_SDC_FOUND" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.sdc " "Reading SDC File: 'config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1631172015081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631172015102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631172015102 "|config_tp|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172015127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172015127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172015127 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1631172015127 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1631172015127 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631172015127 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631172015127 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631172015127 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1631172015127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631172015295 ""}  } { { "config_tp/synthesis/config_tp.vhd" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/config_tp.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631172015295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631172015295 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 6154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631172015295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631172015295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "config_tp/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 2255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631172015295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|W_rf_wren " "Destination node config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|W_rf_wren" {  } { { "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 1552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631172015295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631172015295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631172015295 ""}  } { { "config_tp/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631172015295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631172015674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631172015676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631172015676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631172015680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631172015684 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631172015688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631172015688 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631172015691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631172015741 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1631172015744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631172015744 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631172015855 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1631172015868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631172017054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631172017431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631172017460 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631172017953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631172017954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631172018383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1631172019630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631172019630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1631172019800 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1631172019800 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631172019800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631172019803 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1631172019973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631172019996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631172020257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631172020258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631172020644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631172021239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Etudiant/Documents/amlg/suite_tp_nios/output_files/projet_nios.fit.smsg " "Generated suppressed messages file C:/Users/Etudiant/Documents/amlg/suite_tp_nios/output_files/projet_nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631172021770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1379 " "Peak virtual memory: 1379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631172022708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 08:20:22 2021 " "Processing ended: Thu Sep 09 08:20:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631172022708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631172022708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631172022708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631172022708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1631172026972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631172027081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 08:20:26 2021 " "Processing started: Thu Sep 09 08:20:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631172027081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1631172027081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projet_nios -c projet_nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projet_nios -c projet_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1631172027081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1631172028675 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1631172029948 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1631172029986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631172030286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 08:20:30 2021 " "Processing ended: Thu Sep 09 08:20:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631172030286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631172030286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631172030286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1631172030286 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1631172030990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1631172035284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631172035394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 08:20:33 2021 " "Processing started: Thu Sep 09 08:20:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631172035394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1631172035394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projet_nios -c projet_nios " "Command: quartus_sta projet_nios -c projet_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1631172035395 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1631172036928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1631172037430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1631172037430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172037537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172037537 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631172037853 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1631172037853 ""}
{ "Info" "ISTA_SDC_FOUND" "config_tp/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'config_tp/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1631172037869 ""}
{ "Info" "ISTA_SDC_FOUND" "config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.sdc " "Reading SDC File: 'config_tp/synthesis/submodules/config_tp_nios_cpu_tp_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1631172037882 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631172037906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631172037906 "|config_tp|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172037920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172037920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172037920 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631172037920 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1631172037920 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631172037944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.393 " "Worst-case setup slack is 46.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172037993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172037993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.393               0.000 altera_reserved_tck  " "   46.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172037993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172037993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.134 " "Worst-case recovery slack is 48.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.134               0.000 altera_reserved_tck  " "   48.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.048 " "Worst-case removal slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 altera_reserved_tck  " "    1.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038029 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.454 ns " "Worst Case Available Settling Time: 197.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038095 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631172038095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631172038106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631172038132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631172038551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631172038691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631172038691 "|config_tp|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172038694 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172038694 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172038694 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631172038694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.822 " "Worst-case setup slack is 46.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.822               0.000 altera_reserved_tck  " "   46.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.373 " "Worst-case recovery slack is 48.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.373               0.000 altera_reserved_tck  " "   48.373               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 altera_reserved_tck  " "    0.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.601 " "Worst-case minimum pulse width slack is 49.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.601               0.000 altera_reserved_tck  " "   49.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038766 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.727 ns " "Worst Case Available Settling Time: 197.727 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172038836 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631172038836 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631172038853 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register config_tp_nios_cpu_tp:nios_cpu_tp\|config_tp_nios_cpu_tp_cpu:cpu\|config_tp_nios_cpu_tp_cpu_nios2_oci:the_config_tp_nios_cpu_tp_cpu_nios2_oci\|config_tp_nios_cpu_tp_cpu_nios2_oci_debug:the_config_tp_nios_cpu_tp_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631172038970 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631172038970 "|config_tp|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172038972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172038972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631172038972 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631172038972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.098 " "Worst-case setup slack is 48.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.098               0.000 altera_reserved_tck  " "   48.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172038995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172038995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.113 " "Worst-case recovery slack is 49.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.113               0.000 altera_reserved_tck  " "   49.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172039005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 altera_reserved_tck  " "    0.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172039015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.479 " "Worst-case minimum pulse width slack is 49.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 altera_reserved_tck  " "   49.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631172039031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631172039031 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.623 ns " "Worst Case Available Settling Time: 198.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631172039107 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631172039107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631172039502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631172039503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631172039676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 08:20:39 2021 " "Processing ended: Thu Sep 09 08:20:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631172039676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631172039676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631172039676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631172039676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631172040514 ""}
