

================================================================
== Vitis HLS Report for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2'
================================================================
* Date:           Fri Nov 10 02:20:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8240|     8240|  0.412 ms|  0.412 ms|  8240|  8240|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_2  |     8238|     8238|        56|         49|          1|   168|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      232|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      325|     -|
|Register             |        -|      -|      173|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      173|      557|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_583_p2                 |         +|   0|  0|  15|           8|           1|
    |empty_fu_602_p2                    |         +|   0|  0|  71|          64|          64|
    |next_mul_fu_592_p2                 |         +|   0|  0|  23|          16|           8|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln81_fu_577_p2                |      icmp|   0|  0|  11|           8|           8|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 232|         152|         138|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  217|         50|    1|         50|
    |ap_done_int                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_1           |    9|          2|    8|         16|
    |ap_sig_allocacmp_phi_mul_load  |    9|          2|   16|         32|
    |gmem1_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |j_fu_80                        |    9|          2|    8|         16|
    |phi_mul_fu_76                  |    9|          2|   16|         32|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  325|         74|   57|        162|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  49|   0|   49|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem_addr_reg_661            |  64|   0|   64|          0|
    |icmp_ln81_reg_657            |   1|   0|    1|          0|
    |j_fu_80                      |   8|   0|    8|          0|
    |phi_mul_fu_76                |  16|   0|   16|          0|
    |reg_501                      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 173|   0|  173|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                          gmem1|       pointer|
|sext_ln81             |   in|   62|     ap_none|                                      sext_ln81|        scalar|
|afterRearrangeX       |   in|   64|     ap_none|                                afterRearrangeX|        scalar|
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+

