#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 19 17:24:57 2022
# Process ID: 5860
# Current directory: C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4020 C:\Users\user\Desktop\programming\VLSI_MODULE\Multiplier\Multiplier.xpr
# Log file: C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/vivado.log
# Journal file: C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.xpr
SScanning sources...Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 823.188 ; gain = 107.238
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1306fc3845194ab18b1e8f1dd146caf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multiplier_tb_behav xil_defaultlib.Multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_tb} -tclbatch {Multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sim_1/new/Multiplier_tb.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 850.551 ; gain = 18.781
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Pipelined_Multiplier
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 963.027 ; gain = 111.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipelined_Multiplier' [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'RCA' [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:38]
INFO: [Synth 8-6157] synthesizing module 'Halfadder' [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Halfadder' (1#1) [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:59]
INFO: [Synth 8-6157] synthesizing module 'Fulladder' [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Fulladder' (2#1) [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RCA' (3#1) [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Pipelined_Multiplier' (4#1) [C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.652 ; gain = 154.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.652 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.652 ; gain = 154.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1325.453 ; gain = 473.918
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1325.453 ; gain = 473.918
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jul 19 17:29:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

