// Seed: 481660703
module module_0 (
    output wand id_0,
    input  wor  id_1
);
  logic id_3[(  -1  ) : -1] = 1'b0, id_4;
  wire  id_5;
  logic id_6;
  assign id_6 = -1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output wire  id_5,
    output wand  id_6,
    input  uwire id_7,
    input  tri   id_8,
    output tri1  id_9
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_6,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
