
FRA421_Project_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004900  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08104b98  08104b98  00014b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08104bb0  08104bb0  00014bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08104bb4  08104bb4  00014bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  10000000  08104bb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001d0  10000010  08104bc8  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  100001e0  08104bc8  000201e0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000f01c  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001e9f  00000000  00000000  0002f05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a00  00000000  00000000  00030f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000928  00000000  00000000  00031900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003a8c5  00000000  00000000  00032228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000da52  00000000  00000000  0006caed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001819fa  00000000  00000000  0007a53f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001fbf39  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000027c0  00000000  00000000  001fbf8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08104b80 	.word	0x08104b80

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08104b80 	.word	0x08104b80

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	; (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	; (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	; (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	; (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <SPI_Nss_Get_GPIO>:
#include <string.h>
#include <inttypes.h>
#include "RC522.h"

NSS_GPIO SPI_Nss_Get_GPIO(uint16_t slave_num)
{
 8100308:	b480      	push	{r7}
 810030a:	b085      	sub	sp, #20
 810030c:	af00      	add	r7, sp, #0
 810030e:	6078      	str	r0, [r7, #4]
 8100310:	460b      	mov	r3, r1
 8100312:	807b      	strh	r3, [r7, #2]
	NSS_GPIO gpio;
	switch (slave_num)
 8100314:	887b      	ldrh	r3, [r7, #2]
 8100316:	2b03      	cmp	r3, #3
 8100318:	d822      	bhi.n	8100360 <SPI_Nss_Get_GPIO+0x58>
 810031a:	a201      	add	r2, pc, #4	; (adr r2, 8100320 <SPI_Nss_Get_GPIO+0x18>)
 810031c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100320:	08100331 	.word	0x08100331
 8100324:	0810033d 	.word	0x0810033d
 8100328:	08100349 	.word	0x08100349
 810032c:	08100355 	.word	0x08100355
	{
		case 0:
			gpio.port = NSS_0_PORT;
 8100330:	4b12      	ldr	r3, [pc, #72]	; (810037c <SPI_Nss_Get_GPIO+0x74>)
 8100332:	60bb      	str	r3, [r7, #8]
			gpio.pin = NSS_0_PIN;
 8100334:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100338:	81bb      	strh	r3, [r7, #12]
			break;
 810033a:	e011      	b.n	8100360 <SPI_Nss_Get_GPIO+0x58>
		case 1:
			gpio.port = NSS_1_PORT;
 810033c:	4b0f      	ldr	r3, [pc, #60]	; (810037c <SPI_Nss_Get_GPIO+0x74>)
 810033e:	60bb      	str	r3, [r7, #8]
			gpio.pin = NSS_1_PIN;
 8100340:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100344:	81bb      	strh	r3, [r7, #12]
			break;
 8100346:	e00b      	b.n	8100360 <SPI_Nss_Get_GPIO+0x58>
		case 2:
			gpio.port = NSS_2_PORT;
 8100348:	4b0c      	ldr	r3, [pc, #48]	; (810037c <SPI_Nss_Get_GPIO+0x74>)
 810034a:	60bb      	str	r3, [r7, #8]
			gpio.pin = NSS_2_PIN;
 810034c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100350:	81bb      	strh	r3, [r7, #12]
			break;
 8100352:	e005      	b.n	8100360 <SPI_Nss_Get_GPIO+0x58>
		case 3:
			gpio.port = NSS_3_PORT;
 8100354:	4b09      	ldr	r3, [pc, #36]	; (810037c <SPI_Nss_Get_GPIO+0x74>)
 8100356:	60bb      	str	r3, [r7, #8]
			gpio.pin = NSS_3_PIN;
 8100358:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 810035c:	81bb      	strh	r3, [r7, #12]
			break;
 810035e:	bf00      	nop
	}
	return gpio;
 8100360:	687b      	ldr	r3, [r7, #4]
 8100362:	461a      	mov	r2, r3
 8100364:	f107 0308 	add.w	r3, r7, #8
 8100368:	e893 0003 	ldmia.w	r3, {r0, r1}
 810036c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8100370:	6878      	ldr	r0, [r7, #4]
 8100372:	3714      	adds	r7, #20
 8100374:	46bd      	mov	sp, r7
 8100376:	f85d 7b04 	ldr.w	r7, [sp], #4
 810037a:	4770      	bx	lr
 810037c:	58020c00 	.word	0x58020c00

08100380 <MFRC522_Write_Data>:
 * Function Name: MFRC522_Write_Data
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void MFRC522_Write_Data(uint8_t addr, uint8_t val, uint16_t nss_num) {
 8100380:	b580      	push	{r7, lr}
 8100382:	b086      	sub	sp, #24
 8100384:	af00      	add	r7, sp, #0
 8100386:	4603      	mov	r3, r0
 8100388:	71fb      	strb	r3, [r7, #7]
 810038a:	460b      	mov	r3, r1
 810038c:	71bb      	strb	r3, [r7, #6]
 810038e:	4613      	mov	r3, r2
 8100390:	80bb      	strh	r3, [r7, #4]

	uint8_t addr_bits = (((addr<<1) & 0x7E));
 8100392:	79fb      	ldrb	r3, [r7, #7]
 8100394:	005b      	lsls	r3, r3, #1
 8100396:	b2db      	uxtb	r3, r3
 8100398:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 810039c:	75fb      	strb	r3, [r7, #23]
	uint8_t TxBuff[2] = {addr_bits,val};
 810039e:	7dfb      	ldrb	r3, [r7, #23]
 81003a0:	753b      	strb	r3, [r7, #20]
 81003a2:	79bb      	ldrb	r3, [r7, #6]
 81003a4:	757b      	strb	r3, [r7, #21]

	NSS_GPIO nss;
	nss = SPI_Nss_Get_GPIO(nss_num);
 81003a6:	f107 030c 	add.w	r3, r7, #12
 81003aa:	88ba      	ldrh	r2, [r7, #4]
 81003ac:	4611      	mov	r1, r2
 81003ae:	4618      	mov	r0, r3
 81003b0:	f7ff ffaa 	bl	8100308 <SPI_Nss_Get_GPIO>

	// Slave select Low
	HAL_GPIO_WritePin(nss.port, nss.pin, GPIO_PIN_RESET);
 81003b4:	68fb      	ldr	r3, [r7, #12]
 81003b6:	8a39      	ldrh	r1, [r7, #16]
 81003b8:	2200      	movs	r2, #0
 81003ba:	4618      	mov	r0, r3
 81003bc:	f003 f962 	bl	8103684 <HAL_GPIO_WritePin>

	// Transmit Data
	HAL_SPI_Transmit(&MFRC522_PORT, TxBuff, 2, 500);
 81003c0:	f107 0114 	add.w	r1, r7, #20
 81003c4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 81003c8:	2202      	movs	r2, #2
 81003ca:	4806      	ldr	r0, [pc, #24]	; (81003e4 <MFRC522_Write_Data+0x64>)
 81003cc:	f003 fca8 	bl	8103d20 <HAL_SPI_Transmit>
	//   HAL_SPI_Transmit_DMA(&MFRC522_PORT, TxBuff, 2);

	// Slave select High
	HAL_GPIO_WritePin(nss.port, nss.pin, GPIO_PIN_SET);
 81003d0:	68fb      	ldr	r3, [r7, #12]
 81003d2:	8a39      	ldrh	r1, [r7, #16]
 81003d4:	2201      	movs	r2, #1
 81003d6:	4618      	mov	r0, r3
 81003d8:	f003 f954 	bl	8103684 <HAL_GPIO_WritePin>

}
 81003dc:	bf00      	nop
 81003de:	3718      	adds	r7, #24
 81003e0:	46bd      	mov	sp, r7
 81003e2:	bd80      	pop	{r7, pc}
 81003e4:	1000002c 	.word	0x1000002c

081003e8 <MFRC522_Read_Data>:
 * Function Name: MFRC522_Read_Data
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the
 */
uint8_t MFRC522_Read_Data(uint8_t addr, uint16_t nss_num) {
 81003e8:	b580      	push	{r7, lr}
 81003ea:	b08a      	sub	sp, #40	; 0x28
 81003ec:	af02      	add	r7, sp, #8
 81003ee:	4603      	mov	r3, r0
 81003f0:	460a      	mov	r2, r1
 81003f2:	71fb      	strb	r3, [r7, #7]
 81003f4:	4613      	mov	r3, r2
 81003f6:	80bb      	strh	r3, [r7, #4]

	HAL_StatusTypeDef hal_status;

	uint8_t addr_bits = (((addr<<1) & 0x7E) | 0x80);
 81003f8:	79fb      	ldrb	r3, [r7, #7]
 81003fa:	005b      	lsls	r3, r3, #1
 81003fc:	b25b      	sxtb	r3, r3
 81003fe:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8100402:	b25b      	sxtb	r3, r3
 8100404:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8100408:	b25b      	sxtb	r3, r3
 810040a:	77bb      	strb	r3, [r7, #30]

	uint8_t Txbuff[2] = {addr_bits,0};
 810040c:	7fbb      	ldrb	r3, [r7, #30]
 810040e:	763b      	strb	r3, [r7, #24]
 8100410:	2300      	movs	r3, #0
 8100412:	767b      	strb	r3, [r7, #25]
	uint8_t Rxbuff[2];
	uint8_t rx_bits;

	NSS_GPIO nss;
	nss = SPI_Nss_Get_GPIO(nss_num);
 8100414:	f107 030c 	add.w	r3, r7, #12
 8100418:	88ba      	ldrh	r2, [r7, #4]
 810041a:	4611      	mov	r1, r2
 810041c:	4618      	mov	r0, r3
 810041e:	f7ff ff73 	bl	8100308 <SPI_Nss_Get_GPIO>

	HAL_GPIO_WritePin(nss.port, nss.pin, GPIO_PIN_RESET);
 8100422:	68fb      	ldr	r3, [r7, #12]
 8100424:	8a39      	ldrh	r1, [r7, #16]
 8100426:	2200      	movs	r2, #0
 8100428:	4618      	mov	r0, r3
 810042a:	f003 f92b 	bl	8103684 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 810042e:	2200      	movs	r2, #0
 8100430:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100434:	4812      	ldr	r0, [pc, #72]	; (8100480 <MFRC522_Read_Data+0x98>)
 8100436:	f003 f925 	bl	8103684 <HAL_GPIO_WritePin>

	hal_status = HAL_SPI_TransmitReceive(&MFRC522_PORT, Txbuff, Rxbuff, 2, 500);
 810043a:	f107 0214 	add.w	r2, r7, #20
 810043e:	f107 0118 	add.w	r1, r7, #24
 8100442:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8100446:	9300      	str	r3, [sp, #0]
 8100448:	2302      	movs	r3, #2
 810044a:	480e      	ldr	r0, [pc, #56]	; (8100484 <MFRC522_Read_Data+0x9c>)
 810044c:	f003 fe56 	bl	81040fc <HAL_SPI_TransmitReceive>
 8100450:	4603      	mov	r3, r0
 8100452:	777b      	strb	r3, [r7, #29]

	if (hal_status == HAL_OK)
 8100454:	7f7b      	ldrb	r3, [r7, #29]
 8100456:	2b00      	cmp	r3, #0
 8100458:	d101      	bne.n	810045e <MFRC522_Read_Data+0x76>
	  {
		  rx_bits = Rxbuff[1];    // response is in the second byte
 810045a:	7d7b      	ldrb	r3, [r7, #21]
 810045c:	77fb      	strb	r3, [r7, #31]
	  }

	HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 810045e:	2201      	movs	r2, #1
 8100460:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100464:	4806      	ldr	r0, [pc, #24]	; (8100480 <MFRC522_Read_Data+0x98>)
 8100466:	f003 f90d 	bl	8103684 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(nss.port, nss.pin, GPIO_PIN_SET);
 810046a:	68fb      	ldr	r3, [r7, #12]
 810046c:	8a39      	ldrh	r1, [r7, #16]
 810046e:	2201      	movs	r2, #1
 8100470:	4618      	mov	r0, r3
 8100472:	f003 f907 	bl	8103684 <HAL_GPIO_WritePin>

	return (uint8_t) rx_bits; // return the rx bits, casting to an 8 bit int
 8100476:	7ffb      	ldrb	r3, [r7, #31]
}
 8100478:	4618      	mov	r0, r3
 810047a:	3720      	adds	r7, #32
 810047c:	46bd      	mov	sp, r7
 810047e:	bd80      	pop	{r7, pc}
 8100480:	58021800 	.word	0x58021800
 8100484:	1000002c 	.word	0x1000002c

08100488 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uint8_t reg, uint8_t mask, uint16_t nss_num)
{
 8100488:	b580      	push	{r7, lr}
 810048a:	b084      	sub	sp, #16
 810048c:	af00      	add	r7, sp, #0
 810048e:	4603      	mov	r3, r0
 8100490:	71fb      	strb	r3, [r7, #7]
 8100492:	460b      	mov	r3, r1
 8100494:	71bb      	strb	r3, [r7, #6]
 8100496:	4613      	mov	r3, r2
 8100498:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp;
    tmp = MFRC522_Read_Data(reg, nss_num);
 810049a:	88ba      	ldrh	r2, [r7, #4]
 810049c:	79fb      	ldrb	r3, [r7, #7]
 810049e:	4611      	mov	r1, r2
 81004a0:	4618      	mov	r0, r3
 81004a2:	f7ff ffa1 	bl	81003e8 <MFRC522_Read_Data>
 81004a6:	4603      	mov	r3, r0
 81004a8:	73fb      	strb	r3, [r7, #15]
    MFRC522_Write_Data(reg, tmp | mask, nss_num);  // set bit mask
 81004aa:	7bfa      	ldrb	r2, [r7, #15]
 81004ac:	79bb      	ldrb	r3, [r7, #6]
 81004ae:	4313      	orrs	r3, r2
 81004b0:	b2d9      	uxtb	r1, r3
 81004b2:	88ba      	ldrh	r2, [r7, #4]
 81004b4:	79fb      	ldrb	r3, [r7, #7]
 81004b6:	4618      	mov	r0, r3
 81004b8:	f7ff ff62 	bl	8100380 <MFRC522_Write_Data>
}
 81004bc:	bf00      	nop
 81004be:	3710      	adds	r7, #16
 81004c0:	46bd      	mov	sp, r7
 81004c2:	bd80      	pop	{r7, pc}

081004c4 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uint8_t reg, uint8_t mask, uint16_t nss_num)
{
 81004c4:	b580      	push	{r7, lr}
 81004c6:	b084      	sub	sp, #16
 81004c8:	af00      	add	r7, sp, #0
 81004ca:	4603      	mov	r3, r0
 81004cc:	71fb      	strb	r3, [r7, #7]
 81004ce:	460b      	mov	r3, r1
 81004d0:	71bb      	strb	r3, [r7, #6]
 81004d2:	4613      	mov	r3, r2
 81004d4:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp;
    tmp = MFRC522_Read_Data(reg, nss_num);
 81004d6:	88ba      	ldrh	r2, [r7, #4]
 81004d8:	79fb      	ldrb	r3, [r7, #7]
 81004da:	4611      	mov	r1, r2
 81004dc:	4618      	mov	r0, r3
 81004de:	f7ff ff83 	bl	81003e8 <MFRC522_Read_Data>
 81004e2:	4603      	mov	r3, r0
 81004e4:	73fb      	strb	r3, [r7, #15]
    MFRC522_Write_Data(reg, tmp & (~mask), nss_num);  // clear bit mask
 81004e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 81004ea:	43db      	mvns	r3, r3
 81004ec:	b25a      	sxtb	r2, r3
 81004ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 81004f2:	4013      	ands	r3, r2
 81004f4:	b25b      	sxtb	r3, r3
 81004f6:	b2d9      	uxtb	r1, r3
 81004f8:	88ba      	ldrh	r2, [r7, #4]
 81004fa:	79fb      	ldrb	r3, [r7, #7]
 81004fc:	4618      	mov	r0, r3
 81004fe:	f7ff ff3f 	bl	8100380 <MFRC522_Write_Data>
}
 8100502:	bf00      	nop
 8100504:	3710      	adds	r7, #16
 8100506:	46bd      	mov	sp, r7
 8100508:	bd80      	pop	{r7, pc}

0810050a <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(uint16_t nss_num)
{
 810050a:	b580      	push	{r7, lr}
 810050c:	b082      	sub	sp, #8
 810050e:	af00      	add	r7, sp, #0
 8100510:	4603      	mov	r3, r0
 8100512:	80fb      	strh	r3, [r7, #6]
  SetBitMask(TxControlReg, 0x03,nss_num);
 8100514:	88fb      	ldrh	r3, [r7, #6]
 8100516:	461a      	mov	r2, r3
 8100518:	2103      	movs	r1, #3
 810051a:	2014      	movs	r0, #20
 810051c:	f7ff ffb4 	bl	8100488 <SetBitMask>
}
 8100520:	bf00      	nop
 8100522:	3708      	adds	r7, #8
 8100524:	46bd      	mov	sp, r7
 8100526:	bd80      	pop	{r7, pc}

08100528 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(uint16_t nss_num)
{
 8100528:	b580      	push	{r7, lr}
 810052a:	b082      	sub	sp, #8
 810052c:	af00      	add	r7, sp, #0
 810052e:	4603      	mov	r3, r0
 8100530:	80fb      	strh	r3, [r7, #6]
  MFRC522_Write_Data(CommandReg, PCD_RESETPHASE, nss_num);
 8100532:	88fb      	ldrh	r3, [r7, #6]
 8100534:	461a      	mov	r2, r3
 8100536:	210f      	movs	r1, #15
 8100538:	2001      	movs	r0, #1
 810053a:	f7ff ff21 	bl	8100380 <MFRC522_Write_Data>
}
 810053e:	bf00      	nop
 8100540:	3708      	adds	r7, #8
 8100542:	46bd      	mov	sp, r7
 8100544:	bd80      	pop	{r7, pc}
	...

08100548 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(uint16_t nss_num)
{
 8100548:	b580      	push	{r7, lr}
 810054a:	b082      	sub	sp, #8
 810054c:	af00      	add	r7, sp, #0
 810054e:	4603      	mov	r3, r0
 8100550:	80fb      	strh	r3, [r7, #6]
//  MSS_GPIO_set_output( MSS_GPIO_1, 1 );
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100552:	2200      	movs	r2, #0
 8100554:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100558:	4831      	ldr	r0, [pc, #196]	; (8100620 <MFRC522_Init+0xd8>)
 810055a:	f003 f893 	bl	8103684 <HAL_GPIO_WritePin>
  MFRC522_Reset(nss_num);
 810055e:	88fb      	ldrh	r3, [r7, #6]
 8100560:	4618      	mov	r0, r3
 8100562:	f7ff ffe1 	bl	8100528 <MFRC522_Reset>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 8100566:	2201      	movs	r2, #1
 8100568:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810056c:	482c      	ldr	r0, [pc, #176]	; (8100620 <MFRC522_Init+0xd8>)
 810056e:	f003 f889 	bl	8103684 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100572:	2200      	movs	r2, #0
 8100574:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100578:	4829      	ldr	r0, [pc, #164]	; (8100620 <MFRC522_Init+0xd8>)
 810057a:	f003 f883 	bl	8103684 <HAL_GPIO_WritePin>
  MFRC522_Write_Data(CommIEnReg, 0x7F, nss_num);
 810057e:	88fb      	ldrh	r3, [r7, #6]
 8100580:	461a      	mov	r2, r3
 8100582:	217f      	movs	r1, #127	; 0x7f
 8100584:	2002      	movs	r0, #2
 8100586:	f7ff fefb 	bl	8100380 <MFRC522_Write_Data>
//  MFRC522_Write_Data(DivlEnReg, 0x14);
  MFRC522_Write_Data(DivlEnReg, 0x00, nss_num);
 810058a:	88fb      	ldrh	r3, [r7, #6]
 810058c:	461a      	mov	r2, r3
 810058e:	2100      	movs	r1, #0
 8100590:	2003      	movs	r0, #3
 8100592:	f7ff fef5 	bl	8100380 <MFRC522_Write_Data>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 8100596:	2201      	movs	r2, #1
 8100598:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810059c:	4820      	ldr	r0, [pc, #128]	; (8100620 <MFRC522_Init+0xd8>)
 810059e:	f003 f871 	bl	8103684 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 81005a2:	2200      	movs	r2, #0
 81005a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81005a8:	481d      	ldr	r0, [pc, #116]	; (8100620 <MFRC522_Init+0xd8>)
 81005aa:	f003 f86b 	bl	8103684 <HAL_GPIO_WritePin>
  // Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
  MFRC522_Write_Data(TModeReg, 0x80, nss_num); // 0x8D);      // Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 81005ae:	88fb      	ldrh	r3, [r7, #6]
 81005b0:	461a      	mov	r2, r3
 81005b2:	2180      	movs	r1, #128	; 0x80
 81005b4:	202a      	movs	r0, #42	; 0x2a
 81005b6:	f7ff fee3 	bl	8100380 <MFRC522_Write_Data>
  MFRC522_Write_Data(TPrescalerReg, 0xA9, nss_num); //0x34); // TModeReg[3..0] + TPrescalerReg
 81005ba:	88fb      	ldrh	r3, [r7, #6]
 81005bc:	461a      	mov	r2, r3
 81005be:	21a9      	movs	r1, #169	; 0xa9
 81005c0:	202b      	movs	r0, #43	; 0x2b
 81005c2:	f7ff fedd 	bl	8100380 <MFRC522_Write_Data>
  MFRC522_Write_Data(TReloadRegL, 0x03, nss_num); //30);
 81005c6:	88fb      	ldrh	r3, [r7, #6]
 81005c8:	461a      	mov	r2, r3
 81005ca:	2103      	movs	r1, #3
 81005cc:	202d      	movs	r0, #45	; 0x2d
 81005ce:	f7ff fed7 	bl	8100380 <MFRC522_Write_Data>
  MFRC522_Write_Data(TReloadRegH, 0xE8, nss_num); //0);
 81005d2:	88fb      	ldrh	r3, [r7, #6]
 81005d4:	461a      	mov	r2, r3
 81005d6:	21e8      	movs	r1, #232	; 0xe8
 81005d8:	202c      	movs	r0, #44	; 0x2c
 81005da:	f7ff fed1 	bl	8100380 <MFRC522_Write_Data>
  MFRC522_Write_Data(TxAutoReg, 0x40, nss_num);     // force 100% ASK modulation
 81005de:	88fb      	ldrh	r3, [r7, #6]
 81005e0:	461a      	mov	r2, r3
 81005e2:	2140      	movs	r1, #64	; 0x40
 81005e4:	2015      	movs	r0, #21
 81005e6:	f7ff fecb 	bl	8100380 <MFRC522_Write_Data>
  MFRC522_Write_Data(ModeReg, 0x3D, nss_num);       // CRC Initial value 0x6363
 81005ea:	88fb      	ldrh	r3, [r7, #6]
 81005ec:	461a      	mov	r2, r3
 81005ee:	213d      	movs	r1, #61	; 0x3d
 81005f0:	2011      	movs	r0, #17
 81005f2:	f7ff fec5 	bl	8100380 <MFRC522_Write_Data>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 81005f6:	2201      	movs	r2, #1
 81005f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81005fc:	4808      	ldr	r0, [pc, #32]	; (8100620 <MFRC522_Init+0xd8>)
 81005fe:	f003 f841 	bl	8103684 <HAL_GPIO_WritePin>
//   MFRC522_Write_Data(CommIEnReg, 0xFF);
//   MFRC522_Write_Data(DivlEnReg, 0xFF);


  // turn antenna on
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100602:	2200      	movs	r2, #0
 8100604:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100608:	4805      	ldr	r0, [pc, #20]	; (8100620 <MFRC522_Init+0xd8>)
 810060a:	f003 f83b 	bl	8103684 <HAL_GPIO_WritePin>
  AntennaOn(nss_num);
 810060e:	88fb      	ldrh	r3, [r7, #6]
 8100610:	4618      	mov	r0, r3
 8100612:	f7ff ff7a 	bl	810050a <AntennaOn>
//  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
}
 8100616:	bf00      	nop
 8100618:	3708      	adds	r7, #8
 810061a:	46bd      	mov	sp, r7
 810061c:	bd80      	pop	{r7, pc}
 810061e:	bf00      	nop
 8100620:	58021800 	.word	0x58021800

08100624 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uint8_t MFRC522_Request(uint8_t reqMode, uint8_t *TagType, uint16_t nss_num)
{
 8100624:	b580      	push	{r7, lr}
 8100626:	b086      	sub	sp, #24
 8100628:	af02      	add	r7, sp, #8
 810062a:	4603      	mov	r3, r0
 810062c:	6039      	str	r1, [r7, #0]
 810062e:	71fb      	strb	r3, [r7, #7]
 8100630:	4613      	mov	r3, r2
 8100632:	80bb      	strh	r3, [r7, #4]
  uint8_t status;
  uint backBits; // The received data bits

  MFRC522_Write_Data(BitFramingReg, 0x07, nss_num);   // TxLastBists = BitFramingReg[2..0]
 8100634:	88bb      	ldrh	r3, [r7, #4]
 8100636:	461a      	mov	r2, r3
 8100638:	2107      	movs	r1, #7
 810063a:	200d      	movs	r0, #13
 810063c:	f7ff fea0 	bl	8100380 <MFRC522_Write_Data>

  TagType[0] = reqMode;
 8100640:	683b      	ldr	r3, [r7, #0]
 8100642:	79fa      	ldrb	r2, [r7, #7]
 8100644:	701a      	strb	r2, [r3, #0]

  status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits, nss_num);
 8100646:	88bb      	ldrh	r3, [r7, #4]
 8100648:	9301      	str	r3, [sp, #4]
 810064a:	f107 0308 	add.w	r3, r7, #8
 810064e:	9300      	str	r3, [sp, #0]
 8100650:	683b      	ldr	r3, [r7, #0]
 8100652:	2201      	movs	r2, #1
 8100654:	6839      	ldr	r1, [r7, #0]
 8100656:	200c      	movs	r0, #12
 8100658:	f000 f80f 	bl	810067a <MFRC522_ToCard>
 810065c:	4603      	mov	r3, r0
 810065e:	73fb      	strb	r3, [r7, #15]
  if ((status != MI_OK) || (backBits != 0x10)) {
 8100660:	7bfb      	ldrb	r3, [r7, #15]
 8100662:	2b00      	cmp	r3, #0
 8100664:	d102      	bne.n	810066c <MFRC522_Request+0x48>
 8100666:	68bb      	ldr	r3, [r7, #8]
 8100668:	2b10      	cmp	r3, #16
 810066a:	d001      	beq.n	8100670 <MFRC522_Request+0x4c>
    status = MI_ERR;
 810066c:	2302      	movs	r3, #2
 810066e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8100670:	7bfb      	ldrb	r3, [r7, #15]
}
 8100672:	4618      	mov	r0, r3
 8100674:	3710      	adds	r7, #16
 8100676:	46bd      	mov	sp, r7
 8100678:	bd80      	pop	{r7, pc}

0810067a <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uint8_t MFRC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen, uint8_t *backData, uint *backLen, uint16_t nss_num)
{
 810067a:	b590      	push	{r4, r7, lr}
 810067c:	b089      	sub	sp, #36	; 0x24
 810067e:	af00      	add	r7, sp, #0
 8100680:	60b9      	str	r1, [r7, #8]
 8100682:	607b      	str	r3, [r7, #4]
 8100684:	4603      	mov	r3, r0
 8100686:	73fb      	strb	r3, [r7, #15]
 8100688:	4613      	mov	r3, r2
 810068a:	73bb      	strb	r3, [r7, #14]
  uint8_t status = MI_ERR;
 810068c:	2302      	movs	r3, #2
 810068e:	77fb      	strb	r3, [r7, #31]
  uint8_t irqEn = 0x00;
 8100690:	2300      	movs	r3, #0
 8100692:	77bb      	strb	r3, [r7, #30]
  uint8_t waitIRq = 0x00;
 8100694:	2300      	movs	r3, #0
 8100696:	777b      	strb	r3, [r7, #29]
  uint8_t lastBits;
  uint8_t n;
  uint i;

  switch (command)
 8100698:	7bfb      	ldrb	r3, [r7, #15]
 810069a:	2b0c      	cmp	r3, #12
 810069c:	d006      	beq.n	81006ac <MFRC522_ToCard+0x32>
 810069e:	2b0e      	cmp	r3, #14
 81006a0:	d109      	bne.n	81006b6 <MFRC522_ToCard+0x3c>
  {
    case PCD_AUTHENT:     // Certification cards close
      {
        irqEn = 0x12;
 81006a2:	2312      	movs	r3, #18
 81006a4:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x10;
 81006a6:	2310      	movs	r3, #16
 81006a8:	777b      	strb	r3, [r7, #29]
        break;
 81006aa:	e005      	b.n	81006b8 <MFRC522_ToCard+0x3e>
      }
    case PCD_TRANSCEIVE:  // Transmit FIFO data
      {
        irqEn = 0x77;
 81006ac:	2377      	movs	r3, #119	; 0x77
 81006ae:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x30;
 81006b0:	2330      	movs	r3, #48	; 0x30
 81006b2:	777b      	strb	r3, [r7, #29]
        break;
 81006b4:	e000      	b.n	81006b8 <MFRC522_ToCard+0x3e>
      }
    default:
      break;
 81006b6:	bf00      	nop
  }

  MFRC522_Write_Data(CommIEnReg, irqEn|0x80, nss_num);  // Interrupt request
 81006b8:	7fbb      	ldrb	r3, [r7, #30]
 81006ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 81006be:	b2db      	uxtb	r3, r3
 81006c0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 81006c2:	4619      	mov	r1, r3
 81006c4:	2002      	movs	r0, #2
 81006c6:	f7ff fe5b 	bl	8100380 <MFRC522_Write_Data>
//  MFRC522_Write_Data(CommIEnReg, 0x7F); //Edit Some

  ClearBitMask(CommIrqReg, 0x80, nss_num);         // Clear all interrupt request bit
 81006ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81006cc:	461a      	mov	r2, r3
 81006ce:	2180      	movs	r1, #128	; 0x80
 81006d0:	2004      	movs	r0, #4
 81006d2:	f7ff fef7 	bl	81004c4 <ClearBitMask>

  SetBitMask(FIFOLevelReg, 0x80, nss_num);         // FlushBuffer=1, FIFO Initialization
 81006d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81006d8:	461a      	mov	r2, r3
 81006da:	2180      	movs	r1, #128	; 0x80
 81006dc:	200a      	movs	r0, #10
 81006de:	f7ff fed3 	bl	8100488 <SetBitMask>


  MFRC522_Write_Data(CommandReg, PCD_IDLE, nss_num);    // NO action; Cancel the current command
 81006e2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81006e4:	461a      	mov	r2, r3
 81006e6:	2100      	movs	r1, #0
 81006e8:	2001      	movs	r0, #1
 81006ea:	f7ff fe49 	bl	8100380 <MFRC522_Write_Data>

  // Writing data to the FIFO
  for (i=0; i<sendLen; i++)
 81006ee:	2300      	movs	r3, #0
 81006f0:	61bb      	str	r3, [r7, #24]
 81006f2:	e00b      	b.n	810070c <MFRC522_ToCard+0x92>
  {
    MFRC522_Write_Data(FIFODataReg, sendData[i], nss_num);
 81006f4:	68ba      	ldr	r2, [r7, #8]
 81006f6:	69bb      	ldr	r3, [r7, #24]
 81006f8:	4413      	add	r3, r2
 81006fa:	781b      	ldrb	r3, [r3, #0]
 81006fc:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 81006fe:	4619      	mov	r1, r3
 8100700:	2009      	movs	r0, #9
 8100702:	f7ff fe3d 	bl	8100380 <MFRC522_Write_Data>
  for (i=0; i<sendLen; i++)
 8100706:	69bb      	ldr	r3, [r7, #24]
 8100708:	3301      	adds	r3, #1
 810070a:	61bb      	str	r3, [r7, #24]
 810070c:	7bbb      	ldrb	r3, [r7, #14]
 810070e:	69ba      	ldr	r2, [r7, #24]
 8100710:	429a      	cmp	r2, r3
 8100712:	d3ef      	bcc.n	81006f4 <MFRC522_ToCard+0x7a>
  }

  // Execute the command
  MFRC522_Write_Data(CommandReg, command, nss_num);
 8100714:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8100716:	7bfb      	ldrb	r3, [r7, #15]
 8100718:	4619      	mov	r1, r3
 810071a:	2001      	movs	r0, #1
 810071c:	f7ff fe30 	bl	8100380 <MFRC522_Write_Data>
  if (command == PCD_TRANSCEIVE)
 8100720:	7bfb      	ldrb	r3, [r7, #15]
 8100722:	2b0c      	cmp	r3, #12
 8100724:	d105      	bne.n	8100732 <MFRC522_ToCard+0xb8>
  {
    SetBitMask(BitFramingReg, 0x80, nss_num);      // StartSend=1,transmission of data starts
 8100726:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100728:	461a      	mov	r2, r3
 810072a:	2180      	movs	r1, #128	; 0x80
 810072c:	200d      	movs	r0, #13
 810072e:	f7ff feab 	bl	8100488 <SetBitMask>
  }

  // Waiting to receive data to complete
  i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8100732:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8100736:	61bb      	str	r3, [r7, #24]
  do
  {
    // CommIrqReg[7..0]
    // Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
    n = MFRC522_Read_Data(CommIrqReg, nss_num);
 8100738:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 810073a:	4619      	mov	r1, r3
 810073c:	2004      	movs	r0, #4
 810073e:	f7ff fe53 	bl	81003e8 <MFRC522_Read_Data>
 8100742:	4603      	mov	r3, r0
 8100744:	773b      	strb	r3, [r7, #28]
    i--;
 8100746:	69bb      	ldr	r3, [r7, #24]
 8100748:	3b01      	subs	r3, #1
 810074a:	61bb      	str	r3, [r7, #24]
  }
  while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 810074c:	69bb      	ldr	r3, [r7, #24]
 810074e:	2b00      	cmp	r3, #0
 8100750:	d00a      	beq.n	8100768 <MFRC522_ToCard+0xee>
 8100752:	7f3b      	ldrb	r3, [r7, #28]
 8100754:	f003 0301 	and.w	r3, r3, #1
 8100758:	2b00      	cmp	r3, #0
 810075a:	d105      	bne.n	8100768 <MFRC522_ToCard+0xee>
 810075c:	7f3a      	ldrb	r2, [r7, #28]
 810075e:	7f7b      	ldrb	r3, [r7, #29]
 8100760:	4013      	ands	r3, r2
 8100762:	b2db      	uxtb	r3, r3
 8100764:	2b00      	cmp	r3, #0
 8100766:	d0e7      	beq.n	8100738 <MFRC522_ToCard+0xbe>

  ClearBitMask(BitFramingReg, 0x80, nss_num);      // StartSend=0
 8100768:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 810076a:	461a      	mov	r2, r3
 810076c:	2180      	movs	r1, #128	; 0x80
 810076e:	200d      	movs	r0, #13
 8100770:	f7ff fea8 	bl	81004c4 <ClearBitMask>

  if (i != 0)
 8100774:	69bb      	ldr	r3, [r7, #24]
 8100776:	2b00      	cmp	r3, #0
 8100778:	d05a      	beq.n	8100830 <MFRC522_ToCard+0x1b6>
  {
    if(!(MFRC522_Read_Data(ErrorReg, nss_num) & 0x1B))  // BufferOvfl Collerr CRCErr ProtecolErr
 810077a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 810077c:	4619      	mov	r1, r3
 810077e:	2006      	movs	r0, #6
 8100780:	f7ff fe32 	bl	81003e8 <MFRC522_Read_Data>
 8100784:	4603      	mov	r3, r0
 8100786:	f003 031b 	and.w	r3, r3, #27
 810078a:	2b00      	cmp	r3, #0
 810078c:	d14e      	bne.n	810082c <MFRC522_ToCard+0x1b2>
    {
      status = MI_OK;
 810078e:	2300      	movs	r3, #0
 8100790:	77fb      	strb	r3, [r7, #31]
      if (n & irqEn & 0x01)
 8100792:	7f3a      	ldrb	r2, [r7, #28]
 8100794:	7fbb      	ldrb	r3, [r7, #30]
 8100796:	4013      	ands	r3, r2
 8100798:	b2db      	uxtb	r3, r3
 810079a:	f003 0301 	and.w	r3, r3, #1
 810079e:	2b00      	cmp	r3, #0
 81007a0:	d001      	beq.n	81007a6 <MFRC522_ToCard+0x12c>
      {
        status = MI_NOTAGERR;             // ??
 81007a2:	2301      	movs	r3, #1
 81007a4:	77fb      	strb	r3, [r7, #31]
      }

      if (command == PCD_TRANSCEIVE)
 81007a6:	7bfb      	ldrb	r3, [r7, #15]
 81007a8:	2b0c      	cmp	r3, #12
 81007aa:	d141      	bne.n	8100830 <MFRC522_ToCard+0x1b6>
      {
        n = MFRC522_Read_Data(FIFOLevelReg, nss_num);
 81007ac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81007ae:	4619      	mov	r1, r3
 81007b0:	200a      	movs	r0, #10
 81007b2:	f7ff fe19 	bl	81003e8 <MFRC522_Read_Data>
 81007b6:	4603      	mov	r3, r0
 81007b8:	773b      	strb	r3, [r7, #28]
        lastBits = MFRC522_Read_Data(ControlReg, nss_num) & 0x07;
 81007ba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81007bc:	4619      	mov	r1, r3
 81007be:	200c      	movs	r0, #12
 81007c0:	f7ff fe12 	bl	81003e8 <MFRC522_Read_Data>
 81007c4:	4603      	mov	r3, r0
 81007c6:	f003 0307 	and.w	r3, r3, #7
 81007ca:	75fb      	strb	r3, [r7, #23]
        if (lastBits)
 81007cc:	7dfb      	ldrb	r3, [r7, #23]
 81007ce:	2b00      	cmp	r3, #0
 81007d0:	d008      	beq.n	81007e4 <MFRC522_ToCard+0x16a>
        {
          *backLen = (n-1)*8 + lastBits;
 81007d2:	7f3b      	ldrb	r3, [r7, #28]
 81007d4:	3b01      	subs	r3, #1
 81007d6:	00da      	lsls	r2, r3, #3
 81007d8:	7dfb      	ldrb	r3, [r7, #23]
 81007da:	4413      	add	r3, r2
 81007dc:	461a      	mov	r2, r3
 81007de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81007e0:	601a      	str	r2, [r3, #0]
 81007e2:	e004      	b.n	81007ee <MFRC522_ToCard+0x174>
        }
        else
        {
          *backLen = n*8;
 81007e4:	7f3b      	ldrb	r3, [r7, #28]
 81007e6:	00db      	lsls	r3, r3, #3
 81007e8:	461a      	mov	r2, r3
 81007ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81007ec:	601a      	str	r2, [r3, #0]
        }

        if (n == 0)
 81007ee:	7f3b      	ldrb	r3, [r7, #28]
 81007f0:	2b00      	cmp	r3, #0
 81007f2:	d101      	bne.n	81007f8 <MFRC522_ToCard+0x17e>
        {
          n = 1;
 81007f4:	2301      	movs	r3, #1
 81007f6:	773b      	strb	r3, [r7, #28]
        }
        if (n > MAX_LEN)
 81007f8:	7f3b      	ldrb	r3, [r7, #28]
 81007fa:	2b10      	cmp	r3, #16
 81007fc:	d901      	bls.n	8100802 <MFRC522_ToCard+0x188>
        {
          n = MAX_LEN;
 81007fe:	2310      	movs	r3, #16
 8100800:	773b      	strb	r3, [r7, #28]
        }

        // Reading the received data in FIFO
        for (i=0; i<n; i++)
 8100802:	2300      	movs	r3, #0
 8100804:	61bb      	str	r3, [r7, #24]
 8100806:	e00c      	b.n	8100822 <MFRC522_ToCard+0x1a8>
        {
          backData[i] = MFRC522_Read_Data(FIFODataReg, nss_num);
 8100808:	687a      	ldr	r2, [r7, #4]
 810080a:	69bb      	ldr	r3, [r7, #24]
 810080c:	18d4      	adds	r4, r2, r3
 810080e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100810:	4619      	mov	r1, r3
 8100812:	2009      	movs	r0, #9
 8100814:	f7ff fde8 	bl	81003e8 <MFRC522_Read_Data>
 8100818:	4603      	mov	r3, r0
 810081a:	7023      	strb	r3, [r4, #0]
        for (i=0; i<n; i++)
 810081c:	69bb      	ldr	r3, [r7, #24]
 810081e:	3301      	adds	r3, #1
 8100820:	61bb      	str	r3, [r7, #24]
 8100822:	7f3b      	ldrb	r3, [r7, #28]
 8100824:	69ba      	ldr	r2, [r7, #24]
 8100826:	429a      	cmp	r2, r3
 8100828:	d3ee      	bcc.n	8100808 <MFRC522_ToCard+0x18e>
 810082a:	e001      	b.n	8100830 <MFRC522_ToCard+0x1b6>
        }
      }
    }
    else {
      //printf("~~~ buffer overflow, collerr, crcerr, or protecolerr\r\n");
      status = MI_ERR;
 810082c:	2302      	movs	r3, #2
 810082e:	77fb      	strb	r3, [r7, #31]
  }
  else {
    //printf("~~~ request timed out\r\n");
  }

  return status;
 8100830:	7ffb      	ldrb	r3, [r7, #31]
}
 8100832:	4618      	mov	r0, r3
 8100834:	3724      	adds	r7, #36	; 0x24
 8100836:	46bd      	mov	sp, r7
 8100838:	bd90      	pop	{r4, r7, pc}

0810083a <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uint8_t MFRC522_Anticoll(uint8_t *serNum, uint16_t nss_num)
{
 810083a:	b580      	push	{r7, lr}
 810083c:	b086      	sub	sp, #24
 810083e:	af02      	add	r7, sp, #8
 8100840:	6078      	str	r0, [r7, #4]
 8100842:	460b      	mov	r3, r1
 8100844:	807b      	strh	r3, [r7, #2]
  uint8_t status;
  uint8_t i;
  uint8_t serNumCheck=0;
 8100846:	2300      	movs	r3, #0
 8100848:	737b      	strb	r3, [r7, #13]
  uint unLen;


  //ClearBitMask(Status2Reg, 0x08);		//TempSensclear
  //ClearBitMask(CollReg,0x80);			//ValuesAfterColl
  MFRC522_Write_Data(BitFramingReg, 0x00, nss_num);		//TxLastBists = BitFramingReg[2..0]
 810084a:	887b      	ldrh	r3, [r7, #2]
 810084c:	461a      	mov	r2, r3
 810084e:	2100      	movs	r1, #0
 8100850:	200d      	movs	r0, #13
 8100852:	f7ff fd95 	bl	8100380 <MFRC522_Write_Data>

  serNum[0] = PICC_ANTICOLL;
 8100856:	687b      	ldr	r3, [r7, #4]
 8100858:	2293      	movs	r2, #147	; 0x93
 810085a:	701a      	strb	r2, [r3, #0]
  serNum[1] = 0x20;
 810085c:	687b      	ldr	r3, [r7, #4]
 810085e:	3301      	adds	r3, #1
 8100860:	2220      	movs	r2, #32
 8100862:	701a      	strb	r2, [r3, #0]
  status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen, nss_num);
 8100864:	887b      	ldrh	r3, [r7, #2]
 8100866:	9301      	str	r3, [sp, #4]
 8100868:	f107 0308 	add.w	r3, r7, #8
 810086c:	9300      	str	r3, [sp, #0]
 810086e:	687b      	ldr	r3, [r7, #4]
 8100870:	2202      	movs	r2, #2
 8100872:	6879      	ldr	r1, [r7, #4]
 8100874:	200c      	movs	r0, #12
 8100876:	f7ff ff00 	bl	810067a <MFRC522_ToCard>
 810087a:	4603      	mov	r3, r0
 810087c:	73fb      	strb	r3, [r7, #15]

  if (status == MI_OK)
 810087e:	7bfb      	ldrb	r3, [r7, #15]
 8100880:	2b00      	cmp	r3, #0
 8100882:	d118      	bne.n	81008b6 <MFRC522_Anticoll+0x7c>
  {
    //Check card serial number
    for (i=0; i<4; i++)
 8100884:	2300      	movs	r3, #0
 8100886:	73bb      	strb	r3, [r7, #14]
 8100888:	e009      	b.n	810089e <MFRC522_Anticoll+0x64>
    {
      serNumCheck ^= serNum[i];
 810088a:	7bbb      	ldrb	r3, [r7, #14]
 810088c:	687a      	ldr	r2, [r7, #4]
 810088e:	4413      	add	r3, r2
 8100890:	781a      	ldrb	r2, [r3, #0]
 8100892:	7b7b      	ldrb	r3, [r7, #13]
 8100894:	4053      	eors	r3, r2
 8100896:	737b      	strb	r3, [r7, #13]
    for (i=0; i<4; i++)
 8100898:	7bbb      	ldrb	r3, [r7, #14]
 810089a:	3301      	adds	r3, #1
 810089c:	73bb      	strb	r3, [r7, #14]
 810089e:	7bbb      	ldrb	r3, [r7, #14]
 81008a0:	2b03      	cmp	r3, #3
 81008a2:	d9f2      	bls.n	810088a <MFRC522_Anticoll+0x50>
    }
    if (serNumCheck != serNum[i])
 81008a4:	7bbb      	ldrb	r3, [r7, #14]
 81008a6:	687a      	ldr	r2, [r7, #4]
 81008a8:	4413      	add	r3, r2
 81008aa:	781b      	ldrb	r3, [r3, #0]
 81008ac:	7b7a      	ldrb	r2, [r7, #13]
 81008ae:	429a      	cmp	r2, r3
 81008b0:	d001      	beq.n	81008b6 <MFRC522_Anticoll+0x7c>
    {
      status = MI_ERR;
 81008b2:	2302      	movs	r3, #2
 81008b4:	73fb      	strb	r3, [r7, #15]
    }
  }

  //SetBitMask(CollReg, 0x80);		//ValuesAfterColl=1

  return status;
 81008b6:	7bfb      	ldrb	r3, [r7, #15]
}
 81008b8:	4618      	mov	r0, r3
 81008ba:	3710      	adds	r7, #16
 81008bc:	46bd      	mov	sp, r7
 81008be:	bd80      	pop	{r7, pc}

081008c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81008c0:	b580      	push	{r7, lr}
 81008c2:	b082      	sub	sp, #8
 81008c4:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81008c6:	4b9a      	ldr	r3, [pc, #616]	; (8100b30 <main+0x270>)
 81008c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81008cc:	4a98      	ldr	r2, [pc, #608]	; (8100b30 <main+0x270>)
 81008ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81008d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81008d6:	4b96      	ldr	r3, [pc, #600]	; (8100b30 <main+0x270>)
 81008d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81008dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81008e0:	603b      	str	r3, [r7, #0]
 81008e2:	683b      	ldr	r3, [r7, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81008e4:	2001      	movs	r0, #1
 81008e6:	f002 ff01 	bl	81036ec <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81008ea:	f002 ff8b 	bl	8103804 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81008ee:	2201      	movs	r2, #1
 81008f0:	2102      	movs	r1, #2
 81008f2:	2000      	movs	r0, #0
 81008f4:	f002 ff0c 	bl	8103710 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81008f8:	4b8e      	ldr	r3, [pc, #568]	; (8100b34 <main+0x274>)
 81008fa:	681b      	ldr	r3, [r3, #0]
 81008fc:	091b      	lsrs	r3, r3, #4
 81008fe:	f003 030f 	and.w	r3, r3, #15
 8100902:	2b07      	cmp	r3, #7
 8100904:	d108      	bne.n	8100918 <main+0x58>
 8100906:	4b8c      	ldr	r3, [pc, #560]	; (8100b38 <main+0x278>)
 8100908:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810090c:	4a8a      	ldr	r2, [pc, #552]	; (8100b38 <main+0x278>)
 810090e:	f043 0301 	orr.w	r3, r3, #1
 8100912:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100916:	e007      	b.n	8100928 <main+0x68>
 8100918:	4b87      	ldr	r3, [pc, #540]	; (8100b38 <main+0x278>)
 810091a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810091e:	4a86      	ldr	r2, [pc, #536]	; (8100b38 <main+0x278>)
 8100920:	f043 0301 	orr.w	r3, r3, #1
 8100924:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100928:	f000 fbe2 	bl	81010f0 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 810092c:	f000 f9a6 	bl	8100c7c <MX_GPIO_Init>
  MX_DMA_Init();
 8100930:	f000 f97c 	bl	8100c2c <MX_DMA_Init>
  MX_SPI1_Init();
 8100934:	f000 f924 	bl	8100b80 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // Reset RC522
   HAL_GPIO_WritePin(RC522_Rst_GPIO_Port, RC522_Rst_Pin, GPIO_PIN_SET);
 8100938:	2201      	movs	r2, #1
 810093a:	2120      	movs	r1, #32
 810093c:	487f      	ldr	r0, [pc, #508]	; (8100b3c <main+0x27c>)
 810093e:	f002 fea1 	bl	8103684 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 8100942:	2201      	movs	r2, #1
 8100944:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100948:	487d      	ldr	r0, [pc, #500]	; (8100b40 <main+0x280>)
 810094a:	f002 fe9b 	bl	8103684 <HAL_GPIO_WritePin>
   HAL_Delay(100);
 810094e:	2064      	movs	r0, #100	; 0x64
 8100950:	f000 fc82 	bl	8101258 <HAL_Delay>
   MFRC522_Init(slave_num);
 8100954:	4b7b      	ldr	r3, [pc, #492]	; (8100b44 <main+0x284>)
 8100956:	881b      	ldrh	r3, [r3, #0]
 8100958:	4618      	mov	r0, r3
 810095a:	f7ff fdf5 	bl	8100548 <MFRC522_Init>

   HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 810095e:	2201      	movs	r2, #1
 8100960:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100964:	4876      	ldr	r0, [pc, #472]	; (8100b40 <main+0x280>)
 8100966:	f002 fe8d 	bl	8103684 <HAL_GPIO_WritePin>
   status = MFRC522_Read_Data(VersionReg,slave_num);
 810096a:	4b76      	ldr	r3, [pc, #472]	; (8100b44 <main+0x284>)
 810096c:	881b      	ldrh	r3, [r3, #0]
 810096e:	4619      	mov	r1, r3
 8100970:	2037      	movs	r0, #55	; 0x37
 8100972:	f7ff fd39 	bl	81003e8 <MFRC522_Read_Data>
 8100976:	4603      	mov	r3, r0
 8100978:	461a      	mov	r2, r3
 810097a:	4b73      	ldr	r3, [pc, #460]	; (8100b48 <main+0x288>)
 810097c:	701a      	strb	r2, [r3, #0]

   testFlag = 1;
 810097e:	4b73      	ldr	r3, [pc, #460]	; (8100b4c <main+0x28c>)
 8100980:	2201      	movs	r2, #1
 8100982:	701a      	strb	r2, [r3, #0]
   testStatus= 99;
 8100984:	4b72      	ldr	r3, [pc, #456]	; (8100b50 <main+0x290>)
 8100986:	2263      	movs	r2, #99	; 0x63
 8100988:	701a      	strb	r2, [r3, #0]
   testCount=0;
 810098a:	4b72      	ldr	r3, [pc, #456]	; (8100b54 <main+0x294>)
 810098c:	2200      	movs	r2, #0
 810098e:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      if(HAL_GetTick() - timemsM4_LED > 1000)
 8100990:	f000 fc56 	bl	8101240 <HAL_GetTick>
 8100994:	4602      	mov	r2, r0
 8100996:	4b70      	ldr	r3, [pc, #448]	; (8100b58 <main+0x298>)
 8100998:	681b      	ldr	r3, [r3, #0]
 810099a:	1ad3      	subs	r3, r2, r3
 810099c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 81009a0:	d908      	bls.n	81009b4 <main+0xf4>
      {
    	  timemsM4_LED = HAL_GetTick();
 81009a2:	f000 fc4d 	bl	8101240 <HAL_GetTick>
 81009a6:	4603      	mov	r3, r0
 81009a8:	4a6b      	ldr	r2, [pc, #428]	; (8100b58 <main+0x298>)
 81009aa:	6013      	str	r3, [r2, #0]
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 81009ac:	2102      	movs	r1, #2
 81009ae:	486b      	ldr	r0, [pc, #428]	; (8100b5c <main+0x29c>)
 81009b0:	f002 fe81 	bl	81036b6 <HAL_GPIO_TogglePin>
      }

   	  //////
      if(HAL_GetTick() - timemsM4 > 100)
 81009b4:	f000 fc44 	bl	8101240 <HAL_GetTick>
 81009b8:	4602      	mov	r2, r0
 81009ba:	4b69      	ldr	r3, [pc, #420]	; (8100b60 <main+0x2a0>)
 81009bc:	681b      	ldr	r3, [r3, #0]
 81009be:	1ad3      	subs	r3, r2, r3
 81009c0:	2b64      	cmp	r3, #100	; 0x64
 81009c2:	d9e5      	bls.n	8100990 <main+0xd0>
      {
    	  timemsM4 = HAL_GetTick();
 81009c4:	f000 fc3c 	bl	8101240 <HAL_GetTick>
 81009c8:	4603      	mov	r3, r0
 81009ca:	4a65      	ldr	r2, [pc, #404]	; (8100b60 <main+0x2a0>)
 81009cc:	6013      	str	r3, [r2, #0]
      	 testvar = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 81009ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 81009d2:	4864      	ldr	r0, [pc, #400]	; (8100b64 <main+0x2a4>)
 81009d4:	f002 fe3e 	bl	8103654 <HAL_GPIO_ReadPin>
 81009d8:	4603      	mov	r3, r0
 81009da:	461a      	mov	r2, r3
 81009dc:	4b62      	ldr	r3, [pc, #392]	; (8100b68 <main+0x2a8>)
 81009de:	701a      	strb	r2, [r3, #0]
      	 if(testvar == GPIO_PIN_SET && testFlag == 1)
 81009e0:	4b61      	ldr	r3, [pc, #388]	; (8100b68 <main+0x2a8>)
 81009e2:	781b      	ldrb	r3, [r3, #0]
 81009e4:	2b01      	cmp	r3, #1
 81009e6:	d17c      	bne.n	8100ae2 <main+0x222>
 81009e8:	4b58      	ldr	r3, [pc, #352]	; (8100b4c <main+0x28c>)
 81009ea:	781b      	ldrb	r3, [r3, #0]
 81009ec:	2b01      	cmp	r3, #1
 81009ee:	d178      	bne.n	8100ae2 <main+0x222>
      	 {
      		testCount+=1;
 81009f0:	4b58      	ldr	r3, [pc, #352]	; (8100b54 <main+0x294>)
 81009f2:	681b      	ldr	r3, [r3, #0]
 81009f4:	3301      	adds	r3, #1
 81009f6:	4a57      	ldr	r2, [pc, #348]	; (8100b54 <main+0x294>)
 81009f8:	6013      	str	r3, [r2, #0]
      		testStatus= 1;
 81009fa:	4b55      	ldr	r3, [pc, #340]	; (8100b50 <main+0x290>)
 81009fc:	2201      	movs	r2, #1
 81009fe:	701a      	strb	r2, [r3, #0]
      		testFlag = 0;
 8100a00:	4b52      	ldr	r3, [pc, #328]	; (8100b4c <main+0x28c>)
 8100a02:	2200      	movs	r2, #0
 8100a04:	701a      	strb	r2, [r3, #0]
      		 HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8100a06:	2200      	movs	r2, #0
 8100a08:	2101      	movs	r1, #1
 8100a0a:	484c      	ldr	r0, [pc, #304]	; (8100b3c <main+0x27c>)
 8100a0c:	f002 fe3a 	bl	8103684 <HAL_GPIO_WritePin>
       	  if(hspi1.State == HAL_SPI_STATE_READY)
 8100a10:	4b56      	ldr	r3, [pc, #344]	; (8100b6c <main+0x2ac>)
 8100a12:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8100a16:	b2db      	uxtb	r3, r3
 8100a18:	2b01      	cmp	r3, #1
 8100a1a:	f040 8087 	bne.w	8100b2c <main+0x26c>
       	  {
       		  for (int i = 0; i < 16; i++)
 8100a1e:	2300      	movs	r3, #0
 8100a20:	607b      	str	r3, [r7, #4]
 8100a22:	e007      	b.n	8100a34 <main+0x174>
       		  {
       			  cardstr[i] = 0;
 8100a24:	4a52      	ldr	r2, [pc, #328]	; (8100b70 <main+0x2b0>)
 8100a26:	687b      	ldr	r3, [r7, #4]
 8100a28:	4413      	add	r3, r2
 8100a2a:	2200      	movs	r2, #0
 8100a2c:	701a      	strb	r2, [r3, #0]
       		  for (int i = 0; i < 16; i++)
 8100a2e:	687b      	ldr	r3, [r7, #4]
 8100a30:	3301      	adds	r3, #1
 8100a32:	607b      	str	r3, [r7, #4]
 8100a34:	687b      	ldr	r3, [r7, #4]
 8100a36:	2b0f      	cmp	r3, #15
 8100a38:	ddf4      	ble.n	8100a24 <main+0x164>
       		  }
       		  status = 99;
 8100a3a:	4b43      	ldr	r3, [pc, #268]	; (8100b48 <main+0x288>)
 8100a3c:	2263      	movs	r2, #99	; 0x63
 8100a3e:	701a      	strb	r2, [r3, #0]
       		  // Find cards
       		  status = MFRC522_Request(PICC_REQIDL, cardstr,slave_num);
 8100a40:	4b40      	ldr	r3, [pc, #256]	; (8100b44 <main+0x284>)
 8100a42:	881b      	ldrh	r3, [r3, #0]
 8100a44:	461a      	mov	r2, r3
 8100a46:	494a      	ldr	r1, [pc, #296]	; (8100b70 <main+0x2b0>)
 8100a48:	2026      	movs	r0, #38	; 0x26
 8100a4a:	f7ff fdeb 	bl	8100624 <MFRC522_Request>
 8100a4e:	4603      	mov	r3, r0
 8100a50:	461a      	mov	r2, r3
 8100a52:	4b3d      	ldr	r3, [pc, #244]	; (8100b48 <main+0x288>)
 8100a54:	701a      	strb	r2, [r3, #0]
       		  if(status == MI_OK)
 8100a56:	4b3c      	ldr	r3, [pc, #240]	; (8100b48 <main+0x288>)
 8100a58:	781b      	ldrb	r3, [r3, #0]
 8100a5a:	2b00      	cmp	r3, #0
 8100a5c:	d166      	bne.n	8100b2c <main+0x26c>
       		  {
       			  result = 0;
 8100a5e:	4b45      	ldr	r3, [pc, #276]	; (8100b74 <main+0x2b4>)
 8100a60:	2200      	movs	r2, #0
 8100a62:	801a      	strh	r2, [r3, #0]
       			  result++;
 8100a64:	4b43      	ldr	r3, [pc, #268]	; (8100b74 <main+0x2b4>)
 8100a66:	881b      	ldrh	r3, [r3, #0]
 8100a68:	3301      	adds	r3, #1
 8100a6a:	b29a      	uxth	r2, r3
 8100a6c:	4b41      	ldr	r3, [pc, #260]	; (8100b74 <main+0x2b4>)
 8100a6e:	801a      	strh	r2, [r3, #0]
       			  status = MFRC522_Anticoll(cardstr,slave_num);
 8100a70:	4b34      	ldr	r3, [pc, #208]	; (8100b44 <main+0x284>)
 8100a72:	881b      	ldrh	r3, [r3, #0]
 8100a74:	4619      	mov	r1, r3
 8100a76:	483e      	ldr	r0, [pc, #248]	; (8100b70 <main+0x2b0>)
 8100a78:	f7ff fedf 	bl	810083a <MFRC522_Anticoll>
 8100a7c:	4603      	mov	r3, r0
 8100a7e:	461a      	mov	r2, r3
 8100a80:	4b31      	ldr	r3, [pc, #196]	; (8100b48 <main+0x288>)
 8100a82:	701a      	strb	r2, [r3, #0]
       			  if(status == MI_OK)
 8100a84:	4b30      	ldr	r3, [pc, #192]	; (8100b48 <main+0x288>)
 8100a86:	781b      	ldrb	r3, [r3, #0]
 8100a88:	2b00      	cmp	r3, #0
 8100a8a:	d14f      	bne.n	8100b2c <main+0x26c>
       			  {
       				  result++;
 8100a8c:	4b39      	ldr	r3, [pc, #228]	; (8100b74 <main+0x2b4>)
 8100a8e:	881b      	ldrh	r3, [r3, #0]
 8100a90:	3301      	adds	r3, #1
 8100a92:	b29a      	uxth	r2, r3
 8100a94:	4b37      	ldr	r3, [pc, #220]	; (8100b74 <main+0x2b4>)
 8100a96:	801a      	strh	r2, [r3, #0]
       				  UID[0] = cardstr[0];
 8100a98:	4b35      	ldr	r3, [pc, #212]	; (8100b70 <main+0x2b0>)
 8100a9a:	781a      	ldrb	r2, [r3, #0]
 8100a9c:	4b36      	ldr	r3, [pc, #216]	; (8100b78 <main+0x2b8>)
 8100a9e:	701a      	strb	r2, [r3, #0]
       				  UID[1] = cardstr[1];
 8100aa0:	4b33      	ldr	r3, [pc, #204]	; (8100b70 <main+0x2b0>)
 8100aa2:	785a      	ldrb	r2, [r3, #1]
 8100aa4:	4b34      	ldr	r3, [pc, #208]	; (8100b78 <main+0x2b8>)
 8100aa6:	705a      	strb	r2, [r3, #1]
       				  UID[2] = cardstr[2];
 8100aa8:	4b31      	ldr	r3, [pc, #196]	; (8100b70 <main+0x2b0>)
 8100aaa:	789a      	ldrb	r2, [r3, #2]
 8100aac:	4b32      	ldr	r3, [pc, #200]	; (8100b78 <main+0x2b8>)
 8100aae:	709a      	strb	r2, [r3, #2]
       				  UID[3] = cardstr[3];
 8100ab0:	4b2f      	ldr	r3, [pc, #188]	; (8100b70 <main+0x2b0>)
 8100ab2:	78da      	ldrb	r2, [r3, #3]
 8100ab4:	4b30      	ldr	r3, [pc, #192]	; (8100b78 <main+0x2b8>)
 8100ab6:	70da      	strb	r2, [r3, #3]
       				UIDint[0] = cardstr[0];
 8100ab8:	4b2d      	ldr	r3, [pc, #180]	; (8100b70 <main+0x2b0>)
 8100aba:	781a      	ldrb	r2, [r3, #0]
 8100abc:	4b2f      	ldr	r3, [pc, #188]	; (8100b7c <main+0x2bc>)
 8100abe:	701a      	strb	r2, [r3, #0]
       				UIDint[1] = cardstr[1];
 8100ac0:	4b2b      	ldr	r3, [pc, #172]	; (8100b70 <main+0x2b0>)
 8100ac2:	785a      	ldrb	r2, [r3, #1]
 8100ac4:	4b2d      	ldr	r3, [pc, #180]	; (8100b7c <main+0x2bc>)
 8100ac6:	705a      	strb	r2, [r3, #1]
       				UIDint[2] = cardstr[2];
 8100ac8:	4b29      	ldr	r3, [pc, #164]	; (8100b70 <main+0x2b0>)
 8100aca:	789a      	ldrb	r2, [r3, #2]
 8100acc:	4b2b      	ldr	r3, [pc, #172]	; (8100b7c <main+0x2bc>)
 8100ace:	709a      	strb	r2, [r3, #2]
       				UIDint[3] = cardstr[3];
 8100ad0:	4b27      	ldr	r3, [pc, #156]	; (8100b70 <main+0x2b0>)
 8100ad2:	78da      	ldrb	r2, [r3, #3]
 8100ad4:	4b29      	ldr	r3, [pc, #164]	; (8100b7c <main+0x2bc>)
 8100ad6:	70da      	strb	r2, [r3, #3]
       				UIDint[4] = cardstr[4];
 8100ad8:	4b25      	ldr	r3, [pc, #148]	; (8100b70 <main+0x2b0>)
 8100ada:	791a      	ldrb	r2, [r3, #4]
 8100adc:	4b27      	ldr	r3, [pc, #156]	; (8100b7c <main+0x2bc>)
 8100ade:	711a      	strb	r2, [r3, #4]
       	  if(hspi1.State == HAL_SPI_STATE_READY)
 8100ae0:	e024      	b.n	8100b2c <main+0x26c>
       			  }
       		  }
       	  }
      	 }
      	 else if (testvar == GPIO_PIN_RESET && testFlag == 0)
 8100ae2:	4b21      	ldr	r3, [pc, #132]	; (8100b68 <main+0x2a8>)
 8100ae4:	781b      	ldrb	r3, [r3, #0]
 8100ae6:	2b00      	cmp	r3, #0
 8100ae8:	d10f      	bne.n	8100b0a <main+0x24a>
 8100aea:	4b18      	ldr	r3, [pc, #96]	; (8100b4c <main+0x28c>)
 8100aec:	781b      	ldrb	r3, [r3, #0]
 8100aee:	2b00      	cmp	r3, #0
 8100af0:	d10b      	bne.n	8100b0a <main+0x24a>
      	 {
      		testStatus=2;
 8100af2:	4b17      	ldr	r3, [pc, #92]	; (8100b50 <main+0x290>)
 8100af4:	2202      	movs	r2, #2
 8100af6:	701a      	strb	r2, [r3, #0]
      		testFlag = 1;
 8100af8:	4b14      	ldr	r3, [pc, #80]	; (8100b4c <main+0x28c>)
 8100afa:	2201      	movs	r2, #1
 8100afc:	701a      	strb	r2, [r3, #0]
      		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8100afe:	2201      	movs	r2, #1
 8100b00:	2101      	movs	r1, #1
 8100b02:	480e      	ldr	r0, [pc, #56]	; (8100b3c <main+0x27c>)
 8100b04:	f002 fdbe 	bl	8103684 <HAL_GPIO_WritePin>
 8100b08:	e011      	b.n	8100b2e <main+0x26e>
      	 }
      	 else if (testvar == GPIO_PIN_SET && testFlag == 0)
 8100b0a:	4b17      	ldr	r3, [pc, #92]	; (8100b68 <main+0x2a8>)
 8100b0c:	781b      	ldrb	r3, [r3, #0]
 8100b0e:	2b01      	cmp	r3, #1
 8100b10:	f47f af3e 	bne.w	8100990 <main+0xd0>
 8100b14:	4b0d      	ldr	r3, [pc, #52]	; (8100b4c <main+0x28c>)
 8100b16:	781b      	ldrb	r3, [r3, #0]
 8100b18:	2b00      	cmp	r3, #0
 8100b1a:	f47f af39 	bne.w	8100990 <main+0xd0>
      	 {
      		testStatus= 3;
 8100b1e:	4b0c      	ldr	r3, [pc, #48]	; (8100b50 <main+0x290>)
 8100b20:	2203      	movs	r2, #3
 8100b22:	701a      	strb	r2, [r3, #0]
      		testFlag = 0;
 8100b24:	4b09      	ldr	r3, [pc, #36]	; (8100b4c <main+0x28c>)
 8100b26:	2200      	movs	r2, #0
 8100b28:	701a      	strb	r2, [r3, #0]
 8100b2a:	e731      	b.n	8100990 <main+0xd0>
       	  if(hspi1.State == HAL_SPI_STATE_READY)
 8100b2c:	bf00      	nop
      if(HAL_GetTick() - timemsM4_LED > 1000)
 8100b2e:	e72f      	b.n	8100990 <main+0xd0>
 8100b30:	58024400 	.word	0x58024400
 8100b34:	e000ed00 	.word	0xe000ed00
 8100b38:	58026400 	.word	0x58026400
 8100b3c:	58020400 	.word	0x58020400
 8100b40:	58021800 	.word	0x58021800
 8100b44:	100001b4 	.word	0x100001b4
 8100b48:	100001b6 	.word	0x100001b6
 8100b4c:	100001a5 	.word	0x100001a5
 8100b50:	100001a6 	.word	0x100001a6
 8100b54:	100001a8 	.word	0x100001a8
 8100b58:	100001b0 	.word	0x100001b0
 8100b5c:	58021000 	.word	0x58021000
 8100b60:	100001ac 	.word	0x100001ac
 8100b64:	58020800 	.word	0x58020800
 8100b68:	100001a4 	.word	0x100001a4
 8100b6c:	1000002c 	.word	0x1000002c
 8100b70:	100001b8 	.word	0x100001b8
 8100b74:	100001ca 	.word	0x100001ca
 8100b78:	100001cc 	.word	0x100001cc
 8100b7c:	100001d4 	.word	0x100001d4

08100b80 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8100b80:	b580      	push	{r7, lr}
 8100b82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8100b84:	4b27      	ldr	r3, [pc, #156]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100b86:	4a28      	ldr	r2, [pc, #160]	; (8100c28 <MX_SPI1_Init+0xa8>)
 8100b88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8100b8a:	4b26      	ldr	r3, [pc, #152]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100b8c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100b90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8100b92:	4b24      	ldr	r3, [pc, #144]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100b94:	2200      	movs	r2, #0
 8100b96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8100b98:	4b22      	ldr	r3, [pc, #136]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100b9a:	2207      	movs	r2, #7
 8100b9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100b9e:	4b21      	ldr	r3, [pc, #132]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100ba0:	2200      	movs	r2, #0
 8100ba2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100ba4:	4b1f      	ldr	r3, [pc, #124]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100ba6:	2200      	movs	r2, #0
 8100ba8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8100baa:	4b1e      	ldr	r3, [pc, #120]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bac:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8100bb0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8100bb2:	4b1c      	ldr	r3, [pc, #112]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bb4:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8100bb8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100bba:	4b1a      	ldr	r3, [pc, #104]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bbc:	2200      	movs	r2, #0
 8100bbe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8100bc0:	4b18      	ldr	r3, [pc, #96]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bc2:	2200      	movs	r2, #0
 8100bc4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100bc6:	4b17      	ldr	r3, [pc, #92]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bc8:	2200      	movs	r2, #0
 8100bca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8100bcc:	4b15      	ldr	r3, [pc, #84]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bce:	2200      	movs	r2, #0
 8100bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100bd2:	4b14      	ldr	r3, [pc, #80]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100bd8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100bda:	4b12      	ldr	r3, [pc, #72]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bdc:	2200      	movs	r2, #0
 8100bde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100be0:	4b10      	ldr	r3, [pc, #64]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100be2:	2200      	movs	r2, #0
 8100be4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100be6:	4b0f      	ldr	r3, [pc, #60]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100be8:	2200      	movs	r2, #0
 8100bea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100bec:	4b0d      	ldr	r3, [pc, #52]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bee:	2200      	movs	r2, #0
 8100bf0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100bf2:	4b0c      	ldr	r3, [pc, #48]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bf4:	2200      	movs	r2, #0
 8100bf6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100bf8:	4b0a      	ldr	r3, [pc, #40]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100bfa:	2200      	movs	r2, #0
 8100bfc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100bfe:	4b09      	ldr	r3, [pc, #36]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100c00:	2200      	movs	r2, #0
 8100c02:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100c04:	4b07      	ldr	r3, [pc, #28]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100c06:	2200      	movs	r2, #0
 8100c08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100c0a:	4b06      	ldr	r3, [pc, #24]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100c0c:	2200      	movs	r2, #0
 8100c0e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8100c10:	4804      	ldr	r0, [pc, #16]	; (8100c24 <MX_SPI1_Init+0xa4>)
 8100c12:	f002 ff7f 	bl	8103b14 <HAL_SPI_Init>
 8100c16:	4603      	mov	r3, r0
 8100c18:	2b00      	cmp	r3, #0
 8100c1a:	d001      	beq.n	8100c20 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8100c1c:	f000 f900 	bl	8100e20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8100c20:	bf00      	nop
 8100c22:	bd80      	pop	{r7, pc}
 8100c24:	1000002c 	.word	0x1000002c
 8100c28:	40013000 	.word	0x40013000

08100c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8100c2c:	b580      	push	{r7, lr}
 8100c2e:	b082      	sub	sp, #8
 8100c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8100c32:	4b11      	ldr	r3, [pc, #68]	; (8100c78 <MX_DMA_Init+0x4c>)
 8100c34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100c38:	4a0f      	ldr	r2, [pc, #60]	; (8100c78 <MX_DMA_Init+0x4c>)
 8100c3a:	f043 0301 	orr.w	r3, r3, #1
 8100c3e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100c42:	4b0d      	ldr	r3, [pc, #52]	; (8100c78 <MX_DMA_Init+0x4c>)
 8100c44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100c48:	f003 0301 	and.w	r3, r3, #1
 8100c4c:	607b      	str	r3, [r7, #4]
 8100c4e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8100c50:	2200      	movs	r2, #0
 8100c52:	2100      	movs	r1, #0
 8100c54:	200b      	movs	r0, #11
 8100c56:	f000 fbfe 	bl	8101456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8100c5a:	200b      	movs	r0, #11
 8100c5c:	f000 fc15 	bl	810148a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8100c60:	2200      	movs	r2, #0
 8100c62:	2100      	movs	r1, #0
 8100c64:	200c      	movs	r0, #12
 8100c66:	f000 fbf6 	bl	8101456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8100c6a:	200c      	movs	r0, #12
 8100c6c:	f000 fc0d 	bl	810148a <HAL_NVIC_EnableIRQ>

}
 8100c70:	bf00      	nop
 8100c72:	3708      	adds	r7, #8
 8100c74:	46bd      	mov	sp, r7
 8100c76:	bd80      	pop	{r7, pc}
 8100c78:	58024400 	.word	0x58024400

08100c7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100c7c:	b580      	push	{r7, lr}
 8100c7e:	b08c      	sub	sp, #48	; 0x30
 8100c80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100c82:	f107 031c 	add.w	r3, r7, #28
 8100c86:	2200      	movs	r2, #0
 8100c88:	601a      	str	r2, [r3, #0]
 8100c8a:	605a      	str	r2, [r3, #4]
 8100c8c:	609a      	str	r2, [r3, #8]
 8100c8e:	60da      	str	r2, [r3, #12]
 8100c90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100c92:	4b5d      	ldr	r3, [pc, #372]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c98:	4a5b      	ldr	r2, [pc, #364]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100c9a:	f043 0304 	orr.w	r3, r3, #4
 8100c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ca2:	4b59      	ldr	r3, [pc, #356]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ca8:	f003 0304 	and.w	r3, r3, #4
 8100cac:	61bb      	str	r3, [r7, #24]
 8100cae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100cb0:	4b55      	ldr	r3, [pc, #340]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cb6:	4a54      	ldr	r2, [pc, #336]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cb8:	f043 0301 	orr.w	r3, r3, #1
 8100cbc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cc0:	4b51      	ldr	r3, [pc, #324]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cc6:	f003 0301 	and.w	r3, r3, #1
 8100cca:	617b      	str	r3, [r7, #20]
 8100ccc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100cce:	4b4e      	ldr	r3, [pc, #312]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cd4:	4a4c      	ldr	r2, [pc, #304]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cd6:	f043 0302 	orr.w	r3, r3, #2
 8100cda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cde:	4b4a      	ldr	r3, [pc, #296]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ce4:	f003 0302 	and.w	r3, r3, #2
 8100ce8:	613b      	str	r3, [r7, #16]
 8100cea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100cec:	4b46      	ldr	r3, [pc, #280]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cf2:	4a45      	ldr	r2, [pc, #276]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cf4:	f043 0308 	orr.w	r3, r3, #8
 8100cf8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cfc:	4b42      	ldr	r3, [pc, #264]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d02:	f003 0308 	and.w	r3, r3, #8
 8100d06:	60fb      	str	r3, [r7, #12]
 8100d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100d0a:	4b3f      	ldr	r3, [pc, #252]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d10:	4a3d      	ldr	r2, [pc, #244]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100d12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100d16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d1a:	4b3b      	ldr	r3, [pc, #236]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100d24:	60bb      	str	r3, [r7, #8]
 8100d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100d28:	4b37      	ldr	r3, [pc, #220]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100d2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d2e:	4a36      	ldr	r2, [pc, #216]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100d30:	f043 0310 	orr.w	r3, r3, #16
 8100d34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d38:	4b33      	ldr	r3, [pc, #204]	; (8100e08 <MX_GPIO_Init+0x18c>)
 8100d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d3e:	f003 0310 	and.w	r3, r3, #16
 8100d42:	607b      	str	r3, [r7, #4]
 8100d44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|RC522_Rst_Pin, GPIO_PIN_RESET);
 8100d46:	2200      	movs	r2, #0
 8100d48:	2121      	movs	r1, #33	; 0x21
 8100d4a:	4830      	ldr	r0, [pc, #192]	; (8100e0c <MX_GPIO_Init+0x190>)
 8100d4c:	f002 fc9a 	bl	8103684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_RESET);
 8100d50:	2200      	movs	r2, #0
 8100d52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100d56:	482e      	ldr	r0, [pc, #184]	; (8100e10 <MX_GPIO_Init+0x194>)
 8100d58:	f002 fc94 	bl	8103684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100d5c:	2200      	movs	r2, #0
 8100d5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100d62:	482c      	ldr	r0, [pc, #176]	; (8100e14 <MX_GPIO_Init+0x198>)
 8100d64:	f002 fc8e 	bl	8103684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8100d68:	2200      	movs	r2, #0
 8100d6a:	2102      	movs	r1, #2
 8100d6c:	482a      	ldr	r0, [pc, #168]	; (8100e18 <MX_GPIO_Init+0x19c>)
 8100d6e:	f002 fc89 	bl	8103684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8100d72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8100d78:	2300      	movs	r3, #0
 8100d7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d7c:	2300      	movs	r3, #0
 8100d7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8100d80:	f107 031c 	add.w	r3, r7, #28
 8100d84:	4619      	mov	r1, r3
 8100d86:	4825      	ldr	r0, [pc, #148]	; (8100e1c <MX_GPIO_Init+0x1a0>)
 8100d88:	f002 fab4 	bl	81032f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin RC522_Rst_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|RC522_Rst_Pin;
 8100d8c:	2321      	movs	r3, #33	; 0x21
 8100d8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100d90:	2301      	movs	r3, #1
 8100d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d94:	2300      	movs	r3, #0
 8100d96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d98:	2300      	movs	r3, #0
 8100d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100d9c:	f107 031c 	add.w	r3, r7, #28
 8100da0:	4619      	mov	r1, r3
 8100da2:	481a      	ldr	r0, [pc, #104]	; (8100e0c <MX_GPIO_Init+0x190>)
 8100da4:	f002 faa6 	bl	81032f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RC522_CS_Pin */
  GPIO_InitStruct.Pin = RC522_CS_Pin;
 8100da8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100dae:	2301      	movs	r3, #1
 8100db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100db2:	2300      	movs	r3, #0
 8100db4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100db6:	2300      	movs	r3, #0
 8100db8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RC522_CS_GPIO_Port, &GPIO_InitStruct);
 8100dba:	f107 031c 	add.w	r3, r7, #28
 8100dbe:	4619      	mov	r1, r3
 8100dc0:	4813      	ldr	r0, [pc, #76]	; (8100e10 <MX_GPIO_Init+0x194>)
 8100dc2:	f002 fa97 	bl	81032f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_Sig_Pin */
  GPIO_InitStruct.Pin = Test_Sig_Pin;
 8100dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8100dca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100dcc:	2301      	movs	r3, #1
 8100dce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100dd0:	2300      	movs	r3, #0
 8100dd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100dd4:	2300      	movs	r3, #0
 8100dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Test_Sig_GPIO_Port, &GPIO_InitStruct);
 8100dd8:	f107 031c 	add.w	r3, r7, #28
 8100ddc:	4619      	mov	r1, r3
 8100dde:	480d      	ldr	r0, [pc, #52]	; (8100e14 <MX_GPIO_Init+0x198>)
 8100de0:	f002 fa88 	bl	81032f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8100de4:	2302      	movs	r3, #2
 8100de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100de8:	2301      	movs	r3, #1
 8100dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100dec:	2300      	movs	r3, #0
 8100dee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100df0:	2300      	movs	r3, #0
 8100df2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8100df4:	f107 031c 	add.w	r3, r7, #28
 8100df8:	4619      	mov	r1, r3
 8100dfa:	4807      	ldr	r0, [pc, #28]	; (8100e18 <MX_GPIO_Init+0x19c>)
 8100dfc:	f002 fa7a 	bl	81032f4 <HAL_GPIO_Init>

}
 8100e00:	bf00      	nop
 8100e02:	3730      	adds	r7, #48	; 0x30
 8100e04:	46bd      	mov	sp, r7
 8100e06:	bd80      	pop	{r7, pc}
 8100e08:	58024400 	.word	0x58024400
 8100e0c:	58020400 	.word	0x58020400
 8100e10:	58020c00 	.word	0x58020c00
 8100e14:	58021800 	.word	0x58021800
 8100e18:	58021000 	.word	0x58021000
 8100e1c:	58020800 	.word	0x58020800

08100e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100e20:	b480      	push	{r7}
 8100e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100e24:	b672      	cpsid	i
}
 8100e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100e28:	e7fe      	b.n	8100e28 <Error_Handler+0x8>
	...

08100e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100e2c:	b480      	push	{r7}
 8100e2e:	b083      	sub	sp, #12
 8100e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100e32:	4b0a      	ldr	r3, [pc, #40]	; (8100e5c <HAL_MspInit+0x30>)
 8100e34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e38:	4a08      	ldr	r2, [pc, #32]	; (8100e5c <HAL_MspInit+0x30>)
 8100e3a:	f043 0302 	orr.w	r3, r3, #2
 8100e3e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100e42:	4b06      	ldr	r3, [pc, #24]	; (8100e5c <HAL_MspInit+0x30>)
 8100e44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e48:	f003 0302 	and.w	r3, r3, #2
 8100e4c:	607b      	str	r3, [r7, #4]
 8100e4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100e50:	bf00      	nop
 8100e52:	370c      	adds	r7, #12
 8100e54:	46bd      	mov	sp, r7
 8100e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e5a:	4770      	bx	lr
 8100e5c:	58024400 	.word	0x58024400

08100e60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100e60:	b580      	push	{r7, lr}
 8100e62:	b08a      	sub	sp, #40	; 0x28
 8100e64:	af00      	add	r7, sp, #0
 8100e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100e68:	f107 0314 	add.w	r3, r7, #20
 8100e6c:	2200      	movs	r2, #0
 8100e6e:	601a      	str	r2, [r3, #0]
 8100e70:	605a      	str	r2, [r3, #4]
 8100e72:	609a      	str	r2, [r3, #8]
 8100e74:	60da      	str	r2, [r3, #12]
 8100e76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8100e78:	687b      	ldr	r3, [r7, #4]
 8100e7a:	681b      	ldr	r3, [r3, #0]
 8100e7c:	4a5b      	ldr	r2, [pc, #364]	; (8100fec <HAL_SPI_MspInit+0x18c>)
 8100e7e:	4293      	cmp	r3, r2
 8100e80:	f040 80af 	bne.w	8100fe2 <HAL_SPI_MspInit+0x182>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8100e84:	4b5a      	ldr	r3, [pc, #360]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100e86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100e8a:	4a59      	ldr	r2, [pc, #356]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100e8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8100e90:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8100e94:	4b56      	ldr	r3, [pc, #344]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100e96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100e9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8100e9e:	613b      	str	r3, [r7, #16]
 8100ea0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100ea2:	4b53      	ldr	r3, [pc, #332]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ea8:	4a51      	ldr	r2, [pc, #324]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100eaa:	f043 0301 	orr.w	r3, r3, #1
 8100eae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100eb2:	4b4f      	ldr	r3, [pc, #316]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100eb8:	f003 0301 	and.w	r3, r3, #1
 8100ebc:	60fb      	str	r3, [r7, #12]
 8100ebe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8100ec0:	4b4b      	ldr	r3, [pc, #300]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100ec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ec6:	4a4a      	ldr	r2, [pc, #296]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100ec8:	f043 0308 	orr.w	r3, r3, #8
 8100ecc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ed0:	4b47      	ldr	r3, [pc, #284]	; (8100ff0 <HAL_SPI_MspInit+0x190>)
 8100ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ed6:	f003 0308 	and.w	r3, r3, #8
 8100eda:	60bb      	str	r3, [r7, #8]
 8100edc:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8100ede:	2370      	movs	r3, #112	; 0x70
 8100ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100ee2:	2302      	movs	r3, #2
 8100ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ee6:	2300      	movs	r3, #0
 8100ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100eea:	2300      	movs	r3, #0
 8100eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8100eee:	2305      	movs	r3, #5
 8100ef0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100ef2:	f107 0314 	add.w	r3, r7, #20
 8100ef6:	4619      	mov	r1, r3
 8100ef8:	483e      	ldr	r0, [pc, #248]	; (8100ff4 <HAL_SPI_MspInit+0x194>)
 8100efa:	f002 f9fb 	bl	81032f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8100efe:	2380      	movs	r3, #128	; 0x80
 8100f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100f02:	2302      	movs	r3, #2
 8100f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100f06:	2300      	movs	r3, #0
 8100f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100f0a:	2300      	movs	r3, #0
 8100f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8100f0e:	2305      	movs	r3, #5
 8100f10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100f12:	f107 0314 	add.w	r3, r7, #20
 8100f16:	4619      	mov	r1, r3
 8100f18:	4837      	ldr	r0, [pc, #220]	; (8100ff8 <HAL_SPI_MspInit+0x198>)
 8100f1a:	f002 f9eb 	bl	81032f4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8100f1e:	4b37      	ldr	r3, [pc, #220]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f20:	4a37      	ldr	r2, [pc, #220]	; (8101000 <HAL_SPI_MspInit+0x1a0>)
 8100f22:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8100f24:	4b35      	ldr	r3, [pc, #212]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f26:	2225      	movs	r2, #37	; 0x25
 8100f28:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8100f2a:	4b34      	ldr	r3, [pc, #208]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f2c:	2200      	movs	r2, #0
 8100f2e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8100f30:	4b32      	ldr	r3, [pc, #200]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f32:	2200      	movs	r2, #0
 8100f34:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8100f36:	4b31      	ldr	r3, [pc, #196]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8100f3c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8100f3e:	4b2f      	ldr	r3, [pc, #188]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f40:	2200      	movs	r2, #0
 8100f42:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8100f44:	4b2d      	ldr	r3, [pc, #180]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f46:	2200      	movs	r2, #0
 8100f48:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8100f4a:	4b2c      	ldr	r3, [pc, #176]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f4c:	2200      	movs	r2, #0
 8100f4e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8100f50:	4b2a      	ldr	r3, [pc, #168]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f52:	2200      	movs	r2, #0
 8100f54:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8100f56:	4b29      	ldr	r3, [pc, #164]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f58:	2200      	movs	r2, #0
 8100f5a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8100f5c:	4827      	ldr	r0, [pc, #156]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f5e:	f000 fac3 	bl	81014e8 <HAL_DMA_Init>
 8100f62:	4603      	mov	r3, r0
 8100f64:	2b00      	cmp	r3, #0
 8100f66:	d001      	beq.n	8100f6c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8100f68:	f7ff ff5a 	bl	8100e20 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8100f6c:	687b      	ldr	r3, [r7, #4]
 8100f6e:	4a23      	ldr	r2, [pc, #140]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f70:	67da      	str	r2, [r3, #124]	; 0x7c
 8100f72:	4a22      	ldr	r2, [pc, #136]	; (8100ffc <HAL_SPI_MspInit+0x19c>)
 8100f74:	687b      	ldr	r3, [r7, #4]
 8100f76:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8100f78:	4b22      	ldr	r3, [pc, #136]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100f7a:	4a23      	ldr	r2, [pc, #140]	; (8101008 <HAL_SPI_MspInit+0x1a8>)
 8100f7c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8100f7e:	4b21      	ldr	r3, [pc, #132]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100f80:	2226      	movs	r2, #38	; 0x26
 8100f82:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8100f84:	4b1f      	ldr	r3, [pc, #124]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100f86:	2240      	movs	r2, #64	; 0x40
 8100f88:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8100f8a:	4b1e      	ldr	r3, [pc, #120]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100f8c:	2200      	movs	r2, #0
 8100f8e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8100f90:	4b1c      	ldr	r3, [pc, #112]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100f92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8100f96:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8100f98:	4b1a      	ldr	r3, [pc, #104]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100f9a:	2200      	movs	r2, #0
 8100f9c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8100f9e:	4b19      	ldr	r3, [pc, #100]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fa0:	2200      	movs	r2, #0
 8100fa2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8100fa4:	4b17      	ldr	r3, [pc, #92]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fa6:	2200      	movs	r2, #0
 8100fa8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8100faa:	4b16      	ldr	r3, [pc, #88]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fac:	2200      	movs	r2, #0
 8100fae:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8100fb0:	4b14      	ldr	r3, [pc, #80]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fb2:	2200      	movs	r2, #0
 8100fb4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8100fb6:	4813      	ldr	r0, [pc, #76]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fb8:	f000 fa96 	bl	81014e8 <HAL_DMA_Init>
 8100fbc:	4603      	mov	r3, r0
 8100fbe:	2b00      	cmp	r3, #0
 8100fc0:	d001      	beq.n	8100fc6 <HAL_SPI_MspInit+0x166>
    {
      Error_Handler();
 8100fc2:	f7ff ff2d 	bl	8100e20 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8100fc6:	687b      	ldr	r3, [r7, #4]
 8100fc8:	4a0e      	ldr	r2, [pc, #56]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fca:	679a      	str	r2, [r3, #120]	; 0x78
 8100fcc:	4a0d      	ldr	r2, [pc, #52]	; (8101004 <HAL_SPI_MspInit+0x1a4>)
 8100fce:	687b      	ldr	r3, [r7, #4]
 8100fd0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8100fd2:	2200      	movs	r2, #0
 8100fd4:	2100      	movs	r1, #0
 8100fd6:	2023      	movs	r0, #35	; 0x23
 8100fd8:	f000 fa3d 	bl	8101456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8100fdc:	2023      	movs	r0, #35	; 0x23
 8100fde:	f000 fa54 	bl	810148a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8100fe2:	bf00      	nop
 8100fe4:	3728      	adds	r7, #40	; 0x28
 8100fe6:	46bd      	mov	sp, r7
 8100fe8:	bd80      	pop	{r7, pc}
 8100fea:	bf00      	nop
 8100fec:	40013000 	.word	0x40013000
 8100ff0:	58024400 	.word	0x58024400
 8100ff4:	58020000 	.word	0x58020000
 8100ff8:	58020c00 	.word	0x58020c00
 8100ffc:	100000b4 	.word	0x100000b4
 8101000:	40020010 	.word	0x40020010
 8101004:	1000012c 	.word	0x1000012c
 8101008:	40020028 	.word	0x40020028

0810100c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810100c:	b480      	push	{r7}
 810100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101010:	e7fe      	b.n	8101010 <NMI_Handler+0x4>

08101012 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101012:	b480      	push	{r7}
 8101014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101016:	e7fe      	b.n	8101016 <HardFault_Handler+0x4>

08101018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101018:	b480      	push	{r7}
 810101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810101c:	e7fe      	b.n	810101c <MemManage_Handler+0x4>

0810101e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810101e:	b480      	push	{r7}
 8101020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101022:	e7fe      	b.n	8101022 <BusFault_Handler+0x4>

08101024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101024:	b480      	push	{r7}
 8101026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101028:	e7fe      	b.n	8101028 <UsageFault_Handler+0x4>

0810102a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810102a:	b480      	push	{r7}
 810102c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810102e:	bf00      	nop
 8101030:	46bd      	mov	sp, r7
 8101032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101036:	4770      	bx	lr

08101038 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101038:	b480      	push	{r7}
 810103a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810103c:	bf00      	nop
 810103e:	46bd      	mov	sp, r7
 8101040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101044:	4770      	bx	lr

08101046 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101046:	b480      	push	{r7}
 8101048:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810104a:	bf00      	nop
 810104c:	46bd      	mov	sp, r7
 810104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101052:	4770      	bx	lr

08101054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101054:	b580      	push	{r7, lr}
 8101056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101058:	f000 f8de 	bl	8101218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810105c:	bf00      	nop
 810105e:	bd80      	pop	{r7, pc}

08101060 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8101060:	b580      	push	{r7, lr}
 8101062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8101064:	4802      	ldr	r0, [pc, #8]	; (8101070 <DMA1_Stream0_IRQHandler+0x10>)
 8101066:	f000 ffdf 	bl	8102028 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 810106a:	bf00      	nop
 810106c:	bd80      	pop	{r7, pc}
 810106e:	bf00      	nop
 8101070:	100000b4 	.word	0x100000b4

08101074 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8101074:	b580      	push	{r7, lr}
 8101076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8101078:	4802      	ldr	r0, [pc, #8]	; (8101084 <DMA1_Stream1_IRQHandler+0x10>)
 810107a:	f000 ffd5 	bl	8102028 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 810107e:	bf00      	nop
 8101080:	bd80      	pop	{r7, pc}
 8101082:	bf00      	nop
 8101084:	1000012c 	.word	0x1000012c

08101088 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8101088:	b580      	push	{r7, lr}
 810108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 810108c:	4802      	ldr	r0, [pc, #8]	; (8101098 <SPI1_IRQHandler+0x10>)
 810108e:	f003 fa5b 	bl	8104548 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8101092:	bf00      	nop
 8101094:	bd80      	pop	{r7, pc}
 8101096:	bf00      	nop
 8101098:	1000002c 	.word	0x1000002c

0810109c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810109c:	f8df d034 	ldr.w	sp, [pc, #52]	; 81010d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81010a0:	f7ff f91a 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81010a4:	480c      	ldr	r0, [pc, #48]	; (81010d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81010a6:	490d      	ldr	r1, [pc, #52]	; (81010dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81010a8:	4a0d      	ldr	r2, [pc, #52]	; (81010e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81010aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81010ac:	e002      	b.n	81010b4 <LoopCopyDataInit>

081010ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81010ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81010b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81010b2:	3304      	adds	r3, #4

081010b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81010b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81010b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81010b8:	d3f9      	bcc.n	81010ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81010ba:	4a0a      	ldr	r2, [pc, #40]	; (81010e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81010bc:	4c0a      	ldr	r4, [pc, #40]	; (81010e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 81010be:	2300      	movs	r3, #0
  b LoopFillZerobss
 81010c0:	e001      	b.n	81010c6 <LoopFillZerobss>

081010c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81010c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81010c4:	3204      	adds	r2, #4

081010c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81010c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81010c8:	d3fb      	bcc.n	81010c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81010ca:	f003 fd35 	bl	8104b38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81010ce:	f7ff fbf7 	bl	81008c0 <main>
  bx  lr
 81010d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81010d4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81010d8:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81010dc:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 81010e0:	08104bb8 	.word	0x08104bb8
  ldr r2, =_sbss
 81010e4:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 81010e8:	100001e0 	.word	0x100001e0

081010ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81010ec:	e7fe      	b.n	81010ec <ADC3_IRQHandler>
	...

081010f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81010f0:	b580      	push	{r7, lr}
 81010f2:	b082      	sub	sp, #8
 81010f4:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81010f6:	4b28      	ldr	r3, [pc, #160]	; (8101198 <HAL_Init+0xa8>)
 81010f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81010fc:	4a26      	ldr	r2, [pc, #152]	; (8101198 <HAL_Init+0xa8>)
 81010fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101102:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101106:	4b24      	ldr	r3, [pc, #144]	; (8101198 <HAL_Init+0xa8>)
 8101108:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810110c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101110:	603b      	str	r3, [r7, #0]
 8101112:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101114:	4b21      	ldr	r3, [pc, #132]	; (810119c <HAL_Init+0xac>)
 8101116:	681b      	ldr	r3, [r3, #0]
 8101118:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 810111c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101120:	4a1e      	ldr	r2, [pc, #120]	; (810119c <HAL_Init+0xac>)
 8101122:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101126:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101128:	4b1c      	ldr	r3, [pc, #112]	; (810119c <HAL_Init+0xac>)
 810112a:	681b      	ldr	r3, [r3, #0]
 810112c:	4a1b      	ldr	r2, [pc, #108]	; (810119c <HAL_Init+0xac>)
 810112e:	f043 0301 	orr.w	r3, r3, #1
 8101132:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101134:	2003      	movs	r0, #3
 8101136:	f000 f983 	bl	8101440 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810113a:	f002 fb71 	bl	8103820 <HAL_RCC_GetSysClockFreq>
 810113e:	4602      	mov	r2, r0
 8101140:	4b15      	ldr	r3, [pc, #84]	; (8101198 <HAL_Init+0xa8>)
 8101142:	699b      	ldr	r3, [r3, #24]
 8101144:	0a1b      	lsrs	r3, r3, #8
 8101146:	f003 030f 	and.w	r3, r3, #15
 810114a:	4915      	ldr	r1, [pc, #84]	; (81011a0 <HAL_Init+0xb0>)
 810114c:	5ccb      	ldrb	r3, [r1, r3]
 810114e:	f003 031f 	and.w	r3, r3, #31
 8101152:	fa22 f303 	lsr.w	r3, r2, r3
 8101156:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101158:	4b0f      	ldr	r3, [pc, #60]	; (8101198 <HAL_Init+0xa8>)
 810115a:	699b      	ldr	r3, [r3, #24]
 810115c:	f003 030f 	and.w	r3, r3, #15
 8101160:	4a0f      	ldr	r2, [pc, #60]	; (81011a0 <HAL_Init+0xb0>)
 8101162:	5cd3      	ldrb	r3, [r2, r3]
 8101164:	f003 031f 	and.w	r3, r3, #31
 8101168:	687a      	ldr	r2, [r7, #4]
 810116a:	fa22 f303 	lsr.w	r3, r2, r3
 810116e:	4a0d      	ldr	r2, [pc, #52]	; (81011a4 <HAL_Init+0xb4>)
 8101170:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101172:	4b0c      	ldr	r3, [pc, #48]	; (81011a4 <HAL_Init+0xb4>)
 8101174:	681b      	ldr	r3, [r3, #0]
 8101176:	4a0c      	ldr	r2, [pc, #48]	; (81011a8 <HAL_Init+0xb8>)
 8101178:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810117a:	2000      	movs	r0, #0
 810117c:	f000 f816 	bl	81011ac <HAL_InitTick>
 8101180:	4603      	mov	r3, r0
 8101182:	2b00      	cmp	r3, #0
 8101184:	d001      	beq.n	810118a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101186:	2301      	movs	r3, #1
 8101188:	e002      	b.n	8101190 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810118a:	f7ff fe4f 	bl	8100e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810118e:	2300      	movs	r3, #0
}
 8101190:	4618      	mov	r0, r3
 8101192:	3708      	adds	r7, #8
 8101194:	46bd      	mov	sp, r7
 8101196:	bd80      	pop	{r7, pc}
 8101198:	58024400 	.word	0x58024400
 810119c:	40024400 	.word	0x40024400
 81011a0:	08104b98 	.word	0x08104b98
 81011a4:	10000004 	.word	0x10000004
 81011a8:	10000000 	.word	0x10000000

081011ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81011ac:	b580      	push	{r7, lr}
 81011ae:	b082      	sub	sp, #8
 81011b0:	af00      	add	r7, sp, #0
 81011b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81011b4:	4b15      	ldr	r3, [pc, #84]	; (810120c <HAL_InitTick+0x60>)
 81011b6:	781b      	ldrb	r3, [r3, #0]
 81011b8:	2b00      	cmp	r3, #0
 81011ba:	d101      	bne.n	81011c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81011bc:	2301      	movs	r3, #1
 81011be:	e021      	b.n	8101204 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81011c0:	4b13      	ldr	r3, [pc, #76]	; (8101210 <HAL_InitTick+0x64>)
 81011c2:	681a      	ldr	r2, [r3, #0]
 81011c4:	4b11      	ldr	r3, [pc, #68]	; (810120c <HAL_InitTick+0x60>)
 81011c6:	781b      	ldrb	r3, [r3, #0]
 81011c8:	4619      	mov	r1, r3
 81011ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81011ce:	fbb3 f3f1 	udiv	r3, r3, r1
 81011d2:	fbb2 f3f3 	udiv	r3, r2, r3
 81011d6:	4618      	mov	r0, r3
 81011d8:	f000 f965 	bl	81014a6 <HAL_SYSTICK_Config>
 81011dc:	4603      	mov	r3, r0
 81011de:	2b00      	cmp	r3, #0
 81011e0:	d001      	beq.n	81011e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81011e2:	2301      	movs	r3, #1
 81011e4:	e00e      	b.n	8101204 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81011e6:	687b      	ldr	r3, [r7, #4]
 81011e8:	2b0f      	cmp	r3, #15
 81011ea:	d80a      	bhi.n	8101202 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81011ec:	2200      	movs	r2, #0
 81011ee:	6879      	ldr	r1, [r7, #4]
 81011f0:	f04f 30ff 	mov.w	r0, #4294967295
 81011f4:	f000 f92f 	bl	8101456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81011f8:	4a06      	ldr	r2, [pc, #24]	; (8101214 <HAL_InitTick+0x68>)
 81011fa:	687b      	ldr	r3, [r7, #4]
 81011fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81011fe:	2300      	movs	r3, #0
 8101200:	e000      	b.n	8101204 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101202:	2301      	movs	r3, #1
}
 8101204:	4618      	mov	r0, r3
 8101206:	3708      	adds	r7, #8
 8101208:	46bd      	mov	sp, r7
 810120a:	bd80      	pop	{r7, pc}
 810120c:	1000000c 	.word	0x1000000c
 8101210:	10000000 	.word	0x10000000
 8101214:	10000008 	.word	0x10000008

08101218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101218:	b480      	push	{r7}
 810121a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810121c:	4b06      	ldr	r3, [pc, #24]	; (8101238 <HAL_IncTick+0x20>)
 810121e:	781b      	ldrb	r3, [r3, #0]
 8101220:	461a      	mov	r2, r3
 8101222:	4b06      	ldr	r3, [pc, #24]	; (810123c <HAL_IncTick+0x24>)
 8101224:	681b      	ldr	r3, [r3, #0]
 8101226:	4413      	add	r3, r2
 8101228:	4a04      	ldr	r2, [pc, #16]	; (810123c <HAL_IncTick+0x24>)
 810122a:	6013      	str	r3, [r2, #0]
}
 810122c:	bf00      	nop
 810122e:	46bd      	mov	sp, r7
 8101230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101234:	4770      	bx	lr
 8101236:	bf00      	nop
 8101238:	1000000c 	.word	0x1000000c
 810123c:	100001dc 	.word	0x100001dc

08101240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101240:	b480      	push	{r7}
 8101242:	af00      	add	r7, sp, #0
  return uwTick;
 8101244:	4b03      	ldr	r3, [pc, #12]	; (8101254 <HAL_GetTick+0x14>)
 8101246:	681b      	ldr	r3, [r3, #0]
}
 8101248:	4618      	mov	r0, r3
 810124a:	46bd      	mov	sp, r7
 810124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101250:	4770      	bx	lr
 8101252:	bf00      	nop
 8101254:	100001dc 	.word	0x100001dc

08101258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101258:	b580      	push	{r7, lr}
 810125a:	b084      	sub	sp, #16
 810125c:	af00      	add	r7, sp, #0
 810125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101260:	f7ff ffee 	bl	8101240 <HAL_GetTick>
 8101264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101266:	687b      	ldr	r3, [r7, #4]
 8101268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 810126a:	68fb      	ldr	r3, [r7, #12]
 810126c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101270:	d005      	beq.n	810127e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101272:	4b0a      	ldr	r3, [pc, #40]	; (810129c <HAL_Delay+0x44>)
 8101274:	781b      	ldrb	r3, [r3, #0]
 8101276:	461a      	mov	r2, r3
 8101278:	68fb      	ldr	r3, [r7, #12]
 810127a:	4413      	add	r3, r2
 810127c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810127e:	bf00      	nop
 8101280:	f7ff ffde 	bl	8101240 <HAL_GetTick>
 8101284:	4602      	mov	r2, r0
 8101286:	68bb      	ldr	r3, [r7, #8]
 8101288:	1ad3      	subs	r3, r2, r3
 810128a:	68fa      	ldr	r2, [r7, #12]
 810128c:	429a      	cmp	r2, r3
 810128e:	d8f7      	bhi.n	8101280 <HAL_Delay+0x28>
  {
  }
}
 8101290:	bf00      	nop
 8101292:	bf00      	nop
 8101294:	3710      	adds	r7, #16
 8101296:	46bd      	mov	sp, r7
 8101298:	bd80      	pop	{r7, pc}
 810129a:	bf00      	nop
 810129c:	1000000c 	.word	0x1000000c

081012a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81012a0:	b480      	push	{r7}
 81012a2:	b085      	sub	sp, #20
 81012a4:	af00      	add	r7, sp, #0
 81012a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81012a8:	687b      	ldr	r3, [r7, #4]
 81012aa:	f003 0307 	and.w	r3, r3, #7
 81012ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81012b0:	4b0c      	ldr	r3, [pc, #48]	; (81012e4 <__NVIC_SetPriorityGrouping+0x44>)
 81012b2:	68db      	ldr	r3, [r3, #12]
 81012b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81012b6:	68ba      	ldr	r2, [r7, #8]
 81012b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81012bc:	4013      	ands	r3, r2
 81012be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81012c0:	68fb      	ldr	r3, [r7, #12]
 81012c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81012c4:	68bb      	ldr	r3, [r7, #8]
 81012c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81012c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81012cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81012d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81012d2:	4a04      	ldr	r2, [pc, #16]	; (81012e4 <__NVIC_SetPriorityGrouping+0x44>)
 81012d4:	68bb      	ldr	r3, [r7, #8]
 81012d6:	60d3      	str	r3, [r2, #12]
}
 81012d8:	bf00      	nop
 81012da:	3714      	adds	r7, #20
 81012dc:	46bd      	mov	sp, r7
 81012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012e2:	4770      	bx	lr
 81012e4:	e000ed00 	.word	0xe000ed00

081012e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81012e8:	b480      	push	{r7}
 81012ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81012ec:	4b04      	ldr	r3, [pc, #16]	; (8101300 <__NVIC_GetPriorityGrouping+0x18>)
 81012ee:	68db      	ldr	r3, [r3, #12]
 81012f0:	0a1b      	lsrs	r3, r3, #8
 81012f2:	f003 0307 	and.w	r3, r3, #7
}
 81012f6:	4618      	mov	r0, r3
 81012f8:	46bd      	mov	sp, r7
 81012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012fe:	4770      	bx	lr
 8101300:	e000ed00 	.word	0xe000ed00

08101304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101304:	b480      	push	{r7}
 8101306:	b083      	sub	sp, #12
 8101308:	af00      	add	r7, sp, #0
 810130a:	4603      	mov	r3, r0
 810130c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810130e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101312:	2b00      	cmp	r3, #0
 8101314:	db0b      	blt.n	810132e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101316:	88fb      	ldrh	r3, [r7, #6]
 8101318:	f003 021f 	and.w	r2, r3, #31
 810131c:	4907      	ldr	r1, [pc, #28]	; (810133c <__NVIC_EnableIRQ+0x38>)
 810131e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101322:	095b      	lsrs	r3, r3, #5
 8101324:	2001      	movs	r0, #1
 8101326:	fa00 f202 	lsl.w	r2, r0, r2
 810132a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810132e:	bf00      	nop
 8101330:	370c      	adds	r7, #12
 8101332:	46bd      	mov	sp, r7
 8101334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101338:	4770      	bx	lr
 810133a:	bf00      	nop
 810133c:	e000e100 	.word	0xe000e100

08101340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101340:	b480      	push	{r7}
 8101342:	b083      	sub	sp, #12
 8101344:	af00      	add	r7, sp, #0
 8101346:	4603      	mov	r3, r0
 8101348:	6039      	str	r1, [r7, #0]
 810134a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810134c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101350:	2b00      	cmp	r3, #0
 8101352:	db0a      	blt.n	810136a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101354:	683b      	ldr	r3, [r7, #0]
 8101356:	b2da      	uxtb	r2, r3
 8101358:	490c      	ldr	r1, [pc, #48]	; (810138c <__NVIC_SetPriority+0x4c>)
 810135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810135e:	0112      	lsls	r2, r2, #4
 8101360:	b2d2      	uxtb	r2, r2
 8101362:	440b      	add	r3, r1
 8101364:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101368:	e00a      	b.n	8101380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810136a:	683b      	ldr	r3, [r7, #0]
 810136c:	b2da      	uxtb	r2, r3
 810136e:	4908      	ldr	r1, [pc, #32]	; (8101390 <__NVIC_SetPriority+0x50>)
 8101370:	88fb      	ldrh	r3, [r7, #6]
 8101372:	f003 030f 	and.w	r3, r3, #15
 8101376:	3b04      	subs	r3, #4
 8101378:	0112      	lsls	r2, r2, #4
 810137a:	b2d2      	uxtb	r2, r2
 810137c:	440b      	add	r3, r1
 810137e:	761a      	strb	r2, [r3, #24]
}
 8101380:	bf00      	nop
 8101382:	370c      	adds	r7, #12
 8101384:	46bd      	mov	sp, r7
 8101386:	f85d 7b04 	ldr.w	r7, [sp], #4
 810138a:	4770      	bx	lr
 810138c:	e000e100 	.word	0xe000e100
 8101390:	e000ed00 	.word	0xe000ed00

08101394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101394:	b480      	push	{r7}
 8101396:	b089      	sub	sp, #36	; 0x24
 8101398:	af00      	add	r7, sp, #0
 810139a:	60f8      	str	r0, [r7, #12]
 810139c:	60b9      	str	r1, [r7, #8]
 810139e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81013a0:	68fb      	ldr	r3, [r7, #12]
 81013a2:	f003 0307 	and.w	r3, r3, #7
 81013a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81013a8:	69fb      	ldr	r3, [r7, #28]
 81013aa:	f1c3 0307 	rsb	r3, r3, #7
 81013ae:	2b04      	cmp	r3, #4
 81013b0:	bf28      	it	cs
 81013b2:	2304      	movcs	r3, #4
 81013b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81013b6:	69fb      	ldr	r3, [r7, #28]
 81013b8:	3304      	adds	r3, #4
 81013ba:	2b06      	cmp	r3, #6
 81013bc:	d902      	bls.n	81013c4 <NVIC_EncodePriority+0x30>
 81013be:	69fb      	ldr	r3, [r7, #28]
 81013c0:	3b03      	subs	r3, #3
 81013c2:	e000      	b.n	81013c6 <NVIC_EncodePriority+0x32>
 81013c4:	2300      	movs	r3, #0
 81013c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81013c8:	f04f 32ff 	mov.w	r2, #4294967295
 81013cc:	69bb      	ldr	r3, [r7, #24]
 81013ce:	fa02 f303 	lsl.w	r3, r2, r3
 81013d2:	43da      	mvns	r2, r3
 81013d4:	68bb      	ldr	r3, [r7, #8]
 81013d6:	401a      	ands	r2, r3
 81013d8:	697b      	ldr	r3, [r7, #20]
 81013da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81013dc:	f04f 31ff 	mov.w	r1, #4294967295
 81013e0:	697b      	ldr	r3, [r7, #20]
 81013e2:	fa01 f303 	lsl.w	r3, r1, r3
 81013e6:	43d9      	mvns	r1, r3
 81013e8:	687b      	ldr	r3, [r7, #4]
 81013ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81013ec:	4313      	orrs	r3, r2
         );
}
 81013ee:	4618      	mov	r0, r3
 81013f0:	3724      	adds	r7, #36	; 0x24
 81013f2:	46bd      	mov	sp, r7
 81013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013f8:	4770      	bx	lr
	...

081013fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81013fc:	b580      	push	{r7, lr}
 81013fe:	b082      	sub	sp, #8
 8101400:	af00      	add	r7, sp, #0
 8101402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101404:	687b      	ldr	r3, [r7, #4]
 8101406:	3b01      	subs	r3, #1
 8101408:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810140c:	d301      	bcc.n	8101412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810140e:	2301      	movs	r3, #1
 8101410:	e00f      	b.n	8101432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101412:	4a0a      	ldr	r2, [pc, #40]	; (810143c <SysTick_Config+0x40>)
 8101414:	687b      	ldr	r3, [r7, #4]
 8101416:	3b01      	subs	r3, #1
 8101418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810141a:	210f      	movs	r1, #15
 810141c:	f04f 30ff 	mov.w	r0, #4294967295
 8101420:	f7ff ff8e 	bl	8101340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101424:	4b05      	ldr	r3, [pc, #20]	; (810143c <SysTick_Config+0x40>)
 8101426:	2200      	movs	r2, #0
 8101428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810142a:	4b04      	ldr	r3, [pc, #16]	; (810143c <SysTick_Config+0x40>)
 810142c:	2207      	movs	r2, #7
 810142e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101430:	2300      	movs	r3, #0
}
 8101432:	4618      	mov	r0, r3
 8101434:	3708      	adds	r7, #8
 8101436:	46bd      	mov	sp, r7
 8101438:	bd80      	pop	{r7, pc}
 810143a:	bf00      	nop
 810143c:	e000e010 	.word	0xe000e010

08101440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101440:	b580      	push	{r7, lr}
 8101442:	b082      	sub	sp, #8
 8101444:	af00      	add	r7, sp, #0
 8101446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101448:	6878      	ldr	r0, [r7, #4]
 810144a:	f7ff ff29 	bl	81012a0 <__NVIC_SetPriorityGrouping>
}
 810144e:	bf00      	nop
 8101450:	3708      	adds	r7, #8
 8101452:	46bd      	mov	sp, r7
 8101454:	bd80      	pop	{r7, pc}

08101456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101456:	b580      	push	{r7, lr}
 8101458:	b086      	sub	sp, #24
 810145a:	af00      	add	r7, sp, #0
 810145c:	4603      	mov	r3, r0
 810145e:	60b9      	str	r1, [r7, #8]
 8101460:	607a      	str	r2, [r7, #4]
 8101462:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101464:	f7ff ff40 	bl	81012e8 <__NVIC_GetPriorityGrouping>
 8101468:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810146a:	687a      	ldr	r2, [r7, #4]
 810146c:	68b9      	ldr	r1, [r7, #8]
 810146e:	6978      	ldr	r0, [r7, #20]
 8101470:	f7ff ff90 	bl	8101394 <NVIC_EncodePriority>
 8101474:	4602      	mov	r2, r0
 8101476:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810147a:	4611      	mov	r1, r2
 810147c:	4618      	mov	r0, r3
 810147e:	f7ff ff5f 	bl	8101340 <__NVIC_SetPriority>
}
 8101482:	bf00      	nop
 8101484:	3718      	adds	r7, #24
 8101486:	46bd      	mov	sp, r7
 8101488:	bd80      	pop	{r7, pc}

0810148a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810148a:	b580      	push	{r7, lr}
 810148c:	b082      	sub	sp, #8
 810148e:	af00      	add	r7, sp, #0
 8101490:	4603      	mov	r3, r0
 8101492:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8101494:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101498:	4618      	mov	r0, r3
 810149a:	f7ff ff33 	bl	8101304 <__NVIC_EnableIRQ>
}
 810149e:	bf00      	nop
 81014a0:	3708      	adds	r7, #8
 81014a2:	46bd      	mov	sp, r7
 81014a4:	bd80      	pop	{r7, pc}

081014a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81014a6:	b580      	push	{r7, lr}
 81014a8:	b082      	sub	sp, #8
 81014aa:	af00      	add	r7, sp, #0
 81014ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81014ae:	6878      	ldr	r0, [r7, #4]
 81014b0:	f7ff ffa4 	bl	81013fc <SysTick_Config>
 81014b4:	4603      	mov	r3, r0
}
 81014b6:	4618      	mov	r0, r3
 81014b8:	3708      	adds	r7, #8
 81014ba:	46bd      	mov	sp, r7
 81014bc:	bd80      	pop	{r7, pc}
	...

081014c0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81014c0:	b480      	push	{r7}
 81014c2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81014c4:	4b07      	ldr	r3, [pc, #28]	; (81014e4 <HAL_GetCurrentCPUID+0x24>)
 81014c6:	681b      	ldr	r3, [r3, #0]
 81014c8:	091b      	lsrs	r3, r3, #4
 81014ca:	f003 030f 	and.w	r3, r3, #15
 81014ce:	2b07      	cmp	r3, #7
 81014d0:	d101      	bne.n	81014d6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81014d2:	2303      	movs	r3, #3
 81014d4:	e000      	b.n	81014d8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81014d6:	2301      	movs	r3, #1
  }
}
 81014d8:	4618      	mov	r0, r3
 81014da:	46bd      	mov	sp, r7
 81014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014e0:	4770      	bx	lr
 81014e2:	bf00      	nop
 81014e4:	e000ed00 	.word	0xe000ed00

081014e8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 81014e8:	b580      	push	{r7, lr}
 81014ea:	b086      	sub	sp, #24
 81014ec:	af00      	add	r7, sp, #0
 81014ee:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 81014f0:	f7ff fea6 	bl	8101240 <HAL_GetTick>
 81014f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81014f6:	687b      	ldr	r3, [r7, #4]
 81014f8:	2b00      	cmp	r3, #0
 81014fa:	d101      	bne.n	8101500 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 81014fc:	2301      	movs	r3, #1
 81014fe:	e314      	b.n	8101b2a <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101500:	687b      	ldr	r3, [r7, #4]
 8101502:	681b      	ldr	r3, [r3, #0]
 8101504:	4a66      	ldr	r2, [pc, #408]	; (81016a0 <HAL_DMA_Init+0x1b8>)
 8101506:	4293      	cmp	r3, r2
 8101508:	d04a      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 810150a:	687b      	ldr	r3, [r7, #4]
 810150c:	681b      	ldr	r3, [r3, #0]
 810150e:	4a65      	ldr	r2, [pc, #404]	; (81016a4 <HAL_DMA_Init+0x1bc>)
 8101510:	4293      	cmp	r3, r2
 8101512:	d045      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101514:	687b      	ldr	r3, [r7, #4]
 8101516:	681b      	ldr	r3, [r3, #0]
 8101518:	4a63      	ldr	r2, [pc, #396]	; (81016a8 <HAL_DMA_Init+0x1c0>)
 810151a:	4293      	cmp	r3, r2
 810151c:	d040      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 810151e:	687b      	ldr	r3, [r7, #4]
 8101520:	681b      	ldr	r3, [r3, #0]
 8101522:	4a62      	ldr	r2, [pc, #392]	; (81016ac <HAL_DMA_Init+0x1c4>)
 8101524:	4293      	cmp	r3, r2
 8101526:	d03b      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101528:	687b      	ldr	r3, [r7, #4]
 810152a:	681b      	ldr	r3, [r3, #0]
 810152c:	4a60      	ldr	r2, [pc, #384]	; (81016b0 <HAL_DMA_Init+0x1c8>)
 810152e:	4293      	cmp	r3, r2
 8101530:	d036      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101532:	687b      	ldr	r3, [r7, #4]
 8101534:	681b      	ldr	r3, [r3, #0]
 8101536:	4a5f      	ldr	r2, [pc, #380]	; (81016b4 <HAL_DMA_Init+0x1cc>)
 8101538:	4293      	cmp	r3, r2
 810153a:	d031      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 810153c:	687b      	ldr	r3, [r7, #4]
 810153e:	681b      	ldr	r3, [r3, #0]
 8101540:	4a5d      	ldr	r2, [pc, #372]	; (81016b8 <HAL_DMA_Init+0x1d0>)
 8101542:	4293      	cmp	r3, r2
 8101544:	d02c      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101546:	687b      	ldr	r3, [r7, #4]
 8101548:	681b      	ldr	r3, [r3, #0]
 810154a:	4a5c      	ldr	r2, [pc, #368]	; (81016bc <HAL_DMA_Init+0x1d4>)
 810154c:	4293      	cmp	r3, r2
 810154e:	d027      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101550:	687b      	ldr	r3, [r7, #4]
 8101552:	681b      	ldr	r3, [r3, #0]
 8101554:	4a5a      	ldr	r2, [pc, #360]	; (81016c0 <HAL_DMA_Init+0x1d8>)
 8101556:	4293      	cmp	r3, r2
 8101558:	d022      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 810155a:	687b      	ldr	r3, [r7, #4]
 810155c:	681b      	ldr	r3, [r3, #0]
 810155e:	4a59      	ldr	r2, [pc, #356]	; (81016c4 <HAL_DMA_Init+0x1dc>)
 8101560:	4293      	cmp	r3, r2
 8101562:	d01d      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101564:	687b      	ldr	r3, [r7, #4]
 8101566:	681b      	ldr	r3, [r3, #0]
 8101568:	4a57      	ldr	r2, [pc, #348]	; (81016c8 <HAL_DMA_Init+0x1e0>)
 810156a:	4293      	cmp	r3, r2
 810156c:	d018      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 810156e:	687b      	ldr	r3, [r7, #4]
 8101570:	681b      	ldr	r3, [r3, #0]
 8101572:	4a56      	ldr	r2, [pc, #344]	; (81016cc <HAL_DMA_Init+0x1e4>)
 8101574:	4293      	cmp	r3, r2
 8101576:	d013      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101578:	687b      	ldr	r3, [r7, #4]
 810157a:	681b      	ldr	r3, [r3, #0]
 810157c:	4a54      	ldr	r2, [pc, #336]	; (81016d0 <HAL_DMA_Init+0x1e8>)
 810157e:	4293      	cmp	r3, r2
 8101580:	d00e      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101582:	687b      	ldr	r3, [r7, #4]
 8101584:	681b      	ldr	r3, [r3, #0]
 8101586:	4a53      	ldr	r2, [pc, #332]	; (81016d4 <HAL_DMA_Init+0x1ec>)
 8101588:	4293      	cmp	r3, r2
 810158a:	d009      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 810158c:	687b      	ldr	r3, [r7, #4]
 810158e:	681b      	ldr	r3, [r3, #0]
 8101590:	4a51      	ldr	r2, [pc, #324]	; (81016d8 <HAL_DMA_Init+0x1f0>)
 8101592:	4293      	cmp	r3, r2
 8101594:	d004      	beq.n	81015a0 <HAL_DMA_Init+0xb8>
 8101596:	687b      	ldr	r3, [r7, #4]
 8101598:	681b      	ldr	r3, [r3, #0]
 810159a:	4a50      	ldr	r2, [pc, #320]	; (81016dc <HAL_DMA_Init+0x1f4>)
 810159c:	4293      	cmp	r3, r2
 810159e:	d101      	bne.n	81015a4 <HAL_DMA_Init+0xbc>
 81015a0:	2301      	movs	r3, #1
 81015a2:	e000      	b.n	81015a6 <HAL_DMA_Init+0xbe>
 81015a4:	2300      	movs	r3, #0
 81015a6:	2b00      	cmp	r3, #0
 81015a8:	f000 813b 	beq.w	8101822 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81015ac:	687b      	ldr	r3, [r7, #4]
 81015ae:	2202      	movs	r2, #2
 81015b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81015b4:	687b      	ldr	r3, [r7, #4]
 81015b6:	2200      	movs	r2, #0
 81015b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81015bc:	687b      	ldr	r3, [r7, #4]
 81015be:	681b      	ldr	r3, [r3, #0]
 81015c0:	4a37      	ldr	r2, [pc, #220]	; (81016a0 <HAL_DMA_Init+0x1b8>)
 81015c2:	4293      	cmp	r3, r2
 81015c4:	d04a      	beq.n	810165c <HAL_DMA_Init+0x174>
 81015c6:	687b      	ldr	r3, [r7, #4]
 81015c8:	681b      	ldr	r3, [r3, #0]
 81015ca:	4a36      	ldr	r2, [pc, #216]	; (81016a4 <HAL_DMA_Init+0x1bc>)
 81015cc:	4293      	cmp	r3, r2
 81015ce:	d045      	beq.n	810165c <HAL_DMA_Init+0x174>
 81015d0:	687b      	ldr	r3, [r7, #4]
 81015d2:	681b      	ldr	r3, [r3, #0]
 81015d4:	4a34      	ldr	r2, [pc, #208]	; (81016a8 <HAL_DMA_Init+0x1c0>)
 81015d6:	4293      	cmp	r3, r2
 81015d8:	d040      	beq.n	810165c <HAL_DMA_Init+0x174>
 81015da:	687b      	ldr	r3, [r7, #4]
 81015dc:	681b      	ldr	r3, [r3, #0]
 81015de:	4a33      	ldr	r2, [pc, #204]	; (81016ac <HAL_DMA_Init+0x1c4>)
 81015e0:	4293      	cmp	r3, r2
 81015e2:	d03b      	beq.n	810165c <HAL_DMA_Init+0x174>
 81015e4:	687b      	ldr	r3, [r7, #4]
 81015e6:	681b      	ldr	r3, [r3, #0]
 81015e8:	4a31      	ldr	r2, [pc, #196]	; (81016b0 <HAL_DMA_Init+0x1c8>)
 81015ea:	4293      	cmp	r3, r2
 81015ec:	d036      	beq.n	810165c <HAL_DMA_Init+0x174>
 81015ee:	687b      	ldr	r3, [r7, #4]
 81015f0:	681b      	ldr	r3, [r3, #0]
 81015f2:	4a30      	ldr	r2, [pc, #192]	; (81016b4 <HAL_DMA_Init+0x1cc>)
 81015f4:	4293      	cmp	r3, r2
 81015f6:	d031      	beq.n	810165c <HAL_DMA_Init+0x174>
 81015f8:	687b      	ldr	r3, [r7, #4]
 81015fa:	681b      	ldr	r3, [r3, #0]
 81015fc:	4a2e      	ldr	r2, [pc, #184]	; (81016b8 <HAL_DMA_Init+0x1d0>)
 81015fe:	4293      	cmp	r3, r2
 8101600:	d02c      	beq.n	810165c <HAL_DMA_Init+0x174>
 8101602:	687b      	ldr	r3, [r7, #4]
 8101604:	681b      	ldr	r3, [r3, #0]
 8101606:	4a2d      	ldr	r2, [pc, #180]	; (81016bc <HAL_DMA_Init+0x1d4>)
 8101608:	4293      	cmp	r3, r2
 810160a:	d027      	beq.n	810165c <HAL_DMA_Init+0x174>
 810160c:	687b      	ldr	r3, [r7, #4]
 810160e:	681b      	ldr	r3, [r3, #0]
 8101610:	4a2b      	ldr	r2, [pc, #172]	; (81016c0 <HAL_DMA_Init+0x1d8>)
 8101612:	4293      	cmp	r3, r2
 8101614:	d022      	beq.n	810165c <HAL_DMA_Init+0x174>
 8101616:	687b      	ldr	r3, [r7, #4]
 8101618:	681b      	ldr	r3, [r3, #0]
 810161a:	4a2a      	ldr	r2, [pc, #168]	; (81016c4 <HAL_DMA_Init+0x1dc>)
 810161c:	4293      	cmp	r3, r2
 810161e:	d01d      	beq.n	810165c <HAL_DMA_Init+0x174>
 8101620:	687b      	ldr	r3, [r7, #4]
 8101622:	681b      	ldr	r3, [r3, #0]
 8101624:	4a28      	ldr	r2, [pc, #160]	; (81016c8 <HAL_DMA_Init+0x1e0>)
 8101626:	4293      	cmp	r3, r2
 8101628:	d018      	beq.n	810165c <HAL_DMA_Init+0x174>
 810162a:	687b      	ldr	r3, [r7, #4]
 810162c:	681b      	ldr	r3, [r3, #0]
 810162e:	4a27      	ldr	r2, [pc, #156]	; (81016cc <HAL_DMA_Init+0x1e4>)
 8101630:	4293      	cmp	r3, r2
 8101632:	d013      	beq.n	810165c <HAL_DMA_Init+0x174>
 8101634:	687b      	ldr	r3, [r7, #4]
 8101636:	681b      	ldr	r3, [r3, #0]
 8101638:	4a25      	ldr	r2, [pc, #148]	; (81016d0 <HAL_DMA_Init+0x1e8>)
 810163a:	4293      	cmp	r3, r2
 810163c:	d00e      	beq.n	810165c <HAL_DMA_Init+0x174>
 810163e:	687b      	ldr	r3, [r7, #4]
 8101640:	681b      	ldr	r3, [r3, #0]
 8101642:	4a24      	ldr	r2, [pc, #144]	; (81016d4 <HAL_DMA_Init+0x1ec>)
 8101644:	4293      	cmp	r3, r2
 8101646:	d009      	beq.n	810165c <HAL_DMA_Init+0x174>
 8101648:	687b      	ldr	r3, [r7, #4]
 810164a:	681b      	ldr	r3, [r3, #0]
 810164c:	4a22      	ldr	r2, [pc, #136]	; (81016d8 <HAL_DMA_Init+0x1f0>)
 810164e:	4293      	cmp	r3, r2
 8101650:	d004      	beq.n	810165c <HAL_DMA_Init+0x174>
 8101652:	687b      	ldr	r3, [r7, #4]
 8101654:	681b      	ldr	r3, [r3, #0]
 8101656:	4a21      	ldr	r2, [pc, #132]	; (81016dc <HAL_DMA_Init+0x1f4>)
 8101658:	4293      	cmp	r3, r2
 810165a:	d108      	bne.n	810166e <HAL_DMA_Init+0x186>
 810165c:	687b      	ldr	r3, [r7, #4]
 810165e:	681b      	ldr	r3, [r3, #0]
 8101660:	681a      	ldr	r2, [r3, #0]
 8101662:	687b      	ldr	r3, [r7, #4]
 8101664:	681b      	ldr	r3, [r3, #0]
 8101666:	f022 0201 	bic.w	r2, r2, #1
 810166a:	601a      	str	r2, [r3, #0]
 810166c:	e007      	b.n	810167e <HAL_DMA_Init+0x196>
 810166e:	687b      	ldr	r3, [r7, #4]
 8101670:	681b      	ldr	r3, [r3, #0]
 8101672:	681a      	ldr	r2, [r3, #0]
 8101674:	687b      	ldr	r3, [r7, #4]
 8101676:	681b      	ldr	r3, [r3, #0]
 8101678:	f022 0201 	bic.w	r2, r2, #1
 810167c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 810167e:	e02f      	b.n	81016e0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8101680:	f7ff fdde 	bl	8101240 <HAL_GetTick>
 8101684:	4602      	mov	r2, r0
 8101686:	693b      	ldr	r3, [r7, #16]
 8101688:	1ad3      	subs	r3, r2, r3
 810168a:	2b05      	cmp	r3, #5
 810168c:	d928      	bls.n	81016e0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810168e:	687b      	ldr	r3, [r7, #4]
 8101690:	2220      	movs	r2, #32
 8101692:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8101694:	687b      	ldr	r3, [r7, #4]
 8101696:	2203      	movs	r2, #3
 8101698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 810169c:	2301      	movs	r3, #1
 810169e:	e244      	b.n	8101b2a <HAL_DMA_Init+0x642>
 81016a0:	40020010 	.word	0x40020010
 81016a4:	40020028 	.word	0x40020028
 81016a8:	40020040 	.word	0x40020040
 81016ac:	40020058 	.word	0x40020058
 81016b0:	40020070 	.word	0x40020070
 81016b4:	40020088 	.word	0x40020088
 81016b8:	400200a0 	.word	0x400200a0
 81016bc:	400200b8 	.word	0x400200b8
 81016c0:	40020410 	.word	0x40020410
 81016c4:	40020428 	.word	0x40020428
 81016c8:	40020440 	.word	0x40020440
 81016cc:	40020458 	.word	0x40020458
 81016d0:	40020470 	.word	0x40020470
 81016d4:	40020488 	.word	0x40020488
 81016d8:	400204a0 	.word	0x400204a0
 81016dc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81016e0:	687b      	ldr	r3, [r7, #4]
 81016e2:	681b      	ldr	r3, [r3, #0]
 81016e4:	681b      	ldr	r3, [r3, #0]
 81016e6:	f003 0301 	and.w	r3, r3, #1
 81016ea:	2b00      	cmp	r3, #0
 81016ec:	d1c8      	bne.n	8101680 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81016ee:	687b      	ldr	r3, [r7, #4]
 81016f0:	681b      	ldr	r3, [r3, #0]
 81016f2:	681b      	ldr	r3, [r3, #0]
 81016f4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81016f6:	697a      	ldr	r2, [r7, #20]
 81016f8:	4b84      	ldr	r3, [pc, #528]	; (810190c <HAL_DMA_Init+0x424>)
 81016fa:	4013      	ands	r3, r2
 81016fc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 81016fe:	687b      	ldr	r3, [r7, #4]
 8101700:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8101702:	687b      	ldr	r3, [r7, #4]
 8101704:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8101706:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8101708:	687b      	ldr	r3, [r7, #4]
 810170a:	691b      	ldr	r3, [r3, #16]
 810170c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8101712:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8101714:	687b      	ldr	r3, [r7, #4]
 8101716:	699b      	ldr	r3, [r3, #24]
 8101718:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 810171a:	687b      	ldr	r3, [r7, #4]
 810171c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810171e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8101720:	687b      	ldr	r3, [r7, #4]
 8101722:	6a1b      	ldr	r3, [r3, #32]
 8101724:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8101726:	697a      	ldr	r2, [r7, #20]
 8101728:	4313      	orrs	r3, r2
 810172a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810172c:	687b      	ldr	r3, [r7, #4]
 810172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101730:	2b04      	cmp	r3, #4
 8101732:	d107      	bne.n	8101744 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8101734:	687b      	ldr	r3, [r7, #4]
 8101736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8101738:	687b      	ldr	r3, [r7, #4]
 810173a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810173c:	4313      	orrs	r3, r2
 810173e:	697a      	ldr	r2, [r7, #20]
 8101740:	4313      	orrs	r3, r2
 8101742:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8101744:	4b72      	ldr	r3, [pc, #456]	; (8101910 <HAL_DMA_Init+0x428>)
 8101746:	681b      	ldr	r3, [r3, #0]
 8101748:	0c1b      	lsrs	r3, r3, #16
 810174a:	041b      	lsls	r3, r3, #16
 810174c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101750:	d328      	bcc.n	81017a4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8101752:	687b      	ldr	r3, [r7, #4]
 8101754:	685b      	ldr	r3, [r3, #4]
 8101756:	2b28      	cmp	r3, #40	; 0x28
 8101758:	d903      	bls.n	8101762 <HAL_DMA_Init+0x27a>
 810175a:	687b      	ldr	r3, [r7, #4]
 810175c:	685b      	ldr	r3, [r3, #4]
 810175e:	2b2e      	cmp	r3, #46	; 0x2e
 8101760:	d917      	bls.n	8101792 <HAL_DMA_Init+0x2aa>
 8101762:	687b      	ldr	r3, [r7, #4]
 8101764:	685b      	ldr	r3, [r3, #4]
 8101766:	2b3e      	cmp	r3, #62	; 0x3e
 8101768:	d903      	bls.n	8101772 <HAL_DMA_Init+0x28a>
 810176a:	687b      	ldr	r3, [r7, #4]
 810176c:	685b      	ldr	r3, [r3, #4]
 810176e:	2b42      	cmp	r3, #66	; 0x42
 8101770:	d90f      	bls.n	8101792 <HAL_DMA_Init+0x2aa>
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	685b      	ldr	r3, [r3, #4]
 8101776:	2b46      	cmp	r3, #70	; 0x46
 8101778:	d903      	bls.n	8101782 <HAL_DMA_Init+0x29a>
 810177a:	687b      	ldr	r3, [r7, #4]
 810177c:	685b      	ldr	r3, [r3, #4]
 810177e:	2b48      	cmp	r3, #72	; 0x48
 8101780:	d907      	bls.n	8101792 <HAL_DMA_Init+0x2aa>
 8101782:	687b      	ldr	r3, [r7, #4]
 8101784:	685b      	ldr	r3, [r3, #4]
 8101786:	2b4e      	cmp	r3, #78	; 0x4e
 8101788:	d905      	bls.n	8101796 <HAL_DMA_Init+0x2ae>
 810178a:	687b      	ldr	r3, [r7, #4]
 810178c:	685b      	ldr	r3, [r3, #4]
 810178e:	2b52      	cmp	r3, #82	; 0x52
 8101790:	d801      	bhi.n	8101796 <HAL_DMA_Init+0x2ae>
 8101792:	2301      	movs	r3, #1
 8101794:	e000      	b.n	8101798 <HAL_DMA_Init+0x2b0>
 8101796:	2300      	movs	r3, #0
 8101798:	2b00      	cmp	r3, #0
 810179a:	d003      	beq.n	81017a4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 810179c:	697b      	ldr	r3, [r7, #20]
 810179e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81017a2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 81017a4:	687b      	ldr	r3, [r7, #4]
 81017a6:	681b      	ldr	r3, [r3, #0]
 81017a8:	697a      	ldr	r2, [r7, #20]
 81017aa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 81017ac:	687b      	ldr	r3, [r7, #4]
 81017ae:	681b      	ldr	r3, [r3, #0]
 81017b0:	695b      	ldr	r3, [r3, #20]
 81017b2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 81017b4:	697b      	ldr	r3, [r7, #20]
 81017b6:	f023 0307 	bic.w	r3, r3, #7
 81017ba:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 81017bc:	687b      	ldr	r3, [r7, #4]
 81017be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81017c0:	697a      	ldr	r2, [r7, #20]
 81017c2:	4313      	orrs	r3, r2
 81017c4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81017c6:	687b      	ldr	r3, [r7, #4]
 81017c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81017ca:	2b04      	cmp	r3, #4
 81017cc:	d117      	bne.n	81017fe <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 81017ce:	687b      	ldr	r3, [r7, #4]
 81017d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81017d2:	697a      	ldr	r2, [r7, #20]
 81017d4:	4313      	orrs	r3, r2
 81017d6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 81017d8:	687b      	ldr	r3, [r7, #4]
 81017da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81017dc:	2b00      	cmp	r3, #0
 81017de:	d00e      	beq.n	81017fe <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 81017e0:	6878      	ldr	r0, [r7, #4]
 81017e2:	f001 fbfd 	bl	8102fe0 <DMA_CheckFifoParam>
 81017e6:	4603      	mov	r3, r0
 81017e8:	2b00      	cmp	r3, #0
 81017ea:	d008      	beq.n	81017fe <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81017ec:	687b      	ldr	r3, [r7, #4]
 81017ee:	2240      	movs	r2, #64	; 0x40
 81017f0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81017f2:	687b      	ldr	r3, [r7, #4]
 81017f4:	2201      	movs	r2, #1
 81017f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 81017fa:	2301      	movs	r3, #1
 81017fc:	e195      	b.n	8101b2a <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 81017fe:	687b      	ldr	r3, [r7, #4]
 8101800:	681b      	ldr	r3, [r3, #0]
 8101802:	697a      	ldr	r2, [r7, #20]
 8101804:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8101806:	6878      	ldr	r0, [r7, #4]
 8101808:	f001 fb38 	bl	8102e7c <DMA_CalcBaseAndBitshift>
 810180c:	4603      	mov	r3, r0
 810180e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8101810:	687b      	ldr	r3, [r7, #4]
 8101812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101814:	f003 031f 	and.w	r3, r3, #31
 8101818:	223f      	movs	r2, #63	; 0x3f
 810181a:	409a      	lsls	r2, r3
 810181c:	68bb      	ldr	r3, [r7, #8]
 810181e:	609a      	str	r2, [r3, #8]
 8101820:	e0cb      	b.n	81019ba <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8101822:	687b      	ldr	r3, [r7, #4]
 8101824:	681b      	ldr	r3, [r3, #0]
 8101826:	4a3b      	ldr	r2, [pc, #236]	; (8101914 <HAL_DMA_Init+0x42c>)
 8101828:	4293      	cmp	r3, r2
 810182a:	d022      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 810182c:	687b      	ldr	r3, [r7, #4]
 810182e:	681b      	ldr	r3, [r3, #0]
 8101830:	4a39      	ldr	r2, [pc, #228]	; (8101918 <HAL_DMA_Init+0x430>)
 8101832:	4293      	cmp	r3, r2
 8101834:	d01d      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 8101836:	687b      	ldr	r3, [r7, #4]
 8101838:	681b      	ldr	r3, [r3, #0]
 810183a:	4a38      	ldr	r2, [pc, #224]	; (810191c <HAL_DMA_Init+0x434>)
 810183c:	4293      	cmp	r3, r2
 810183e:	d018      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 8101840:	687b      	ldr	r3, [r7, #4]
 8101842:	681b      	ldr	r3, [r3, #0]
 8101844:	4a36      	ldr	r2, [pc, #216]	; (8101920 <HAL_DMA_Init+0x438>)
 8101846:	4293      	cmp	r3, r2
 8101848:	d013      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 810184a:	687b      	ldr	r3, [r7, #4]
 810184c:	681b      	ldr	r3, [r3, #0]
 810184e:	4a35      	ldr	r2, [pc, #212]	; (8101924 <HAL_DMA_Init+0x43c>)
 8101850:	4293      	cmp	r3, r2
 8101852:	d00e      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 8101854:	687b      	ldr	r3, [r7, #4]
 8101856:	681b      	ldr	r3, [r3, #0]
 8101858:	4a33      	ldr	r2, [pc, #204]	; (8101928 <HAL_DMA_Init+0x440>)
 810185a:	4293      	cmp	r3, r2
 810185c:	d009      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 810185e:	687b      	ldr	r3, [r7, #4]
 8101860:	681b      	ldr	r3, [r3, #0]
 8101862:	4a32      	ldr	r2, [pc, #200]	; (810192c <HAL_DMA_Init+0x444>)
 8101864:	4293      	cmp	r3, r2
 8101866:	d004      	beq.n	8101872 <HAL_DMA_Init+0x38a>
 8101868:	687b      	ldr	r3, [r7, #4]
 810186a:	681b      	ldr	r3, [r3, #0]
 810186c:	4a30      	ldr	r2, [pc, #192]	; (8101930 <HAL_DMA_Init+0x448>)
 810186e:	4293      	cmp	r3, r2
 8101870:	d101      	bne.n	8101876 <HAL_DMA_Init+0x38e>
 8101872:	2301      	movs	r3, #1
 8101874:	e000      	b.n	8101878 <HAL_DMA_Init+0x390>
 8101876:	2300      	movs	r3, #0
 8101878:	2b00      	cmp	r3, #0
 810187a:	f000 8095 	beq.w	81019a8 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 810187e:	687b      	ldr	r3, [r7, #4]
 8101880:	681b      	ldr	r3, [r3, #0]
 8101882:	4a24      	ldr	r2, [pc, #144]	; (8101914 <HAL_DMA_Init+0x42c>)
 8101884:	4293      	cmp	r3, r2
 8101886:	d021      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 8101888:	687b      	ldr	r3, [r7, #4]
 810188a:	681b      	ldr	r3, [r3, #0]
 810188c:	4a22      	ldr	r2, [pc, #136]	; (8101918 <HAL_DMA_Init+0x430>)
 810188e:	4293      	cmp	r3, r2
 8101890:	d01c      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 8101892:	687b      	ldr	r3, [r7, #4]
 8101894:	681b      	ldr	r3, [r3, #0]
 8101896:	4a21      	ldr	r2, [pc, #132]	; (810191c <HAL_DMA_Init+0x434>)
 8101898:	4293      	cmp	r3, r2
 810189a:	d017      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 810189c:	687b      	ldr	r3, [r7, #4]
 810189e:	681b      	ldr	r3, [r3, #0]
 81018a0:	4a1f      	ldr	r2, [pc, #124]	; (8101920 <HAL_DMA_Init+0x438>)
 81018a2:	4293      	cmp	r3, r2
 81018a4:	d012      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 81018a6:	687b      	ldr	r3, [r7, #4]
 81018a8:	681b      	ldr	r3, [r3, #0]
 81018aa:	4a1e      	ldr	r2, [pc, #120]	; (8101924 <HAL_DMA_Init+0x43c>)
 81018ac:	4293      	cmp	r3, r2
 81018ae:	d00d      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 81018b0:	687b      	ldr	r3, [r7, #4]
 81018b2:	681b      	ldr	r3, [r3, #0]
 81018b4:	4a1c      	ldr	r2, [pc, #112]	; (8101928 <HAL_DMA_Init+0x440>)
 81018b6:	4293      	cmp	r3, r2
 81018b8:	d008      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 81018ba:	687b      	ldr	r3, [r7, #4]
 81018bc:	681b      	ldr	r3, [r3, #0]
 81018be:	4a1b      	ldr	r2, [pc, #108]	; (810192c <HAL_DMA_Init+0x444>)
 81018c0:	4293      	cmp	r3, r2
 81018c2:	d003      	beq.n	81018cc <HAL_DMA_Init+0x3e4>
 81018c4:	687b      	ldr	r3, [r7, #4]
 81018c6:	681b      	ldr	r3, [r3, #0]
 81018c8:	4a19      	ldr	r2, [pc, #100]	; (8101930 <HAL_DMA_Init+0x448>)
 81018ca:	4293      	cmp	r3, r2
 81018cc:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81018ce:	687b      	ldr	r3, [r7, #4]
 81018d0:	2202      	movs	r2, #2
 81018d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81018d6:	687b      	ldr	r3, [r7, #4]
 81018d8:	2200      	movs	r2, #0
 81018da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 81018de:	687b      	ldr	r3, [r7, #4]
 81018e0:	681b      	ldr	r3, [r3, #0]
 81018e2:	681b      	ldr	r3, [r3, #0]
 81018e4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81018e6:	697b      	ldr	r3, [r7, #20]
 81018e8:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 81018ec:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 81018f0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81018f2:	687b      	ldr	r3, [r7, #4]
 81018f4:	689b      	ldr	r3, [r3, #8]
 81018f6:	2b40      	cmp	r3, #64	; 0x40
 81018f8:	d01c      	beq.n	8101934 <HAL_DMA_Init+0x44c>
 81018fa:	687b      	ldr	r3, [r7, #4]
 81018fc:	689b      	ldr	r3, [r3, #8]
 81018fe:	2b80      	cmp	r3, #128	; 0x80
 8101900:	d102      	bne.n	8101908 <HAL_DMA_Init+0x420>
 8101902:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8101906:	e016      	b.n	8101936 <HAL_DMA_Init+0x44e>
 8101908:	2300      	movs	r3, #0
 810190a:	e014      	b.n	8101936 <HAL_DMA_Init+0x44e>
 810190c:	fe10803f 	.word	0xfe10803f
 8101910:	5c001000 	.word	0x5c001000
 8101914:	58025408 	.word	0x58025408
 8101918:	5802541c 	.word	0x5802541c
 810191c:	58025430 	.word	0x58025430
 8101920:	58025444 	.word	0x58025444
 8101924:	58025458 	.word	0x58025458
 8101928:	5802546c 	.word	0x5802546c
 810192c:	58025480 	.word	0x58025480
 8101930:	58025494 	.word	0x58025494
 8101934:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8101936:	687a      	ldr	r2, [r7, #4]
 8101938:	68d2      	ldr	r2, [r2, #12]
 810193a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 810193c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 810193e:	687b      	ldr	r3, [r7, #4]
 8101940:	691b      	ldr	r3, [r3, #16]
 8101942:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8101944:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8101946:	687b      	ldr	r3, [r7, #4]
 8101948:	695b      	ldr	r3, [r3, #20]
 810194a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 810194c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 810194e:	687b      	ldr	r3, [r7, #4]
 8101950:	699b      	ldr	r3, [r3, #24]
 8101952:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8101954:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8101956:	687b      	ldr	r3, [r7, #4]
 8101958:	69db      	ldr	r3, [r3, #28]
 810195a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 810195c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 810195e:	687b      	ldr	r3, [r7, #4]
 8101960:	6a1b      	ldr	r3, [r3, #32]
 8101962:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8101964:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8101966:	697a      	ldr	r2, [r7, #20]
 8101968:	4313      	orrs	r3, r2
 810196a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 810196c:	687b      	ldr	r3, [r7, #4]
 810196e:	681b      	ldr	r3, [r3, #0]
 8101970:	697a      	ldr	r2, [r7, #20]
 8101972:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8101974:	687b      	ldr	r3, [r7, #4]
 8101976:	681b      	ldr	r3, [r3, #0]
 8101978:	461a      	mov	r2, r3
 810197a:	4b6e      	ldr	r3, [pc, #440]	; (8101b34 <HAL_DMA_Init+0x64c>)
 810197c:	4413      	add	r3, r2
 810197e:	4a6e      	ldr	r2, [pc, #440]	; (8101b38 <HAL_DMA_Init+0x650>)
 8101980:	fba2 2303 	umull	r2, r3, r2, r3
 8101984:	091b      	lsrs	r3, r3, #4
 8101986:	009a      	lsls	r2, r3, #2
 8101988:	687b      	ldr	r3, [r7, #4]
 810198a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 810198c:	6878      	ldr	r0, [r7, #4]
 810198e:	f001 fa75 	bl	8102e7c <DMA_CalcBaseAndBitshift>
 8101992:	4603      	mov	r3, r0
 8101994:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8101996:	687b      	ldr	r3, [r7, #4]
 8101998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810199a:	f003 031f 	and.w	r3, r3, #31
 810199e:	2201      	movs	r2, #1
 81019a0:	409a      	lsls	r2, r3
 81019a2:	68fb      	ldr	r3, [r7, #12]
 81019a4:	605a      	str	r2, [r3, #4]
 81019a6:	e008      	b.n	81019ba <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81019a8:	687b      	ldr	r3, [r7, #4]
 81019aa:	2240      	movs	r2, #64	; 0x40
 81019ac:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 81019ae:	687b      	ldr	r3, [r7, #4]
 81019b0:	2203      	movs	r2, #3
 81019b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 81019b6:	2301      	movs	r3, #1
 81019b8:	e0b7      	b.n	8101b2a <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81019ba:	687b      	ldr	r3, [r7, #4]
 81019bc:	681b      	ldr	r3, [r3, #0]
 81019be:	4a5f      	ldr	r2, [pc, #380]	; (8101b3c <HAL_DMA_Init+0x654>)
 81019c0:	4293      	cmp	r3, r2
 81019c2:	d072      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 81019c4:	687b      	ldr	r3, [r7, #4]
 81019c6:	681b      	ldr	r3, [r3, #0]
 81019c8:	4a5d      	ldr	r2, [pc, #372]	; (8101b40 <HAL_DMA_Init+0x658>)
 81019ca:	4293      	cmp	r3, r2
 81019cc:	d06d      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 81019ce:	687b      	ldr	r3, [r7, #4]
 81019d0:	681b      	ldr	r3, [r3, #0]
 81019d2:	4a5c      	ldr	r2, [pc, #368]	; (8101b44 <HAL_DMA_Init+0x65c>)
 81019d4:	4293      	cmp	r3, r2
 81019d6:	d068      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 81019d8:	687b      	ldr	r3, [r7, #4]
 81019da:	681b      	ldr	r3, [r3, #0]
 81019dc:	4a5a      	ldr	r2, [pc, #360]	; (8101b48 <HAL_DMA_Init+0x660>)
 81019de:	4293      	cmp	r3, r2
 81019e0:	d063      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 81019e2:	687b      	ldr	r3, [r7, #4]
 81019e4:	681b      	ldr	r3, [r3, #0]
 81019e6:	4a59      	ldr	r2, [pc, #356]	; (8101b4c <HAL_DMA_Init+0x664>)
 81019e8:	4293      	cmp	r3, r2
 81019ea:	d05e      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 81019ec:	687b      	ldr	r3, [r7, #4]
 81019ee:	681b      	ldr	r3, [r3, #0]
 81019f0:	4a57      	ldr	r2, [pc, #348]	; (8101b50 <HAL_DMA_Init+0x668>)
 81019f2:	4293      	cmp	r3, r2
 81019f4:	d059      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 81019f6:	687b      	ldr	r3, [r7, #4]
 81019f8:	681b      	ldr	r3, [r3, #0]
 81019fa:	4a56      	ldr	r2, [pc, #344]	; (8101b54 <HAL_DMA_Init+0x66c>)
 81019fc:	4293      	cmp	r3, r2
 81019fe:	d054      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a00:	687b      	ldr	r3, [r7, #4]
 8101a02:	681b      	ldr	r3, [r3, #0]
 8101a04:	4a54      	ldr	r2, [pc, #336]	; (8101b58 <HAL_DMA_Init+0x670>)
 8101a06:	4293      	cmp	r3, r2
 8101a08:	d04f      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a0a:	687b      	ldr	r3, [r7, #4]
 8101a0c:	681b      	ldr	r3, [r3, #0]
 8101a0e:	4a53      	ldr	r2, [pc, #332]	; (8101b5c <HAL_DMA_Init+0x674>)
 8101a10:	4293      	cmp	r3, r2
 8101a12:	d04a      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a14:	687b      	ldr	r3, [r7, #4]
 8101a16:	681b      	ldr	r3, [r3, #0]
 8101a18:	4a51      	ldr	r2, [pc, #324]	; (8101b60 <HAL_DMA_Init+0x678>)
 8101a1a:	4293      	cmp	r3, r2
 8101a1c:	d045      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a1e:	687b      	ldr	r3, [r7, #4]
 8101a20:	681b      	ldr	r3, [r3, #0]
 8101a22:	4a50      	ldr	r2, [pc, #320]	; (8101b64 <HAL_DMA_Init+0x67c>)
 8101a24:	4293      	cmp	r3, r2
 8101a26:	d040      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a28:	687b      	ldr	r3, [r7, #4]
 8101a2a:	681b      	ldr	r3, [r3, #0]
 8101a2c:	4a4e      	ldr	r2, [pc, #312]	; (8101b68 <HAL_DMA_Init+0x680>)
 8101a2e:	4293      	cmp	r3, r2
 8101a30:	d03b      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a32:	687b      	ldr	r3, [r7, #4]
 8101a34:	681b      	ldr	r3, [r3, #0]
 8101a36:	4a4d      	ldr	r2, [pc, #308]	; (8101b6c <HAL_DMA_Init+0x684>)
 8101a38:	4293      	cmp	r3, r2
 8101a3a:	d036      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a3c:	687b      	ldr	r3, [r7, #4]
 8101a3e:	681b      	ldr	r3, [r3, #0]
 8101a40:	4a4b      	ldr	r2, [pc, #300]	; (8101b70 <HAL_DMA_Init+0x688>)
 8101a42:	4293      	cmp	r3, r2
 8101a44:	d031      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a46:	687b      	ldr	r3, [r7, #4]
 8101a48:	681b      	ldr	r3, [r3, #0]
 8101a4a:	4a4a      	ldr	r2, [pc, #296]	; (8101b74 <HAL_DMA_Init+0x68c>)
 8101a4c:	4293      	cmp	r3, r2
 8101a4e:	d02c      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a50:	687b      	ldr	r3, [r7, #4]
 8101a52:	681b      	ldr	r3, [r3, #0]
 8101a54:	4a48      	ldr	r2, [pc, #288]	; (8101b78 <HAL_DMA_Init+0x690>)
 8101a56:	4293      	cmp	r3, r2
 8101a58:	d027      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a5a:	687b      	ldr	r3, [r7, #4]
 8101a5c:	681b      	ldr	r3, [r3, #0]
 8101a5e:	4a47      	ldr	r2, [pc, #284]	; (8101b7c <HAL_DMA_Init+0x694>)
 8101a60:	4293      	cmp	r3, r2
 8101a62:	d022      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a64:	687b      	ldr	r3, [r7, #4]
 8101a66:	681b      	ldr	r3, [r3, #0]
 8101a68:	4a45      	ldr	r2, [pc, #276]	; (8101b80 <HAL_DMA_Init+0x698>)
 8101a6a:	4293      	cmp	r3, r2
 8101a6c:	d01d      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a6e:	687b      	ldr	r3, [r7, #4]
 8101a70:	681b      	ldr	r3, [r3, #0]
 8101a72:	4a44      	ldr	r2, [pc, #272]	; (8101b84 <HAL_DMA_Init+0x69c>)
 8101a74:	4293      	cmp	r3, r2
 8101a76:	d018      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a78:	687b      	ldr	r3, [r7, #4]
 8101a7a:	681b      	ldr	r3, [r3, #0]
 8101a7c:	4a42      	ldr	r2, [pc, #264]	; (8101b88 <HAL_DMA_Init+0x6a0>)
 8101a7e:	4293      	cmp	r3, r2
 8101a80:	d013      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a82:	687b      	ldr	r3, [r7, #4]
 8101a84:	681b      	ldr	r3, [r3, #0]
 8101a86:	4a41      	ldr	r2, [pc, #260]	; (8101b8c <HAL_DMA_Init+0x6a4>)
 8101a88:	4293      	cmp	r3, r2
 8101a8a:	d00e      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a8c:	687b      	ldr	r3, [r7, #4]
 8101a8e:	681b      	ldr	r3, [r3, #0]
 8101a90:	4a3f      	ldr	r2, [pc, #252]	; (8101b90 <HAL_DMA_Init+0x6a8>)
 8101a92:	4293      	cmp	r3, r2
 8101a94:	d009      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101a96:	687b      	ldr	r3, [r7, #4]
 8101a98:	681b      	ldr	r3, [r3, #0]
 8101a9a:	4a3e      	ldr	r2, [pc, #248]	; (8101b94 <HAL_DMA_Init+0x6ac>)
 8101a9c:	4293      	cmp	r3, r2
 8101a9e:	d004      	beq.n	8101aaa <HAL_DMA_Init+0x5c2>
 8101aa0:	687b      	ldr	r3, [r7, #4]
 8101aa2:	681b      	ldr	r3, [r3, #0]
 8101aa4:	4a3c      	ldr	r2, [pc, #240]	; (8101b98 <HAL_DMA_Init+0x6b0>)
 8101aa6:	4293      	cmp	r3, r2
 8101aa8:	d101      	bne.n	8101aae <HAL_DMA_Init+0x5c6>
 8101aaa:	2301      	movs	r3, #1
 8101aac:	e000      	b.n	8101ab0 <HAL_DMA_Init+0x5c8>
 8101aae:	2300      	movs	r3, #0
 8101ab0:	2b00      	cmp	r3, #0
 8101ab2:	d032      	beq.n	8101b1a <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8101ab4:	6878      	ldr	r0, [r7, #4]
 8101ab6:	f001 fb0f 	bl	81030d8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8101aba:	687b      	ldr	r3, [r7, #4]
 8101abc:	689b      	ldr	r3, [r3, #8]
 8101abe:	2b80      	cmp	r3, #128	; 0x80
 8101ac0:	d102      	bne.n	8101ac8 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8101ac2:	687b      	ldr	r3, [r7, #4]
 8101ac4:	2200      	movs	r2, #0
 8101ac6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8101ac8:	687b      	ldr	r3, [r7, #4]
 8101aca:	685a      	ldr	r2, [r3, #4]
 8101acc:	687b      	ldr	r3, [r7, #4]
 8101ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101ad0:	b2d2      	uxtb	r2, r2
 8101ad2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8101ad4:	687b      	ldr	r3, [r7, #4]
 8101ad6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101ad8:	687a      	ldr	r2, [r7, #4]
 8101ada:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8101adc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8101ade:	687b      	ldr	r3, [r7, #4]
 8101ae0:	685b      	ldr	r3, [r3, #4]
 8101ae2:	2b00      	cmp	r3, #0
 8101ae4:	d010      	beq.n	8101b08 <HAL_DMA_Init+0x620>
 8101ae6:	687b      	ldr	r3, [r7, #4]
 8101ae8:	685b      	ldr	r3, [r3, #4]
 8101aea:	2b08      	cmp	r3, #8
 8101aec:	d80c      	bhi.n	8101b08 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8101aee:	6878      	ldr	r0, [r7, #4]
 8101af0:	f001 fb8c 	bl	810320c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8101af4:	687b      	ldr	r3, [r7, #4]
 8101af6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101af8:	2200      	movs	r2, #0
 8101afa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8101afc:	687b      	ldr	r3, [r7, #4]
 8101afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101b00:	687a      	ldr	r2, [r7, #4]
 8101b02:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8101b04:	605a      	str	r2, [r3, #4]
 8101b06:	e008      	b.n	8101b1a <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8101b08:	687b      	ldr	r3, [r7, #4]
 8101b0a:	2200      	movs	r2, #0
 8101b0c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8101b0e:	687b      	ldr	r3, [r7, #4]
 8101b10:	2200      	movs	r2, #0
 8101b12:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8101b14:	687b      	ldr	r3, [r7, #4]
 8101b16:	2200      	movs	r2, #0
 8101b18:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8101b1a:	687b      	ldr	r3, [r7, #4]
 8101b1c:	2200      	movs	r2, #0
 8101b1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8101b20:	687b      	ldr	r3, [r7, #4]
 8101b22:	2201      	movs	r2, #1
 8101b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8101b28:	2300      	movs	r3, #0
}
 8101b2a:	4618      	mov	r0, r3
 8101b2c:	3718      	adds	r7, #24
 8101b2e:	46bd      	mov	sp, r7
 8101b30:	bd80      	pop	{r7, pc}
 8101b32:	bf00      	nop
 8101b34:	a7fdabf8 	.word	0xa7fdabf8
 8101b38:	cccccccd 	.word	0xcccccccd
 8101b3c:	40020010 	.word	0x40020010
 8101b40:	40020028 	.word	0x40020028
 8101b44:	40020040 	.word	0x40020040
 8101b48:	40020058 	.word	0x40020058
 8101b4c:	40020070 	.word	0x40020070
 8101b50:	40020088 	.word	0x40020088
 8101b54:	400200a0 	.word	0x400200a0
 8101b58:	400200b8 	.word	0x400200b8
 8101b5c:	40020410 	.word	0x40020410
 8101b60:	40020428 	.word	0x40020428
 8101b64:	40020440 	.word	0x40020440
 8101b68:	40020458 	.word	0x40020458
 8101b6c:	40020470 	.word	0x40020470
 8101b70:	40020488 	.word	0x40020488
 8101b74:	400204a0 	.word	0x400204a0
 8101b78:	400204b8 	.word	0x400204b8
 8101b7c:	58025408 	.word	0x58025408
 8101b80:	5802541c 	.word	0x5802541c
 8101b84:	58025430 	.word	0x58025430
 8101b88:	58025444 	.word	0x58025444
 8101b8c:	58025458 	.word	0x58025458
 8101b90:	5802546c 	.word	0x5802546c
 8101b94:	58025480 	.word	0x58025480
 8101b98:	58025494 	.word	0x58025494

08101b9c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8101b9c:	b580      	push	{r7, lr}
 8101b9e:	b084      	sub	sp, #16
 8101ba0:	af00      	add	r7, sp, #0
 8101ba2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8101ba4:	687b      	ldr	r3, [r7, #4]
 8101ba6:	2b00      	cmp	r3, #0
 8101ba8:	d101      	bne.n	8101bae <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8101baa:	2301      	movs	r3, #1
 8101bac:	e237      	b.n	810201e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8101bae:	687b      	ldr	r3, [r7, #4]
 8101bb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8101bb4:	b2db      	uxtb	r3, r3
 8101bb6:	2b02      	cmp	r3, #2
 8101bb8:	d004      	beq.n	8101bc4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8101bba:	687b      	ldr	r3, [r7, #4]
 8101bbc:	2280      	movs	r2, #128	; 0x80
 8101bbe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8101bc0:	2301      	movs	r3, #1
 8101bc2:	e22c      	b.n	810201e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101bc4:	687b      	ldr	r3, [r7, #4]
 8101bc6:	681b      	ldr	r3, [r3, #0]
 8101bc8:	4a5c      	ldr	r2, [pc, #368]	; (8101d3c <HAL_DMA_Abort_IT+0x1a0>)
 8101bca:	4293      	cmp	r3, r2
 8101bcc:	d04a      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101bce:	687b      	ldr	r3, [r7, #4]
 8101bd0:	681b      	ldr	r3, [r3, #0]
 8101bd2:	4a5b      	ldr	r2, [pc, #364]	; (8101d40 <HAL_DMA_Abort_IT+0x1a4>)
 8101bd4:	4293      	cmp	r3, r2
 8101bd6:	d045      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101bd8:	687b      	ldr	r3, [r7, #4]
 8101bda:	681b      	ldr	r3, [r3, #0]
 8101bdc:	4a59      	ldr	r2, [pc, #356]	; (8101d44 <HAL_DMA_Abort_IT+0x1a8>)
 8101bde:	4293      	cmp	r3, r2
 8101be0:	d040      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101be2:	687b      	ldr	r3, [r7, #4]
 8101be4:	681b      	ldr	r3, [r3, #0]
 8101be6:	4a58      	ldr	r2, [pc, #352]	; (8101d48 <HAL_DMA_Abort_IT+0x1ac>)
 8101be8:	4293      	cmp	r3, r2
 8101bea:	d03b      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101bec:	687b      	ldr	r3, [r7, #4]
 8101bee:	681b      	ldr	r3, [r3, #0]
 8101bf0:	4a56      	ldr	r2, [pc, #344]	; (8101d4c <HAL_DMA_Abort_IT+0x1b0>)
 8101bf2:	4293      	cmp	r3, r2
 8101bf4:	d036      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101bf6:	687b      	ldr	r3, [r7, #4]
 8101bf8:	681b      	ldr	r3, [r3, #0]
 8101bfa:	4a55      	ldr	r2, [pc, #340]	; (8101d50 <HAL_DMA_Abort_IT+0x1b4>)
 8101bfc:	4293      	cmp	r3, r2
 8101bfe:	d031      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c00:	687b      	ldr	r3, [r7, #4]
 8101c02:	681b      	ldr	r3, [r3, #0]
 8101c04:	4a53      	ldr	r2, [pc, #332]	; (8101d54 <HAL_DMA_Abort_IT+0x1b8>)
 8101c06:	4293      	cmp	r3, r2
 8101c08:	d02c      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c0a:	687b      	ldr	r3, [r7, #4]
 8101c0c:	681b      	ldr	r3, [r3, #0]
 8101c0e:	4a52      	ldr	r2, [pc, #328]	; (8101d58 <HAL_DMA_Abort_IT+0x1bc>)
 8101c10:	4293      	cmp	r3, r2
 8101c12:	d027      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c14:	687b      	ldr	r3, [r7, #4]
 8101c16:	681b      	ldr	r3, [r3, #0]
 8101c18:	4a50      	ldr	r2, [pc, #320]	; (8101d5c <HAL_DMA_Abort_IT+0x1c0>)
 8101c1a:	4293      	cmp	r3, r2
 8101c1c:	d022      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c1e:	687b      	ldr	r3, [r7, #4]
 8101c20:	681b      	ldr	r3, [r3, #0]
 8101c22:	4a4f      	ldr	r2, [pc, #316]	; (8101d60 <HAL_DMA_Abort_IT+0x1c4>)
 8101c24:	4293      	cmp	r3, r2
 8101c26:	d01d      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c28:	687b      	ldr	r3, [r7, #4]
 8101c2a:	681b      	ldr	r3, [r3, #0]
 8101c2c:	4a4d      	ldr	r2, [pc, #308]	; (8101d64 <HAL_DMA_Abort_IT+0x1c8>)
 8101c2e:	4293      	cmp	r3, r2
 8101c30:	d018      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c32:	687b      	ldr	r3, [r7, #4]
 8101c34:	681b      	ldr	r3, [r3, #0]
 8101c36:	4a4c      	ldr	r2, [pc, #304]	; (8101d68 <HAL_DMA_Abort_IT+0x1cc>)
 8101c38:	4293      	cmp	r3, r2
 8101c3a:	d013      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c3c:	687b      	ldr	r3, [r7, #4]
 8101c3e:	681b      	ldr	r3, [r3, #0]
 8101c40:	4a4a      	ldr	r2, [pc, #296]	; (8101d6c <HAL_DMA_Abort_IT+0x1d0>)
 8101c42:	4293      	cmp	r3, r2
 8101c44:	d00e      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c46:	687b      	ldr	r3, [r7, #4]
 8101c48:	681b      	ldr	r3, [r3, #0]
 8101c4a:	4a49      	ldr	r2, [pc, #292]	; (8101d70 <HAL_DMA_Abort_IT+0x1d4>)
 8101c4c:	4293      	cmp	r3, r2
 8101c4e:	d009      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c50:	687b      	ldr	r3, [r7, #4]
 8101c52:	681b      	ldr	r3, [r3, #0]
 8101c54:	4a47      	ldr	r2, [pc, #284]	; (8101d74 <HAL_DMA_Abort_IT+0x1d8>)
 8101c56:	4293      	cmp	r3, r2
 8101c58:	d004      	beq.n	8101c64 <HAL_DMA_Abort_IT+0xc8>
 8101c5a:	687b      	ldr	r3, [r7, #4]
 8101c5c:	681b      	ldr	r3, [r3, #0]
 8101c5e:	4a46      	ldr	r2, [pc, #280]	; (8101d78 <HAL_DMA_Abort_IT+0x1dc>)
 8101c60:	4293      	cmp	r3, r2
 8101c62:	d101      	bne.n	8101c68 <HAL_DMA_Abort_IT+0xcc>
 8101c64:	2301      	movs	r3, #1
 8101c66:	e000      	b.n	8101c6a <HAL_DMA_Abort_IT+0xce>
 8101c68:	2300      	movs	r3, #0
 8101c6a:	2b00      	cmp	r3, #0
 8101c6c:	f000 8086 	beq.w	8101d7c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8101c70:	687b      	ldr	r3, [r7, #4]
 8101c72:	2204      	movs	r2, #4
 8101c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8101c78:	687b      	ldr	r3, [r7, #4]
 8101c7a:	681b      	ldr	r3, [r3, #0]
 8101c7c:	4a2f      	ldr	r2, [pc, #188]	; (8101d3c <HAL_DMA_Abort_IT+0x1a0>)
 8101c7e:	4293      	cmp	r3, r2
 8101c80:	d04a      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101c82:	687b      	ldr	r3, [r7, #4]
 8101c84:	681b      	ldr	r3, [r3, #0]
 8101c86:	4a2e      	ldr	r2, [pc, #184]	; (8101d40 <HAL_DMA_Abort_IT+0x1a4>)
 8101c88:	4293      	cmp	r3, r2
 8101c8a:	d045      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101c8c:	687b      	ldr	r3, [r7, #4]
 8101c8e:	681b      	ldr	r3, [r3, #0]
 8101c90:	4a2c      	ldr	r2, [pc, #176]	; (8101d44 <HAL_DMA_Abort_IT+0x1a8>)
 8101c92:	4293      	cmp	r3, r2
 8101c94:	d040      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101c96:	687b      	ldr	r3, [r7, #4]
 8101c98:	681b      	ldr	r3, [r3, #0]
 8101c9a:	4a2b      	ldr	r2, [pc, #172]	; (8101d48 <HAL_DMA_Abort_IT+0x1ac>)
 8101c9c:	4293      	cmp	r3, r2
 8101c9e:	d03b      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101ca0:	687b      	ldr	r3, [r7, #4]
 8101ca2:	681b      	ldr	r3, [r3, #0]
 8101ca4:	4a29      	ldr	r2, [pc, #164]	; (8101d4c <HAL_DMA_Abort_IT+0x1b0>)
 8101ca6:	4293      	cmp	r3, r2
 8101ca8:	d036      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101caa:	687b      	ldr	r3, [r7, #4]
 8101cac:	681b      	ldr	r3, [r3, #0]
 8101cae:	4a28      	ldr	r2, [pc, #160]	; (8101d50 <HAL_DMA_Abort_IT+0x1b4>)
 8101cb0:	4293      	cmp	r3, r2
 8101cb2:	d031      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cb4:	687b      	ldr	r3, [r7, #4]
 8101cb6:	681b      	ldr	r3, [r3, #0]
 8101cb8:	4a26      	ldr	r2, [pc, #152]	; (8101d54 <HAL_DMA_Abort_IT+0x1b8>)
 8101cba:	4293      	cmp	r3, r2
 8101cbc:	d02c      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cbe:	687b      	ldr	r3, [r7, #4]
 8101cc0:	681b      	ldr	r3, [r3, #0]
 8101cc2:	4a25      	ldr	r2, [pc, #148]	; (8101d58 <HAL_DMA_Abort_IT+0x1bc>)
 8101cc4:	4293      	cmp	r3, r2
 8101cc6:	d027      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cc8:	687b      	ldr	r3, [r7, #4]
 8101cca:	681b      	ldr	r3, [r3, #0]
 8101ccc:	4a23      	ldr	r2, [pc, #140]	; (8101d5c <HAL_DMA_Abort_IT+0x1c0>)
 8101cce:	4293      	cmp	r3, r2
 8101cd0:	d022      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cd2:	687b      	ldr	r3, [r7, #4]
 8101cd4:	681b      	ldr	r3, [r3, #0]
 8101cd6:	4a22      	ldr	r2, [pc, #136]	; (8101d60 <HAL_DMA_Abort_IT+0x1c4>)
 8101cd8:	4293      	cmp	r3, r2
 8101cda:	d01d      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cdc:	687b      	ldr	r3, [r7, #4]
 8101cde:	681b      	ldr	r3, [r3, #0]
 8101ce0:	4a20      	ldr	r2, [pc, #128]	; (8101d64 <HAL_DMA_Abort_IT+0x1c8>)
 8101ce2:	4293      	cmp	r3, r2
 8101ce4:	d018      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101ce6:	687b      	ldr	r3, [r7, #4]
 8101ce8:	681b      	ldr	r3, [r3, #0]
 8101cea:	4a1f      	ldr	r2, [pc, #124]	; (8101d68 <HAL_DMA_Abort_IT+0x1cc>)
 8101cec:	4293      	cmp	r3, r2
 8101cee:	d013      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cf0:	687b      	ldr	r3, [r7, #4]
 8101cf2:	681b      	ldr	r3, [r3, #0]
 8101cf4:	4a1d      	ldr	r2, [pc, #116]	; (8101d6c <HAL_DMA_Abort_IT+0x1d0>)
 8101cf6:	4293      	cmp	r3, r2
 8101cf8:	d00e      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101cfa:	687b      	ldr	r3, [r7, #4]
 8101cfc:	681b      	ldr	r3, [r3, #0]
 8101cfe:	4a1c      	ldr	r2, [pc, #112]	; (8101d70 <HAL_DMA_Abort_IT+0x1d4>)
 8101d00:	4293      	cmp	r3, r2
 8101d02:	d009      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101d04:	687b      	ldr	r3, [r7, #4]
 8101d06:	681b      	ldr	r3, [r3, #0]
 8101d08:	4a1a      	ldr	r2, [pc, #104]	; (8101d74 <HAL_DMA_Abort_IT+0x1d8>)
 8101d0a:	4293      	cmp	r3, r2
 8101d0c:	d004      	beq.n	8101d18 <HAL_DMA_Abort_IT+0x17c>
 8101d0e:	687b      	ldr	r3, [r7, #4]
 8101d10:	681b      	ldr	r3, [r3, #0]
 8101d12:	4a19      	ldr	r2, [pc, #100]	; (8101d78 <HAL_DMA_Abort_IT+0x1dc>)
 8101d14:	4293      	cmp	r3, r2
 8101d16:	d108      	bne.n	8101d2a <HAL_DMA_Abort_IT+0x18e>
 8101d18:	687b      	ldr	r3, [r7, #4]
 8101d1a:	681b      	ldr	r3, [r3, #0]
 8101d1c:	681a      	ldr	r2, [r3, #0]
 8101d1e:	687b      	ldr	r3, [r7, #4]
 8101d20:	681b      	ldr	r3, [r3, #0]
 8101d22:	f022 0201 	bic.w	r2, r2, #1
 8101d26:	601a      	str	r2, [r3, #0]
 8101d28:	e178      	b.n	810201c <HAL_DMA_Abort_IT+0x480>
 8101d2a:	687b      	ldr	r3, [r7, #4]
 8101d2c:	681b      	ldr	r3, [r3, #0]
 8101d2e:	681a      	ldr	r2, [r3, #0]
 8101d30:	687b      	ldr	r3, [r7, #4]
 8101d32:	681b      	ldr	r3, [r3, #0]
 8101d34:	f022 0201 	bic.w	r2, r2, #1
 8101d38:	601a      	str	r2, [r3, #0]
 8101d3a:	e16f      	b.n	810201c <HAL_DMA_Abort_IT+0x480>
 8101d3c:	40020010 	.word	0x40020010
 8101d40:	40020028 	.word	0x40020028
 8101d44:	40020040 	.word	0x40020040
 8101d48:	40020058 	.word	0x40020058
 8101d4c:	40020070 	.word	0x40020070
 8101d50:	40020088 	.word	0x40020088
 8101d54:	400200a0 	.word	0x400200a0
 8101d58:	400200b8 	.word	0x400200b8
 8101d5c:	40020410 	.word	0x40020410
 8101d60:	40020428 	.word	0x40020428
 8101d64:	40020440 	.word	0x40020440
 8101d68:	40020458 	.word	0x40020458
 8101d6c:	40020470 	.word	0x40020470
 8101d70:	40020488 	.word	0x40020488
 8101d74:	400204a0 	.word	0x400204a0
 8101d78:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8101d7c:	687b      	ldr	r3, [r7, #4]
 8101d7e:	681b      	ldr	r3, [r3, #0]
 8101d80:	681a      	ldr	r2, [r3, #0]
 8101d82:	687b      	ldr	r3, [r7, #4]
 8101d84:	681b      	ldr	r3, [r3, #0]
 8101d86:	f022 020e 	bic.w	r2, r2, #14
 8101d8a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8101d8c:	687b      	ldr	r3, [r7, #4]
 8101d8e:	681b      	ldr	r3, [r3, #0]
 8101d90:	4a6c      	ldr	r2, [pc, #432]	; (8101f44 <HAL_DMA_Abort_IT+0x3a8>)
 8101d92:	4293      	cmp	r3, r2
 8101d94:	d04a      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101d96:	687b      	ldr	r3, [r7, #4]
 8101d98:	681b      	ldr	r3, [r3, #0]
 8101d9a:	4a6b      	ldr	r2, [pc, #428]	; (8101f48 <HAL_DMA_Abort_IT+0x3ac>)
 8101d9c:	4293      	cmp	r3, r2
 8101d9e:	d045      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101da0:	687b      	ldr	r3, [r7, #4]
 8101da2:	681b      	ldr	r3, [r3, #0]
 8101da4:	4a69      	ldr	r2, [pc, #420]	; (8101f4c <HAL_DMA_Abort_IT+0x3b0>)
 8101da6:	4293      	cmp	r3, r2
 8101da8:	d040      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101daa:	687b      	ldr	r3, [r7, #4]
 8101dac:	681b      	ldr	r3, [r3, #0]
 8101dae:	4a68      	ldr	r2, [pc, #416]	; (8101f50 <HAL_DMA_Abort_IT+0x3b4>)
 8101db0:	4293      	cmp	r3, r2
 8101db2:	d03b      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101db4:	687b      	ldr	r3, [r7, #4]
 8101db6:	681b      	ldr	r3, [r3, #0]
 8101db8:	4a66      	ldr	r2, [pc, #408]	; (8101f54 <HAL_DMA_Abort_IT+0x3b8>)
 8101dba:	4293      	cmp	r3, r2
 8101dbc:	d036      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101dbe:	687b      	ldr	r3, [r7, #4]
 8101dc0:	681b      	ldr	r3, [r3, #0]
 8101dc2:	4a65      	ldr	r2, [pc, #404]	; (8101f58 <HAL_DMA_Abort_IT+0x3bc>)
 8101dc4:	4293      	cmp	r3, r2
 8101dc6:	d031      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101dc8:	687b      	ldr	r3, [r7, #4]
 8101dca:	681b      	ldr	r3, [r3, #0]
 8101dcc:	4a63      	ldr	r2, [pc, #396]	; (8101f5c <HAL_DMA_Abort_IT+0x3c0>)
 8101dce:	4293      	cmp	r3, r2
 8101dd0:	d02c      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101dd2:	687b      	ldr	r3, [r7, #4]
 8101dd4:	681b      	ldr	r3, [r3, #0]
 8101dd6:	4a62      	ldr	r2, [pc, #392]	; (8101f60 <HAL_DMA_Abort_IT+0x3c4>)
 8101dd8:	4293      	cmp	r3, r2
 8101dda:	d027      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101ddc:	687b      	ldr	r3, [r7, #4]
 8101dde:	681b      	ldr	r3, [r3, #0]
 8101de0:	4a60      	ldr	r2, [pc, #384]	; (8101f64 <HAL_DMA_Abort_IT+0x3c8>)
 8101de2:	4293      	cmp	r3, r2
 8101de4:	d022      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101de6:	687b      	ldr	r3, [r7, #4]
 8101de8:	681b      	ldr	r3, [r3, #0]
 8101dea:	4a5f      	ldr	r2, [pc, #380]	; (8101f68 <HAL_DMA_Abort_IT+0x3cc>)
 8101dec:	4293      	cmp	r3, r2
 8101dee:	d01d      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101df0:	687b      	ldr	r3, [r7, #4]
 8101df2:	681b      	ldr	r3, [r3, #0]
 8101df4:	4a5d      	ldr	r2, [pc, #372]	; (8101f6c <HAL_DMA_Abort_IT+0x3d0>)
 8101df6:	4293      	cmp	r3, r2
 8101df8:	d018      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101dfa:	687b      	ldr	r3, [r7, #4]
 8101dfc:	681b      	ldr	r3, [r3, #0]
 8101dfe:	4a5c      	ldr	r2, [pc, #368]	; (8101f70 <HAL_DMA_Abort_IT+0x3d4>)
 8101e00:	4293      	cmp	r3, r2
 8101e02:	d013      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101e04:	687b      	ldr	r3, [r7, #4]
 8101e06:	681b      	ldr	r3, [r3, #0]
 8101e08:	4a5a      	ldr	r2, [pc, #360]	; (8101f74 <HAL_DMA_Abort_IT+0x3d8>)
 8101e0a:	4293      	cmp	r3, r2
 8101e0c:	d00e      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101e0e:	687b      	ldr	r3, [r7, #4]
 8101e10:	681b      	ldr	r3, [r3, #0]
 8101e12:	4a59      	ldr	r2, [pc, #356]	; (8101f78 <HAL_DMA_Abort_IT+0x3dc>)
 8101e14:	4293      	cmp	r3, r2
 8101e16:	d009      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101e18:	687b      	ldr	r3, [r7, #4]
 8101e1a:	681b      	ldr	r3, [r3, #0]
 8101e1c:	4a57      	ldr	r2, [pc, #348]	; (8101f7c <HAL_DMA_Abort_IT+0x3e0>)
 8101e1e:	4293      	cmp	r3, r2
 8101e20:	d004      	beq.n	8101e2c <HAL_DMA_Abort_IT+0x290>
 8101e22:	687b      	ldr	r3, [r7, #4]
 8101e24:	681b      	ldr	r3, [r3, #0]
 8101e26:	4a56      	ldr	r2, [pc, #344]	; (8101f80 <HAL_DMA_Abort_IT+0x3e4>)
 8101e28:	4293      	cmp	r3, r2
 8101e2a:	d108      	bne.n	8101e3e <HAL_DMA_Abort_IT+0x2a2>
 8101e2c:	687b      	ldr	r3, [r7, #4]
 8101e2e:	681b      	ldr	r3, [r3, #0]
 8101e30:	681a      	ldr	r2, [r3, #0]
 8101e32:	687b      	ldr	r3, [r7, #4]
 8101e34:	681b      	ldr	r3, [r3, #0]
 8101e36:	f022 0201 	bic.w	r2, r2, #1
 8101e3a:	601a      	str	r2, [r3, #0]
 8101e3c:	e007      	b.n	8101e4e <HAL_DMA_Abort_IT+0x2b2>
 8101e3e:	687b      	ldr	r3, [r7, #4]
 8101e40:	681b      	ldr	r3, [r3, #0]
 8101e42:	681a      	ldr	r2, [r3, #0]
 8101e44:	687b      	ldr	r3, [r7, #4]
 8101e46:	681b      	ldr	r3, [r3, #0]
 8101e48:	f022 0201 	bic.w	r2, r2, #1
 8101e4c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8101e4e:	687b      	ldr	r3, [r7, #4]
 8101e50:	681b      	ldr	r3, [r3, #0]
 8101e52:	4a3c      	ldr	r2, [pc, #240]	; (8101f44 <HAL_DMA_Abort_IT+0x3a8>)
 8101e54:	4293      	cmp	r3, r2
 8101e56:	d072      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e58:	687b      	ldr	r3, [r7, #4]
 8101e5a:	681b      	ldr	r3, [r3, #0]
 8101e5c:	4a3a      	ldr	r2, [pc, #232]	; (8101f48 <HAL_DMA_Abort_IT+0x3ac>)
 8101e5e:	4293      	cmp	r3, r2
 8101e60:	d06d      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e62:	687b      	ldr	r3, [r7, #4]
 8101e64:	681b      	ldr	r3, [r3, #0]
 8101e66:	4a39      	ldr	r2, [pc, #228]	; (8101f4c <HAL_DMA_Abort_IT+0x3b0>)
 8101e68:	4293      	cmp	r3, r2
 8101e6a:	d068      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e6c:	687b      	ldr	r3, [r7, #4]
 8101e6e:	681b      	ldr	r3, [r3, #0]
 8101e70:	4a37      	ldr	r2, [pc, #220]	; (8101f50 <HAL_DMA_Abort_IT+0x3b4>)
 8101e72:	4293      	cmp	r3, r2
 8101e74:	d063      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e76:	687b      	ldr	r3, [r7, #4]
 8101e78:	681b      	ldr	r3, [r3, #0]
 8101e7a:	4a36      	ldr	r2, [pc, #216]	; (8101f54 <HAL_DMA_Abort_IT+0x3b8>)
 8101e7c:	4293      	cmp	r3, r2
 8101e7e:	d05e      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e80:	687b      	ldr	r3, [r7, #4]
 8101e82:	681b      	ldr	r3, [r3, #0]
 8101e84:	4a34      	ldr	r2, [pc, #208]	; (8101f58 <HAL_DMA_Abort_IT+0x3bc>)
 8101e86:	4293      	cmp	r3, r2
 8101e88:	d059      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e8a:	687b      	ldr	r3, [r7, #4]
 8101e8c:	681b      	ldr	r3, [r3, #0]
 8101e8e:	4a33      	ldr	r2, [pc, #204]	; (8101f5c <HAL_DMA_Abort_IT+0x3c0>)
 8101e90:	4293      	cmp	r3, r2
 8101e92:	d054      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e94:	687b      	ldr	r3, [r7, #4]
 8101e96:	681b      	ldr	r3, [r3, #0]
 8101e98:	4a31      	ldr	r2, [pc, #196]	; (8101f60 <HAL_DMA_Abort_IT+0x3c4>)
 8101e9a:	4293      	cmp	r3, r2
 8101e9c:	d04f      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101e9e:	687b      	ldr	r3, [r7, #4]
 8101ea0:	681b      	ldr	r3, [r3, #0]
 8101ea2:	4a30      	ldr	r2, [pc, #192]	; (8101f64 <HAL_DMA_Abort_IT+0x3c8>)
 8101ea4:	4293      	cmp	r3, r2
 8101ea6:	d04a      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101ea8:	687b      	ldr	r3, [r7, #4]
 8101eaa:	681b      	ldr	r3, [r3, #0]
 8101eac:	4a2e      	ldr	r2, [pc, #184]	; (8101f68 <HAL_DMA_Abort_IT+0x3cc>)
 8101eae:	4293      	cmp	r3, r2
 8101eb0:	d045      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101eb2:	687b      	ldr	r3, [r7, #4]
 8101eb4:	681b      	ldr	r3, [r3, #0]
 8101eb6:	4a2d      	ldr	r2, [pc, #180]	; (8101f6c <HAL_DMA_Abort_IT+0x3d0>)
 8101eb8:	4293      	cmp	r3, r2
 8101eba:	d040      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101ebc:	687b      	ldr	r3, [r7, #4]
 8101ebe:	681b      	ldr	r3, [r3, #0]
 8101ec0:	4a2b      	ldr	r2, [pc, #172]	; (8101f70 <HAL_DMA_Abort_IT+0x3d4>)
 8101ec2:	4293      	cmp	r3, r2
 8101ec4:	d03b      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101ec6:	687b      	ldr	r3, [r7, #4]
 8101ec8:	681b      	ldr	r3, [r3, #0]
 8101eca:	4a2a      	ldr	r2, [pc, #168]	; (8101f74 <HAL_DMA_Abort_IT+0x3d8>)
 8101ecc:	4293      	cmp	r3, r2
 8101ece:	d036      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101ed0:	687b      	ldr	r3, [r7, #4]
 8101ed2:	681b      	ldr	r3, [r3, #0]
 8101ed4:	4a28      	ldr	r2, [pc, #160]	; (8101f78 <HAL_DMA_Abort_IT+0x3dc>)
 8101ed6:	4293      	cmp	r3, r2
 8101ed8:	d031      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101eda:	687b      	ldr	r3, [r7, #4]
 8101edc:	681b      	ldr	r3, [r3, #0]
 8101ede:	4a27      	ldr	r2, [pc, #156]	; (8101f7c <HAL_DMA_Abort_IT+0x3e0>)
 8101ee0:	4293      	cmp	r3, r2
 8101ee2:	d02c      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101ee4:	687b      	ldr	r3, [r7, #4]
 8101ee6:	681b      	ldr	r3, [r3, #0]
 8101ee8:	4a25      	ldr	r2, [pc, #148]	; (8101f80 <HAL_DMA_Abort_IT+0x3e4>)
 8101eea:	4293      	cmp	r3, r2
 8101eec:	d027      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101eee:	687b      	ldr	r3, [r7, #4]
 8101ef0:	681b      	ldr	r3, [r3, #0]
 8101ef2:	4a24      	ldr	r2, [pc, #144]	; (8101f84 <HAL_DMA_Abort_IT+0x3e8>)
 8101ef4:	4293      	cmp	r3, r2
 8101ef6:	d022      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101ef8:	687b      	ldr	r3, [r7, #4]
 8101efa:	681b      	ldr	r3, [r3, #0]
 8101efc:	4a22      	ldr	r2, [pc, #136]	; (8101f88 <HAL_DMA_Abort_IT+0x3ec>)
 8101efe:	4293      	cmp	r3, r2
 8101f00:	d01d      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101f02:	687b      	ldr	r3, [r7, #4]
 8101f04:	681b      	ldr	r3, [r3, #0]
 8101f06:	4a21      	ldr	r2, [pc, #132]	; (8101f8c <HAL_DMA_Abort_IT+0x3f0>)
 8101f08:	4293      	cmp	r3, r2
 8101f0a:	d018      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101f0c:	687b      	ldr	r3, [r7, #4]
 8101f0e:	681b      	ldr	r3, [r3, #0]
 8101f10:	4a1f      	ldr	r2, [pc, #124]	; (8101f90 <HAL_DMA_Abort_IT+0x3f4>)
 8101f12:	4293      	cmp	r3, r2
 8101f14:	d013      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101f16:	687b      	ldr	r3, [r7, #4]
 8101f18:	681b      	ldr	r3, [r3, #0]
 8101f1a:	4a1e      	ldr	r2, [pc, #120]	; (8101f94 <HAL_DMA_Abort_IT+0x3f8>)
 8101f1c:	4293      	cmp	r3, r2
 8101f1e:	d00e      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101f20:	687b      	ldr	r3, [r7, #4]
 8101f22:	681b      	ldr	r3, [r3, #0]
 8101f24:	4a1c      	ldr	r2, [pc, #112]	; (8101f98 <HAL_DMA_Abort_IT+0x3fc>)
 8101f26:	4293      	cmp	r3, r2
 8101f28:	d009      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101f2a:	687b      	ldr	r3, [r7, #4]
 8101f2c:	681b      	ldr	r3, [r3, #0]
 8101f2e:	4a1b      	ldr	r2, [pc, #108]	; (8101f9c <HAL_DMA_Abort_IT+0x400>)
 8101f30:	4293      	cmp	r3, r2
 8101f32:	d004      	beq.n	8101f3e <HAL_DMA_Abort_IT+0x3a2>
 8101f34:	687b      	ldr	r3, [r7, #4]
 8101f36:	681b      	ldr	r3, [r3, #0]
 8101f38:	4a19      	ldr	r2, [pc, #100]	; (8101fa0 <HAL_DMA_Abort_IT+0x404>)
 8101f3a:	4293      	cmp	r3, r2
 8101f3c:	d132      	bne.n	8101fa4 <HAL_DMA_Abort_IT+0x408>
 8101f3e:	2301      	movs	r3, #1
 8101f40:	e031      	b.n	8101fa6 <HAL_DMA_Abort_IT+0x40a>
 8101f42:	bf00      	nop
 8101f44:	40020010 	.word	0x40020010
 8101f48:	40020028 	.word	0x40020028
 8101f4c:	40020040 	.word	0x40020040
 8101f50:	40020058 	.word	0x40020058
 8101f54:	40020070 	.word	0x40020070
 8101f58:	40020088 	.word	0x40020088
 8101f5c:	400200a0 	.word	0x400200a0
 8101f60:	400200b8 	.word	0x400200b8
 8101f64:	40020410 	.word	0x40020410
 8101f68:	40020428 	.word	0x40020428
 8101f6c:	40020440 	.word	0x40020440
 8101f70:	40020458 	.word	0x40020458
 8101f74:	40020470 	.word	0x40020470
 8101f78:	40020488 	.word	0x40020488
 8101f7c:	400204a0 	.word	0x400204a0
 8101f80:	400204b8 	.word	0x400204b8
 8101f84:	58025408 	.word	0x58025408
 8101f88:	5802541c 	.word	0x5802541c
 8101f8c:	58025430 	.word	0x58025430
 8101f90:	58025444 	.word	0x58025444
 8101f94:	58025458 	.word	0x58025458
 8101f98:	5802546c 	.word	0x5802546c
 8101f9c:	58025480 	.word	0x58025480
 8101fa0:	58025494 	.word	0x58025494
 8101fa4:	2300      	movs	r3, #0
 8101fa6:	2b00      	cmp	r3, #0
 8101fa8:	d028      	beq.n	8101ffc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8101faa:	687b      	ldr	r3, [r7, #4]
 8101fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101fae:	681a      	ldr	r2, [r3, #0]
 8101fb0:	687b      	ldr	r3, [r7, #4]
 8101fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101fb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8101fb8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8101fba:	687b      	ldr	r3, [r7, #4]
 8101fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101fbe:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8101fc0:	687b      	ldr	r3, [r7, #4]
 8101fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101fc4:	f003 031f 	and.w	r3, r3, #31
 8101fc8:	2201      	movs	r2, #1
 8101fca:	409a      	lsls	r2, r3
 8101fcc:	68fb      	ldr	r3, [r7, #12]
 8101fce:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8101fd0:	687b      	ldr	r3, [r7, #4]
 8101fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101fd4:	687a      	ldr	r2, [r7, #4]
 8101fd6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8101fd8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8101fda:	687b      	ldr	r3, [r7, #4]
 8101fdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101fde:	2b00      	cmp	r3, #0
 8101fe0:	d00c      	beq.n	8101ffc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8101fe2:	687b      	ldr	r3, [r7, #4]
 8101fe4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101fe6:	681a      	ldr	r2, [r3, #0]
 8101fe8:	687b      	ldr	r3, [r7, #4]
 8101fea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101fec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8101ff0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8101ff2:	687b      	ldr	r3, [r7, #4]
 8101ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101ff6:	687a      	ldr	r2, [r7, #4]
 8101ff8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8101ffa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8101ffc:	687b      	ldr	r3, [r7, #4]
 8101ffe:	2201      	movs	r2, #1
 8102000:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8102004:	687b      	ldr	r3, [r7, #4]
 8102006:	2200      	movs	r2, #0
 8102008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 810200c:	687b      	ldr	r3, [r7, #4]
 810200e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102010:	2b00      	cmp	r3, #0
 8102012:	d003      	beq.n	810201c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8102014:	687b      	ldr	r3, [r7, #4]
 8102016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102018:	6878      	ldr	r0, [r7, #4]
 810201a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 810201c:	2300      	movs	r3, #0
}
 810201e:	4618      	mov	r0, r3
 8102020:	3710      	adds	r7, #16
 8102022:	46bd      	mov	sp, r7
 8102024:	bd80      	pop	{r7, pc}
 8102026:	bf00      	nop

08102028 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8102028:	b580      	push	{r7, lr}
 810202a:	b08a      	sub	sp, #40	; 0x28
 810202c:	af00      	add	r7, sp, #0
 810202e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8102030:	2300      	movs	r3, #0
 8102032:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8102034:	4b67      	ldr	r3, [pc, #412]	; (81021d4 <HAL_DMA_IRQHandler+0x1ac>)
 8102036:	681b      	ldr	r3, [r3, #0]
 8102038:	4a67      	ldr	r2, [pc, #412]	; (81021d8 <HAL_DMA_IRQHandler+0x1b0>)
 810203a:	fba2 2303 	umull	r2, r3, r2, r3
 810203e:	0a9b      	lsrs	r3, r3, #10
 8102040:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8102042:	687b      	ldr	r3, [r7, #4]
 8102044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102046:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8102048:	687b      	ldr	r3, [r7, #4]
 810204a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810204c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 810204e:	6a3b      	ldr	r3, [r7, #32]
 8102050:	681b      	ldr	r3, [r3, #0]
 8102052:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8102054:	69fb      	ldr	r3, [r7, #28]
 8102056:	681b      	ldr	r3, [r3, #0]
 8102058:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 810205a:	687b      	ldr	r3, [r7, #4]
 810205c:	681b      	ldr	r3, [r3, #0]
 810205e:	4a5f      	ldr	r2, [pc, #380]	; (81021dc <HAL_DMA_IRQHandler+0x1b4>)
 8102060:	4293      	cmp	r3, r2
 8102062:	d04a      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 8102064:	687b      	ldr	r3, [r7, #4]
 8102066:	681b      	ldr	r3, [r3, #0]
 8102068:	4a5d      	ldr	r2, [pc, #372]	; (81021e0 <HAL_DMA_IRQHandler+0x1b8>)
 810206a:	4293      	cmp	r3, r2
 810206c:	d045      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 810206e:	687b      	ldr	r3, [r7, #4]
 8102070:	681b      	ldr	r3, [r3, #0]
 8102072:	4a5c      	ldr	r2, [pc, #368]	; (81021e4 <HAL_DMA_IRQHandler+0x1bc>)
 8102074:	4293      	cmp	r3, r2
 8102076:	d040      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 8102078:	687b      	ldr	r3, [r7, #4]
 810207a:	681b      	ldr	r3, [r3, #0]
 810207c:	4a5a      	ldr	r2, [pc, #360]	; (81021e8 <HAL_DMA_IRQHandler+0x1c0>)
 810207e:	4293      	cmp	r3, r2
 8102080:	d03b      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 8102082:	687b      	ldr	r3, [r7, #4]
 8102084:	681b      	ldr	r3, [r3, #0]
 8102086:	4a59      	ldr	r2, [pc, #356]	; (81021ec <HAL_DMA_IRQHandler+0x1c4>)
 8102088:	4293      	cmp	r3, r2
 810208a:	d036      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 810208c:	687b      	ldr	r3, [r7, #4]
 810208e:	681b      	ldr	r3, [r3, #0]
 8102090:	4a57      	ldr	r2, [pc, #348]	; (81021f0 <HAL_DMA_IRQHandler+0x1c8>)
 8102092:	4293      	cmp	r3, r2
 8102094:	d031      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 8102096:	687b      	ldr	r3, [r7, #4]
 8102098:	681b      	ldr	r3, [r3, #0]
 810209a:	4a56      	ldr	r2, [pc, #344]	; (81021f4 <HAL_DMA_IRQHandler+0x1cc>)
 810209c:	4293      	cmp	r3, r2
 810209e:	d02c      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020a0:	687b      	ldr	r3, [r7, #4]
 81020a2:	681b      	ldr	r3, [r3, #0]
 81020a4:	4a54      	ldr	r2, [pc, #336]	; (81021f8 <HAL_DMA_IRQHandler+0x1d0>)
 81020a6:	4293      	cmp	r3, r2
 81020a8:	d027      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020aa:	687b      	ldr	r3, [r7, #4]
 81020ac:	681b      	ldr	r3, [r3, #0]
 81020ae:	4a53      	ldr	r2, [pc, #332]	; (81021fc <HAL_DMA_IRQHandler+0x1d4>)
 81020b0:	4293      	cmp	r3, r2
 81020b2:	d022      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020b4:	687b      	ldr	r3, [r7, #4]
 81020b6:	681b      	ldr	r3, [r3, #0]
 81020b8:	4a51      	ldr	r2, [pc, #324]	; (8102200 <HAL_DMA_IRQHandler+0x1d8>)
 81020ba:	4293      	cmp	r3, r2
 81020bc:	d01d      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020be:	687b      	ldr	r3, [r7, #4]
 81020c0:	681b      	ldr	r3, [r3, #0]
 81020c2:	4a50      	ldr	r2, [pc, #320]	; (8102204 <HAL_DMA_IRQHandler+0x1dc>)
 81020c4:	4293      	cmp	r3, r2
 81020c6:	d018      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020c8:	687b      	ldr	r3, [r7, #4]
 81020ca:	681b      	ldr	r3, [r3, #0]
 81020cc:	4a4e      	ldr	r2, [pc, #312]	; (8102208 <HAL_DMA_IRQHandler+0x1e0>)
 81020ce:	4293      	cmp	r3, r2
 81020d0:	d013      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020d2:	687b      	ldr	r3, [r7, #4]
 81020d4:	681b      	ldr	r3, [r3, #0]
 81020d6:	4a4d      	ldr	r2, [pc, #308]	; (810220c <HAL_DMA_IRQHandler+0x1e4>)
 81020d8:	4293      	cmp	r3, r2
 81020da:	d00e      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020dc:	687b      	ldr	r3, [r7, #4]
 81020de:	681b      	ldr	r3, [r3, #0]
 81020e0:	4a4b      	ldr	r2, [pc, #300]	; (8102210 <HAL_DMA_IRQHandler+0x1e8>)
 81020e2:	4293      	cmp	r3, r2
 81020e4:	d009      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020e6:	687b      	ldr	r3, [r7, #4]
 81020e8:	681b      	ldr	r3, [r3, #0]
 81020ea:	4a4a      	ldr	r2, [pc, #296]	; (8102214 <HAL_DMA_IRQHandler+0x1ec>)
 81020ec:	4293      	cmp	r3, r2
 81020ee:	d004      	beq.n	81020fa <HAL_DMA_IRQHandler+0xd2>
 81020f0:	687b      	ldr	r3, [r7, #4]
 81020f2:	681b      	ldr	r3, [r3, #0]
 81020f4:	4a48      	ldr	r2, [pc, #288]	; (8102218 <HAL_DMA_IRQHandler+0x1f0>)
 81020f6:	4293      	cmp	r3, r2
 81020f8:	d101      	bne.n	81020fe <HAL_DMA_IRQHandler+0xd6>
 81020fa:	2301      	movs	r3, #1
 81020fc:	e000      	b.n	8102100 <HAL_DMA_IRQHandler+0xd8>
 81020fe:	2300      	movs	r3, #0
 8102100:	2b00      	cmp	r3, #0
 8102102:	f000 842b 	beq.w	810295c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102106:	687b      	ldr	r3, [r7, #4]
 8102108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810210a:	f003 031f 	and.w	r3, r3, #31
 810210e:	2208      	movs	r2, #8
 8102110:	409a      	lsls	r2, r3
 8102112:	69bb      	ldr	r3, [r7, #24]
 8102114:	4013      	ands	r3, r2
 8102116:	2b00      	cmp	r3, #0
 8102118:	f000 80a2 	beq.w	8102260 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 810211c:	687b      	ldr	r3, [r7, #4]
 810211e:	681b      	ldr	r3, [r3, #0]
 8102120:	4a2e      	ldr	r2, [pc, #184]	; (81021dc <HAL_DMA_IRQHandler+0x1b4>)
 8102122:	4293      	cmp	r3, r2
 8102124:	d04a      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102126:	687b      	ldr	r3, [r7, #4]
 8102128:	681b      	ldr	r3, [r3, #0]
 810212a:	4a2d      	ldr	r2, [pc, #180]	; (81021e0 <HAL_DMA_IRQHandler+0x1b8>)
 810212c:	4293      	cmp	r3, r2
 810212e:	d045      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102130:	687b      	ldr	r3, [r7, #4]
 8102132:	681b      	ldr	r3, [r3, #0]
 8102134:	4a2b      	ldr	r2, [pc, #172]	; (81021e4 <HAL_DMA_IRQHandler+0x1bc>)
 8102136:	4293      	cmp	r3, r2
 8102138:	d040      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 810213a:	687b      	ldr	r3, [r7, #4]
 810213c:	681b      	ldr	r3, [r3, #0]
 810213e:	4a2a      	ldr	r2, [pc, #168]	; (81021e8 <HAL_DMA_IRQHandler+0x1c0>)
 8102140:	4293      	cmp	r3, r2
 8102142:	d03b      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102144:	687b      	ldr	r3, [r7, #4]
 8102146:	681b      	ldr	r3, [r3, #0]
 8102148:	4a28      	ldr	r2, [pc, #160]	; (81021ec <HAL_DMA_IRQHandler+0x1c4>)
 810214a:	4293      	cmp	r3, r2
 810214c:	d036      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 810214e:	687b      	ldr	r3, [r7, #4]
 8102150:	681b      	ldr	r3, [r3, #0]
 8102152:	4a27      	ldr	r2, [pc, #156]	; (81021f0 <HAL_DMA_IRQHandler+0x1c8>)
 8102154:	4293      	cmp	r3, r2
 8102156:	d031      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102158:	687b      	ldr	r3, [r7, #4]
 810215a:	681b      	ldr	r3, [r3, #0]
 810215c:	4a25      	ldr	r2, [pc, #148]	; (81021f4 <HAL_DMA_IRQHandler+0x1cc>)
 810215e:	4293      	cmp	r3, r2
 8102160:	d02c      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102162:	687b      	ldr	r3, [r7, #4]
 8102164:	681b      	ldr	r3, [r3, #0]
 8102166:	4a24      	ldr	r2, [pc, #144]	; (81021f8 <HAL_DMA_IRQHandler+0x1d0>)
 8102168:	4293      	cmp	r3, r2
 810216a:	d027      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 810216c:	687b      	ldr	r3, [r7, #4]
 810216e:	681b      	ldr	r3, [r3, #0]
 8102170:	4a22      	ldr	r2, [pc, #136]	; (81021fc <HAL_DMA_IRQHandler+0x1d4>)
 8102172:	4293      	cmp	r3, r2
 8102174:	d022      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102176:	687b      	ldr	r3, [r7, #4]
 8102178:	681b      	ldr	r3, [r3, #0]
 810217a:	4a21      	ldr	r2, [pc, #132]	; (8102200 <HAL_DMA_IRQHandler+0x1d8>)
 810217c:	4293      	cmp	r3, r2
 810217e:	d01d      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102180:	687b      	ldr	r3, [r7, #4]
 8102182:	681b      	ldr	r3, [r3, #0]
 8102184:	4a1f      	ldr	r2, [pc, #124]	; (8102204 <HAL_DMA_IRQHandler+0x1dc>)
 8102186:	4293      	cmp	r3, r2
 8102188:	d018      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 810218a:	687b      	ldr	r3, [r7, #4]
 810218c:	681b      	ldr	r3, [r3, #0]
 810218e:	4a1e      	ldr	r2, [pc, #120]	; (8102208 <HAL_DMA_IRQHandler+0x1e0>)
 8102190:	4293      	cmp	r3, r2
 8102192:	d013      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 8102194:	687b      	ldr	r3, [r7, #4]
 8102196:	681b      	ldr	r3, [r3, #0]
 8102198:	4a1c      	ldr	r2, [pc, #112]	; (810220c <HAL_DMA_IRQHandler+0x1e4>)
 810219a:	4293      	cmp	r3, r2
 810219c:	d00e      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 810219e:	687b      	ldr	r3, [r7, #4]
 81021a0:	681b      	ldr	r3, [r3, #0]
 81021a2:	4a1b      	ldr	r2, [pc, #108]	; (8102210 <HAL_DMA_IRQHandler+0x1e8>)
 81021a4:	4293      	cmp	r3, r2
 81021a6:	d009      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 81021a8:	687b      	ldr	r3, [r7, #4]
 81021aa:	681b      	ldr	r3, [r3, #0]
 81021ac:	4a19      	ldr	r2, [pc, #100]	; (8102214 <HAL_DMA_IRQHandler+0x1ec>)
 81021ae:	4293      	cmp	r3, r2
 81021b0:	d004      	beq.n	81021bc <HAL_DMA_IRQHandler+0x194>
 81021b2:	687b      	ldr	r3, [r7, #4]
 81021b4:	681b      	ldr	r3, [r3, #0]
 81021b6:	4a18      	ldr	r2, [pc, #96]	; (8102218 <HAL_DMA_IRQHandler+0x1f0>)
 81021b8:	4293      	cmp	r3, r2
 81021ba:	d12f      	bne.n	810221c <HAL_DMA_IRQHandler+0x1f4>
 81021bc:	687b      	ldr	r3, [r7, #4]
 81021be:	681b      	ldr	r3, [r3, #0]
 81021c0:	681b      	ldr	r3, [r3, #0]
 81021c2:	f003 0304 	and.w	r3, r3, #4
 81021c6:	2b00      	cmp	r3, #0
 81021c8:	bf14      	ite	ne
 81021ca:	2301      	movne	r3, #1
 81021cc:	2300      	moveq	r3, #0
 81021ce:	b2db      	uxtb	r3, r3
 81021d0:	e02e      	b.n	8102230 <HAL_DMA_IRQHandler+0x208>
 81021d2:	bf00      	nop
 81021d4:	10000000 	.word	0x10000000
 81021d8:	1b4e81b5 	.word	0x1b4e81b5
 81021dc:	40020010 	.word	0x40020010
 81021e0:	40020028 	.word	0x40020028
 81021e4:	40020040 	.word	0x40020040
 81021e8:	40020058 	.word	0x40020058
 81021ec:	40020070 	.word	0x40020070
 81021f0:	40020088 	.word	0x40020088
 81021f4:	400200a0 	.word	0x400200a0
 81021f8:	400200b8 	.word	0x400200b8
 81021fc:	40020410 	.word	0x40020410
 8102200:	40020428 	.word	0x40020428
 8102204:	40020440 	.word	0x40020440
 8102208:	40020458 	.word	0x40020458
 810220c:	40020470 	.word	0x40020470
 8102210:	40020488 	.word	0x40020488
 8102214:	400204a0 	.word	0x400204a0
 8102218:	400204b8 	.word	0x400204b8
 810221c:	687b      	ldr	r3, [r7, #4]
 810221e:	681b      	ldr	r3, [r3, #0]
 8102220:	681b      	ldr	r3, [r3, #0]
 8102222:	f003 0308 	and.w	r3, r3, #8
 8102226:	2b00      	cmp	r3, #0
 8102228:	bf14      	ite	ne
 810222a:	2301      	movne	r3, #1
 810222c:	2300      	moveq	r3, #0
 810222e:	b2db      	uxtb	r3, r3
 8102230:	2b00      	cmp	r3, #0
 8102232:	d015      	beq.n	8102260 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8102234:	687b      	ldr	r3, [r7, #4]
 8102236:	681b      	ldr	r3, [r3, #0]
 8102238:	681a      	ldr	r2, [r3, #0]
 810223a:	687b      	ldr	r3, [r7, #4]
 810223c:	681b      	ldr	r3, [r3, #0]
 810223e:	f022 0204 	bic.w	r2, r2, #4
 8102242:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102244:	687b      	ldr	r3, [r7, #4]
 8102246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102248:	f003 031f 	and.w	r3, r3, #31
 810224c:	2208      	movs	r2, #8
 810224e:	409a      	lsls	r2, r3
 8102250:	6a3b      	ldr	r3, [r7, #32]
 8102252:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8102254:	687b      	ldr	r3, [r7, #4]
 8102256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102258:	f043 0201 	orr.w	r2, r3, #1
 810225c:	687b      	ldr	r3, [r7, #4]
 810225e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102260:	687b      	ldr	r3, [r7, #4]
 8102262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102264:	f003 031f 	and.w	r3, r3, #31
 8102268:	69ba      	ldr	r2, [r7, #24]
 810226a:	fa22 f303 	lsr.w	r3, r2, r3
 810226e:	f003 0301 	and.w	r3, r3, #1
 8102272:	2b00      	cmp	r3, #0
 8102274:	d06e      	beq.n	8102354 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8102276:	687b      	ldr	r3, [r7, #4]
 8102278:	681b      	ldr	r3, [r3, #0]
 810227a:	4a69      	ldr	r2, [pc, #420]	; (8102420 <HAL_DMA_IRQHandler+0x3f8>)
 810227c:	4293      	cmp	r3, r2
 810227e:	d04a      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 8102280:	687b      	ldr	r3, [r7, #4]
 8102282:	681b      	ldr	r3, [r3, #0]
 8102284:	4a67      	ldr	r2, [pc, #412]	; (8102424 <HAL_DMA_IRQHandler+0x3fc>)
 8102286:	4293      	cmp	r3, r2
 8102288:	d045      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 810228a:	687b      	ldr	r3, [r7, #4]
 810228c:	681b      	ldr	r3, [r3, #0]
 810228e:	4a66      	ldr	r2, [pc, #408]	; (8102428 <HAL_DMA_IRQHandler+0x400>)
 8102290:	4293      	cmp	r3, r2
 8102292:	d040      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 8102294:	687b      	ldr	r3, [r7, #4]
 8102296:	681b      	ldr	r3, [r3, #0]
 8102298:	4a64      	ldr	r2, [pc, #400]	; (810242c <HAL_DMA_IRQHandler+0x404>)
 810229a:	4293      	cmp	r3, r2
 810229c:	d03b      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 810229e:	687b      	ldr	r3, [r7, #4]
 81022a0:	681b      	ldr	r3, [r3, #0]
 81022a2:	4a63      	ldr	r2, [pc, #396]	; (8102430 <HAL_DMA_IRQHandler+0x408>)
 81022a4:	4293      	cmp	r3, r2
 81022a6:	d036      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022a8:	687b      	ldr	r3, [r7, #4]
 81022aa:	681b      	ldr	r3, [r3, #0]
 81022ac:	4a61      	ldr	r2, [pc, #388]	; (8102434 <HAL_DMA_IRQHandler+0x40c>)
 81022ae:	4293      	cmp	r3, r2
 81022b0:	d031      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022b2:	687b      	ldr	r3, [r7, #4]
 81022b4:	681b      	ldr	r3, [r3, #0]
 81022b6:	4a60      	ldr	r2, [pc, #384]	; (8102438 <HAL_DMA_IRQHandler+0x410>)
 81022b8:	4293      	cmp	r3, r2
 81022ba:	d02c      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022bc:	687b      	ldr	r3, [r7, #4]
 81022be:	681b      	ldr	r3, [r3, #0]
 81022c0:	4a5e      	ldr	r2, [pc, #376]	; (810243c <HAL_DMA_IRQHandler+0x414>)
 81022c2:	4293      	cmp	r3, r2
 81022c4:	d027      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022c6:	687b      	ldr	r3, [r7, #4]
 81022c8:	681b      	ldr	r3, [r3, #0]
 81022ca:	4a5d      	ldr	r2, [pc, #372]	; (8102440 <HAL_DMA_IRQHandler+0x418>)
 81022cc:	4293      	cmp	r3, r2
 81022ce:	d022      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022d0:	687b      	ldr	r3, [r7, #4]
 81022d2:	681b      	ldr	r3, [r3, #0]
 81022d4:	4a5b      	ldr	r2, [pc, #364]	; (8102444 <HAL_DMA_IRQHandler+0x41c>)
 81022d6:	4293      	cmp	r3, r2
 81022d8:	d01d      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022da:	687b      	ldr	r3, [r7, #4]
 81022dc:	681b      	ldr	r3, [r3, #0]
 81022de:	4a5a      	ldr	r2, [pc, #360]	; (8102448 <HAL_DMA_IRQHandler+0x420>)
 81022e0:	4293      	cmp	r3, r2
 81022e2:	d018      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022e4:	687b      	ldr	r3, [r7, #4]
 81022e6:	681b      	ldr	r3, [r3, #0]
 81022e8:	4a58      	ldr	r2, [pc, #352]	; (810244c <HAL_DMA_IRQHandler+0x424>)
 81022ea:	4293      	cmp	r3, r2
 81022ec:	d013      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022ee:	687b      	ldr	r3, [r7, #4]
 81022f0:	681b      	ldr	r3, [r3, #0]
 81022f2:	4a57      	ldr	r2, [pc, #348]	; (8102450 <HAL_DMA_IRQHandler+0x428>)
 81022f4:	4293      	cmp	r3, r2
 81022f6:	d00e      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 81022f8:	687b      	ldr	r3, [r7, #4]
 81022fa:	681b      	ldr	r3, [r3, #0]
 81022fc:	4a55      	ldr	r2, [pc, #340]	; (8102454 <HAL_DMA_IRQHandler+0x42c>)
 81022fe:	4293      	cmp	r3, r2
 8102300:	d009      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 8102302:	687b      	ldr	r3, [r7, #4]
 8102304:	681b      	ldr	r3, [r3, #0]
 8102306:	4a54      	ldr	r2, [pc, #336]	; (8102458 <HAL_DMA_IRQHandler+0x430>)
 8102308:	4293      	cmp	r3, r2
 810230a:	d004      	beq.n	8102316 <HAL_DMA_IRQHandler+0x2ee>
 810230c:	687b      	ldr	r3, [r7, #4]
 810230e:	681b      	ldr	r3, [r3, #0]
 8102310:	4a52      	ldr	r2, [pc, #328]	; (810245c <HAL_DMA_IRQHandler+0x434>)
 8102312:	4293      	cmp	r3, r2
 8102314:	d10a      	bne.n	810232c <HAL_DMA_IRQHandler+0x304>
 8102316:	687b      	ldr	r3, [r7, #4]
 8102318:	681b      	ldr	r3, [r3, #0]
 810231a:	695b      	ldr	r3, [r3, #20]
 810231c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102320:	2b00      	cmp	r3, #0
 8102322:	bf14      	ite	ne
 8102324:	2301      	movne	r3, #1
 8102326:	2300      	moveq	r3, #0
 8102328:	b2db      	uxtb	r3, r3
 810232a:	e003      	b.n	8102334 <HAL_DMA_IRQHandler+0x30c>
 810232c:	687b      	ldr	r3, [r7, #4]
 810232e:	681b      	ldr	r3, [r3, #0]
 8102330:	681b      	ldr	r3, [r3, #0]
 8102332:	2300      	movs	r3, #0
 8102334:	2b00      	cmp	r3, #0
 8102336:	d00d      	beq.n	8102354 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102338:	687b      	ldr	r3, [r7, #4]
 810233a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810233c:	f003 031f 	and.w	r3, r3, #31
 8102340:	2201      	movs	r2, #1
 8102342:	409a      	lsls	r2, r3
 8102344:	6a3b      	ldr	r3, [r7, #32]
 8102346:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8102348:	687b      	ldr	r3, [r7, #4]
 810234a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810234c:	f043 0202 	orr.w	r2, r3, #2
 8102350:	687b      	ldr	r3, [r7, #4]
 8102352:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102354:	687b      	ldr	r3, [r7, #4]
 8102356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102358:	f003 031f 	and.w	r3, r3, #31
 810235c:	2204      	movs	r2, #4
 810235e:	409a      	lsls	r2, r3
 8102360:	69bb      	ldr	r3, [r7, #24]
 8102362:	4013      	ands	r3, r2
 8102364:	2b00      	cmp	r3, #0
 8102366:	f000 808f 	beq.w	8102488 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 810236a:	687b      	ldr	r3, [r7, #4]
 810236c:	681b      	ldr	r3, [r3, #0]
 810236e:	4a2c      	ldr	r2, [pc, #176]	; (8102420 <HAL_DMA_IRQHandler+0x3f8>)
 8102370:	4293      	cmp	r3, r2
 8102372:	d04a      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 8102374:	687b      	ldr	r3, [r7, #4]
 8102376:	681b      	ldr	r3, [r3, #0]
 8102378:	4a2a      	ldr	r2, [pc, #168]	; (8102424 <HAL_DMA_IRQHandler+0x3fc>)
 810237a:	4293      	cmp	r3, r2
 810237c:	d045      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 810237e:	687b      	ldr	r3, [r7, #4]
 8102380:	681b      	ldr	r3, [r3, #0]
 8102382:	4a29      	ldr	r2, [pc, #164]	; (8102428 <HAL_DMA_IRQHandler+0x400>)
 8102384:	4293      	cmp	r3, r2
 8102386:	d040      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 8102388:	687b      	ldr	r3, [r7, #4]
 810238a:	681b      	ldr	r3, [r3, #0]
 810238c:	4a27      	ldr	r2, [pc, #156]	; (810242c <HAL_DMA_IRQHandler+0x404>)
 810238e:	4293      	cmp	r3, r2
 8102390:	d03b      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 8102392:	687b      	ldr	r3, [r7, #4]
 8102394:	681b      	ldr	r3, [r3, #0]
 8102396:	4a26      	ldr	r2, [pc, #152]	; (8102430 <HAL_DMA_IRQHandler+0x408>)
 8102398:	4293      	cmp	r3, r2
 810239a:	d036      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 810239c:	687b      	ldr	r3, [r7, #4]
 810239e:	681b      	ldr	r3, [r3, #0]
 81023a0:	4a24      	ldr	r2, [pc, #144]	; (8102434 <HAL_DMA_IRQHandler+0x40c>)
 81023a2:	4293      	cmp	r3, r2
 81023a4:	d031      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023a6:	687b      	ldr	r3, [r7, #4]
 81023a8:	681b      	ldr	r3, [r3, #0]
 81023aa:	4a23      	ldr	r2, [pc, #140]	; (8102438 <HAL_DMA_IRQHandler+0x410>)
 81023ac:	4293      	cmp	r3, r2
 81023ae:	d02c      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023b0:	687b      	ldr	r3, [r7, #4]
 81023b2:	681b      	ldr	r3, [r3, #0]
 81023b4:	4a21      	ldr	r2, [pc, #132]	; (810243c <HAL_DMA_IRQHandler+0x414>)
 81023b6:	4293      	cmp	r3, r2
 81023b8:	d027      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023ba:	687b      	ldr	r3, [r7, #4]
 81023bc:	681b      	ldr	r3, [r3, #0]
 81023be:	4a20      	ldr	r2, [pc, #128]	; (8102440 <HAL_DMA_IRQHandler+0x418>)
 81023c0:	4293      	cmp	r3, r2
 81023c2:	d022      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023c4:	687b      	ldr	r3, [r7, #4]
 81023c6:	681b      	ldr	r3, [r3, #0]
 81023c8:	4a1e      	ldr	r2, [pc, #120]	; (8102444 <HAL_DMA_IRQHandler+0x41c>)
 81023ca:	4293      	cmp	r3, r2
 81023cc:	d01d      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023ce:	687b      	ldr	r3, [r7, #4]
 81023d0:	681b      	ldr	r3, [r3, #0]
 81023d2:	4a1d      	ldr	r2, [pc, #116]	; (8102448 <HAL_DMA_IRQHandler+0x420>)
 81023d4:	4293      	cmp	r3, r2
 81023d6:	d018      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023d8:	687b      	ldr	r3, [r7, #4]
 81023da:	681b      	ldr	r3, [r3, #0]
 81023dc:	4a1b      	ldr	r2, [pc, #108]	; (810244c <HAL_DMA_IRQHandler+0x424>)
 81023de:	4293      	cmp	r3, r2
 81023e0:	d013      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023e2:	687b      	ldr	r3, [r7, #4]
 81023e4:	681b      	ldr	r3, [r3, #0]
 81023e6:	4a1a      	ldr	r2, [pc, #104]	; (8102450 <HAL_DMA_IRQHandler+0x428>)
 81023e8:	4293      	cmp	r3, r2
 81023ea:	d00e      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023ec:	687b      	ldr	r3, [r7, #4]
 81023ee:	681b      	ldr	r3, [r3, #0]
 81023f0:	4a18      	ldr	r2, [pc, #96]	; (8102454 <HAL_DMA_IRQHandler+0x42c>)
 81023f2:	4293      	cmp	r3, r2
 81023f4:	d009      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 81023f6:	687b      	ldr	r3, [r7, #4]
 81023f8:	681b      	ldr	r3, [r3, #0]
 81023fa:	4a17      	ldr	r2, [pc, #92]	; (8102458 <HAL_DMA_IRQHandler+0x430>)
 81023fc:	4293      	cmp	r3, r2
 81023fe:	d004      	beq.n	810240a <HAL_DMA_IRQHandler+0x3e2>
 8102400:	687b      	ldr	r3, [r7, #4]
 8102402:	681b      	ldr	r3, [r3, #0]
 8102404:	4a15      	ldr	r2, [pc, #84]	; (810245c <HAL_DMA_IRQHandler+0x434>)
 8102406:	4293      	cmp	r3, r2
 8102408:	d12a      	bne.n	8102460 <HAL_DMA_IRQHandler+0x438>
 810240a:	687b      	ldr	r3, [r7, #4]
 810240c:	681b      	ldr	r3, [r3, #0]
 810240e:	681b      	ldr	r3, [r3, #0]
 8102410:	f003 0302 	and.w	r3, r3, #2
 8102414:	2b00      	cmp	r3, #0
 8102416:	bf14      	ite	ne
 8102418:	2301      	movne	r3, #1
 810241a:	2300      	moveq	r3, #0
 810241c:	b2db      	uxtb	r3, r3
 810241e:	e023      	b.n	8102468 <HAL_DMA_IRQHandler+0x440>
 8102420:	40020010 	.word	0x40020010
 8102424:	40020028 	.word	0x40020028
 8102428:	40020040 	.word	0x40020040
 810242c:	40020058 	.word	0x40020058
 8102430:	40020070 	.word	0x40020070
 8102434:	40020088 	.word	0x40020088
 8102438:	400200a0 	.word	0x400200a0
 810243c:	400200b8 	.word	0x400200b8
 8102440:	40020410 	.word	0x40020410
 8102444:	40020428 	.word	0x40020428
 8102448:	40020440 	.word	0x40020440
 810244c:	40020458 	.word	0x40020458
 8102450:	40020470 	.word	0x40020470
 8102454:	40020488 	.word	0x40020488
 8102458:	400204a0 	.word	0x400204a0
 810245c:	400204b8 	.word	0x400204b8
 8102460:	687b      	ldr	r3, [r7, #4]
 8102462:	681b      	ldr	r3, [r3, #0]
 8102464:	681b      	ldr	r3, [r3, #0]
 8102466:	2300      	movs	r3, #0
 8102468:	2b00      	cmp	r3, #0
 810246a:	d00d      	beq.n	8102488 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 810246c:	687b      	ldr	r3, [r7, #4]
 810246e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102470:	f003 031f 	and.w	r3, r3, #31
 8102474:	2204      	movs	r2, #4
 8102476:	409a      	lsls	r2, r3
 8102478:	6a3b      	ldr	r3, [r7, #32]
 810247a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 810247c:	687b      	ldr	r3, [r7, #4]
 810247e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102480:	f043 0204 	orr.w	r2, r3, #4
 8102484:	687b      	ldr	r3, [r7, #4]
 8102486:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102488:	687b      	ldr	r3, [r7, #4]
 810248a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810248c:	f003 031f 	and.w	r3, r3, #31
 8102490:	2210      	movs	r2, #16
 8102492:	409a      	lsls	r2, r3
 8102494:	69bb      	ldr	r3, [r7, #24]
 8102496:	4013      	ands	r3, r2
 8102498:	2b00      	cmp	r3, #0
 810249a:	f000 80a6 	beq.w	81025ea <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 810249e:	687b      	ldr	r3, [r7, #4]
 81024a0:	681b      	ldr	r3, [r3, #0]
 81024a2:	4a85      	ldr	r2, [pc, #532]	; (81026b8 <HAL_DMA_IRQHandler+0x690>)
 81024a4:	4293      	cmp	r3, r2
 81024a6:	d04a      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024a8:	687b      	ldr	r3, [r7, #4]
 81024aa:	681b      	ldr	r3, [r3, #0]
 81024ac:	4a83      	ldr	r2, [pc, #524]	; (81026bc <HAL_DMA_IRQHandler+0x694>)
 81024ae:	4293      	cmp	r3, r2
 81024b0:	d045      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024b2:	687b      	ldr	r3, [r7, #4]
 81024b4:	681b      	ldr	r3, [r3, #0]
 81024b6:	4a82      	ldr	r2, [pc, #520]	; (81026c0 <HAL_DMA_IRQHandler+0x698>)
 81024b8:	4293      	cmp	r3, r2
 81024ba:	d040      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024bc:	687b      	ldr	r3, [r7, #4]
 81024be:	681b      	ldr	r3, [r3, #0]
 81024c0:	4a80      	ldr	r2, [pc, #512]	; (81026c4 <HAL_DMA_IRQHandler+0x69c>)
 81024c2:	4293      	cmp	r3, r2
 81024c4:	d03b      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024c6:	687b      	ldr	r3, [r7, #4]
 81024c8:	681b      	ldr	r3, [r3, #0]
 81024ca:	4a7f      	ldr	r2, [pc, #508]	; (81026c8 <HAL_DMA_IRQHandler+0x6a0>)
 81024cc:	4293      	cmp	r3, r2
 81024ce:	d036      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024d0:	687b      	ldr	r3, [r7, #4]
 81024d2:	681b      	ldr	r3, [r3, #0]
 81024d4:	4a7d      	ldr	r2, [pc, #500]	; (81026cc <HAL_DMA_IRQHandler+0x6a4>)
 81024d6:	4293      	cmp	r3, r2
 81024d8:	d031      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024da:	687b      	ldr	r3, [r7, #4]
 81024dc:	681b      	ldr	r3, [r3, #0]
 81024de:	4a7c      	ldr	r2, [pc, #496]	; (81026d0 <HAL_DMA_IRQHandler+0x6a8>)
 81024e0:	4293      	cmp	r3, r2
 81024e2:	d02c      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024e4:	687b      	ldr	r3, [r7, #4]
 81024e6:	681b      	ldr	r3, [r3, #0]
 81024e8:	4a7a      	ldr	r2, [pc, #488]	; (81026d4 <HAL_DMA_IRQHandler+0x6ac>)
 81024ea:	4293      	cmp	r3, r2
 81024ec:	d027      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024ee:	687b      	ldr	r3, [r7, #4]
 81024f0:	681b      	ldr	r3, [r3, #0]
 81024f2:	4a79      	ldr	r2, [pc, #484]	; (81026d8 <HAL_DMA_IRQHandler+0x6b0>)
 81024f4:	4293      	cmp	r3, r2
 81024f6:	d022      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 81024f8:	687b      	ldr	r3, [r7, #4]
 81024fa:	681b      	ldr	r3, [r3, #0]
 81024fc:	4a77      	ldr	r2, [pc, #476]	; (81026dc <HAL_DMA_IRQHandler+0x6b4>)
 81024fe:	4293      	cmp	r3, r2
 8102500:	d01d      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 8102502:	687b      	ldr	r3, [r7, #4]
 8102504:	681b      	ldr	r3, [r3, #0]
 8102506:	4a76      	ldr	r2, [pc, #472]	; (81026e0 <HAL_DMA_IRQHandler+0x6b8>)
 8102508:	4293      	cmp	r3, r2
 810250a:	d018      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 810250c:	687b      	ldr	r3, [r7, #4]
 810250e:	681b      	ldr	r3, [r3, #0]
 8102510:	4a74      	ldr	r2, [pc, #464]	; (81026e4 <HAL_DMA_IRQHandler+0x6bc>)
 8102512:	4293      	cmp	r3, r2
 8102514:	d013      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 8102516:	687b      	ldr	r3, [r7, #4]
 8102518:	681b      	ldr	r3, [r3, #0]
 810251a:	4a73      	ldr	r2, [pc, #460]	; (81026e8 <HAL_DMA_IRQHandler+0x6c0>)
 810251c:	4293      	cmp	r3, r2
 810251e:	d00e      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 8102520:	687b      	ldr	r3, [r7, #4]
 8102522:	681b      	ldr	r3, [r3, #0]
 8102524:	4a71      	ldr	r2, [pc, #452]	; (81026ec <HAL_DMA_IRQHandler+0x6c4>)
 8102526:	4293      	cmp	r3, r2
 8102528:	d009      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 810252a:	687b      	ldr	r3, [r7, #4]
 810252c:	681b      	ldr	r3, [r3, #0]
 810252e:	4a70      	ldr	r2, [pc, #448]	; (81026f0 <HAL_DMA_IRQHandler+0x6c8>)
 8102530:	4293      	cmp	r3, r2
 8102532:	d004      	beq.n	810253e <HAL_DMA_IRQHandler+0x516>
 8102534:	687b      	ldr	r3, [r7, #4]
 8102536:	681b      	ldr	r3, [r3, #0]
 8102538:	4a6e      	ldr	r2, [pc, #440]	; (81026f4 <HAL_DMA_IRQHandler+0x6cc>)
 810253a:	4293      	cmp	r3, r2
 810253c:	d10a      	bne.n	8102554 <HAL_DMA_IRQHandler+0x52c>
 810253e:	687b      	ldr	r3, [r7, #4]
 8102540:	681b      	ldr	r3, [r3, #0]
 8102542:	681b      	ldr	r3, [r3, #0]
 8102544:	f003 0308 	and.w	r3, r3, #8
 8102548:	2b00      	cmp	r3, #0
 810254a:	bf14      	ite	ne
 810254c:	2301      	movne	r3, #1
 810254e:	2300      	moveq	r3, #0
 8102550:	b2db      	uxtb	r3, r3
 8102552:	e009      	b.n	8102568 <HAL_DMA_IRQHandler+0x540>
 8102554:	687b      	ldr	r3, [r7, #4]
 8102556:	681b      	ldr	r3, [r3, #0]
 8102558:	681b      	ldr	r3, [r3, #0]
 810255a:	f003 0304 	and.w	r3, r3, #4
 810255e:	2b00      	cmp	r3, #0
 8102560:	bf14      	ite	ne
 8102562:	2301      	movne	r3, #1
 8102564:	2300      	moveq	r3, #0
 8102566:	b2db      	uxtb	r3, r3
 8102568:	2b00      	cmp	r3, #0
 810256a:	d03e      	beq.n	81025ea <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 810256c:	687b      	ldr	r3, [r7, #4]
 810256e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102570:	f003 031f 	and.w	r3, r3, #31
 8102574:	2210      	movs	r2, #16
 8102576:	409a      	lsls	r2, r3
 8102578:	6a3b      	ldr	r3, [r7, #32]
 810257a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 810257c:	687b      	ldr	r3, [r7, #4]
 810257e:	681b      	ldr	r3, [r3, #0]
 8102580:	681b      	ldr	r3, [r3, #0]
 8102582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102586:	2b00      	cmp	r3, #0
 8102588:	d018      	beq.n	81025bc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 810258a:	687b      	ldr	r3, [r7, #4]
 810258c:	681b      	ldr	r3, [r3, #0]
 810258e:	681b      	ldr	r3, [r3, #0]
 8102590:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102594:	2b00      	cmp	r3, #0
 8102596:	d108      	bne.n	81025aa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810259c:	2b00      	cmp	r3, #0
 810259e:	d024      	beq.n	81025ea <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 81025a0:	687b      	ldr	r3, [r7, #4]
 81025a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81025a4:	6878      	ldr	r0, [r7, #4]
 81025a6:	4798      	blx	r3
 81025a8:	e01f      	b.n	81025ea <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 81025aa:	687b      	ldr	r3, [r7, #4]
 81025ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81025ae:	2b00      	cmp	r3, #0
 81025b0:	d01b      	beq.n	81025ea <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 81025b2:	687b      	ldr	r3, [r7, #4]
 81025b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81025b6:	6878      	ldr	r0, [r7, #4]
 81025b8:	4798      	blx	r3
 81025ba:	e016      	b.n	81025ea <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81025bc:	687b      	ldr	r3, [r7, #4]
 81025be:	681b      	ldr	r3, [r3, #0]
 81025c0:	681b      	ldr	r3, [r3, #0]
 81025c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81025c6:	2b00      	cmp	r3, #0
 81025c8:	d107      	bne.n	81025da <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 81025ca:	687b      	ldr	r3, [r7, #4]
 81025cc:	681b      	ldr	r3, [r3, #0]
 81025ce:	681a      	ldr	r2, [r3, #0]
 81025d0:	687b      	ldr	r3, [r7, #4]
 81025d2:	681b      	ldr	r3, [r3, #0]
 81025d4:	f022 0208 	bic.w	r2, r2, #8
 81025d8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 81025da:	687b      	ldr	r3, [r7, #4]
 81025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81025de:	2b00      	cmp	r3, #0
 81025e0:	d003      	beq.n	81025ea <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 81025e2:	687b      	ldr	r3, [r7, #4]
 81025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81025e6:	6878      	ldr	r0, [r7, #4]
 81025e8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81025ea:	687b      	ldr	r3, [r7, #4]
 81025ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81025ee:	f003 031f 	and.w	r3, r3, #31
 81025f2:	2220      	movs	r2, #32
 81025f4:	409a      	lsls	r2, r3
 81025f6:	69bb      	ldr	r3, [r7, #24]
 81025f8:	4013      	ands	r3, r2
 81025fa:	2b00      	cmp	r3, #0
 81025fc:	f000 8110 	beq.w	8102820 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8102600:	687b      	ldr	r3, [r7, #4]
 8102602:	681b      	ldr	r3, [r3, #0]
 8102604:	4a2c      	ldr	r2, [pc, #176]	; (81026b8 <HAL_DMA_IRQHandler+0x690>)
 8102606:	4293      	cmp	r3, r2
 8102608:	d04a      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 810260a:	687b      	ldr	r3, [r7, #4]
 810260c:	681b      	ldr	r3, [r3, #0]
 810260e:	4a2b      	ldr	r2, [pc, #172]	; (81026bc <HAL_DMA_IRQHandler+0x694>)
 8102610:	4293      	cmp	r3, r2
 8102612:	d045      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102614:	687b      	ldr	r3, [r7, #4]
 8102616:	681b      	ldr	r3, [r3, #0]
 8102618:	4a29      	ldr	r2, [pc, #164]	; (81026c0 <HAL_DMA_IRQHandler+0x698>)
 810261a:	4293      	cmp	r3, r2
 810261c:	d040      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 810261e:	687b      	ldr	r3, [r7, #4]
 8102620:	681b      	ldr	r3, [r3, #0]
 8102622:	4a28      	ldr	r2, [pc, #160]	; (81026c4 <HAL_DMA_IRQHandler+0x69c>)
 8102624:	4293      	cmp	r3, r2
 8102626:	d03b      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102628:	687b      	ldr	r3, [r7, #4]
 810262a:	681b      	ldr	r3, [r3, #0]
 810262c:	4a26      	ldr	r2, [pc, #152]	; (81026c8 <HAL_DMA_IRQHandler+0x6a0>)
 810262e:	4293      	cmp	r3, r2
 8102630:	d036      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102632:	687b      	ldr	r3, [r7, #4]
 8102634:	681b      	ldr	r3, [r3, #0]
 8102636:	4a25      	ldr	r2, [pc, #148]	; (81026cc <HAL_DMA_IRQHandler+0x6a4>)
 8102638:	4293      	cmp	r3, r2
 810263a:	d031      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 810263c:	687b      	ldr	r3, [r7, #4]
 810263e:	681b      	ldr	r3, [r3, #0]
 8102640:	4a23      	ldr	r2, [pc, #140]	; (81026d0 <HAL_DMA_IRQHandler+0x6a8>)
 8102642:	4293      	cmp	r3, r2
 8102644:	d02c      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102646:	687b      	ldr	r3, [r7, #4]
 8102648:	681b      	ldr	r3, [r3, #0]
 810264a:	4a22      	ldr	r2, [pc, #136]	; (81026d4 <HAL_DMA_IRQHandler+0x6ac>)
 810264c:	4293      	cmp	r3, r2
 810264e:	d027      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102650:	687b      	ldr	r3, [r7, #4]
 8102652:	681b      	ldr	r3, [r3, #0]
 8102654:	4a20      	ldr	r2, [pc, #128]	; (81026d8 <HAL_DMA_IRQHandler+0x6b0>)
 8102656:	4293      	cmp	r3, r2
 8102658:	d022      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 810265a:	687b      	ldr	r3, [r7, #4]
 810265c:	681b      	ldr	r3, [r3, #0]
 810265e:	4a1f      	ldr	r2, [pc, #124]	; (81026dc <HAL_DMA_IRQHandler+0x6b4>)
 8102660:	4293      	cmp	r3, r2
 8102662:	d01d      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102664:	687b      	ldr	r3, [r7, #4]
 8102666:	681b      	ldr	r3, [r3, #0]
 8102668:	4a1d      	ldr	r2, [pc, #116]	; (81026e0 <HAL_DMA_IRQHandler+0x6b8>)
 810266a:	4293      	cmp	r3, r2
 810266c:	d018      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 810266e:	687b      	ldr	r3, [r7, #4]
 8102670:	681b      	ldr	r3, [r3, #0]
 8102672:	4a1c      	ldr	r2, [pc, #112]	; (81026e4 <HAL_DMA_IRQHandler+0x6bc>)
 8102674:	4293      	cmp	r3, r2
 8102676:	d013      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102678:	687b      	ldr	r3, [r7, #4]
 810267a:	681b      	ldr	r3, [r3, #0]
 810267c:	4a1a      	ldr	r2, [pc, #104]	; (81026e8 <HAL_DMA_IRQHandler+0x6c0>)
 810267e:	4293      	cmp	r3, r2
 8102680:	d00e      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102682:	687b      	ldr	r3, [r7, #4]
 8102684:	681b      	ldr	r3, [r3, #0]
 8102686:	4a19      	ldr	r2, [pc, #100]	; (81026ec <HAL_DMA_IRQHandler+0x6c4>)
 8102688:	4293      	cmp	r3, r2
 810268a:	d009      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 810268c:	687b      	ldr	r3, [r7, #4]
 810268e:	681b      	ldr	r3, [r3, #0]
 8102690:	4a17      	ldr	r2, [pc, #92]	; (81026f0 <HAL_DMA_IRQHandler+0x6c8>)
 8102692:	4293      	cmp	r3, r2
 8102694:	d004      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x678>
 8102696:	687b      	ldr	r3, [r7, #4]
 8102698:	681b      	ldr	r3, [r3, #0]
 810269a:	4a16      	ldr	r2, [pc, #88]	; (81026f4 <HAL_DMA_IRQHandler+0x6cc>)
 810269c:	4293      	cmp	r3, r2
 810269e:	d12b      	bne.n	81026f8 <HAL_DMA_IRQHandler+0x6d0>
 81026a0:	687b      	ldr	r3, [r7, #4]
 81026a2:	681b      	ldr	r3, [r3, #0]
 81026a4:	681b      	ldr	r3, [r3, #0]
 81026a6:	f003 0310 	and.w	r3, r3, #16
 81026aa:	2b00      	cmp	r3, #0
 81026ac:	bf14      	ite	ne
 81026ae:	2301      	movne	r3, #1
 81026b0:	2300      	moveq	r3, #0
 81026b2:	b2db      	uxtb	r3, r3
 81026b4:	e02a      	b.n	810270c <HAL_DMA_IRQHandler+0x6e4>
 81026b6:	bf00      	nop
 81026b8:	40020010 	.word	0x40020010
 81026bc:	40020028 	.word	0x40020028
 81026c0:	40020040 	.word	0x40020040
 81026c4:	40020058 	.word	0x40020058
 81026c8:	40020070 	.word	0x40020070
 81026cc:	40020088 	.word	0x40020088
 81026d0:	400200a0 	.word	0x400200a0
 81026d4:	400200b8 	.word	0x400200b8
 81026d8:	40020410 	.word	0x40020410
 81026dc:	40020428 	.word	0x40020428
 81026e0:	40020440 	.word	0x40020440
 81026e4:	40020458 	.word	0x40020458
 81026e8:	40020470 	.word	0x40020470
 81026ec:	40020488 	.word	0x40020488
 81026f0:	400204a0 	.word	0x400204a0
 81026f4:	400204b8 	.word	0x400204b8
 81026f8:	687b      	ldr	r3, [r7, #4]
 81026fa:	681b      	ldr	r3, [r3, #0]
 81026fc:	681b      	ldr	r3, [r3, #0]
 81026fe:	f003 0302 	and.w	r3, r3, #2
 8102702:	2b00      	cmp	r3, #0
 8102704:	bf14      	ite	ne
 8102706:	2301      	movne	r3, #1
 8102708:	2300      	moveq	r3, #0
 810270a:	b2db      	uxtb	r3, r3
 810270c:	2b00      	cmp	r3, #0
 810270e:	f000 8087 	beq.w	8102820 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102716:	f003 031f 	and.w	r3, r3, #31
 810271a:	2220      	movs	r2, #32
 810271c:	409a      	lsls	r2, r3
 810271e:	6a3b      	ldr	r3, [r7, #32]
 8102720:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8102722:	687b      	ldr	r3, [r7, #4]
 8102724:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8102728:	b2db      	uxtb	r3, r3
 810272a:	2b04      	cmp	r3, #4
 810272c:	d139      	bne.n	81027a2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 810272e:	687b      	ldr	r3, [r7, #4]
 8102730:	681b      	ldr	r3, [r3, #0]
 8102732:	681a      	ldr	r2, [r3, #0]
 8102734:	687b      	ldr	r3, [r7, #4]
 8102736:	681b      	ldr	r3, [r3, #0]
 8102738:	f022 0216 	bic.w	r2, r2, #22
 810273c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 810273e:	687b      	ldr	r3, [r7, #4]
 8102740:	681b      	ldr	r3, [r3, #0]
 8102742:	695a      	ldr	r2, [r3, #20]
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	681b      	ldr	r3, [r3, #0]
 8102748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810274c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810274e:	687b      	ldr	r3, [r7, #4]
 8102750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102752:	2b00      	cmp	r3, #0
 8102754:	d103      	bne.n	810275e <HAL_DMA_IRQHandler+0x736>
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810275a:	2b00      	cmp	r3, #0
 810275c:	d007      	beq.n	810276e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 810275e:	687b      	ldr	r3, [r7, #4]
 8102760:	681b      	ldr	r3, [r3, #0]
 8102762:	681a      	ldr	r2, [r3, #0]
 8102764:	687b      	ldr	r3, [r7, #4]
 8102766:	681b      	ldr	r3, [r3, #0]
 8102768:	f022 0208 	bic.w	r2, r2, #8
 810276c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810276e:	687b      	ldr	r3, [r7, #4]
 8102770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102772:	f003 031f 	and.w	r3, r3, #31
 8102776:	223f      	movs	r2, #63	; 0x3f
 8102778:	409a      	lsls	r2, r3
 810277a:	6a3b      	ldr	r3, [r7, #32]
 810277c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 810277e:	687b      	ldr	r3, [r7, #4]
 8102780:	2201      	movs	r2, #1
 8102782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8102786:	687b      	ldr	r3, [r7, #4]
 8102788:	2200      	movs	r2, #0
 810278a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 810278e:	687b      	ldr	r3, [r7, #4]
 8102790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102792:	2b00      	cmp	r3, #0
 8102794:	f000 834a 	beq.w	8102e2c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8102798:	687b      	ldr	r3, [r7, #4]
 810279a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810279c:	6878      	ldr	r0, [r7, #4]
 810279e:	4798      	blx	r3
          }
          return;
 81027a0:	e344      	b.n	8102e2c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	681b      	ldr	r3, [r3, #0]
 81027a6:	681b      	ldr	r3, [r3, #0]
 81027a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81027ac:	2b00      	cmp	r3, #0
 81027ae:	d018      	beq.n	81027e2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 81027b0:	687b      	ldr	r3, [r7, #4]
 81027b2:	681b      	ldr	r3, [r3, #0]
 81027b4:	681b      	ldr	r3, [r3, #0]
 81027b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81027ba:	2b00      	cmp	r3, #0
 81027bc:	d108      	bne.n	81027d0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 81027be:	687b      	ldr	r3, [r7, #4]
 81027c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81027c2:	2b00      	cmp	r3, #0
 81027c4:	d02c      	beq.n	8102820 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 81027c6:	687b      	ldr	r3, [r7, #4]
 81027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81027ca:	6878      	ldr	r0, [r7, #4]
 81027cc:	4798      	blx	r3
 81027ce:	e027      	b.n	8102820 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 81027d0:	687b      	ldr	r3, [r7, #4]
 81027d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81027d4:	2b00      	cmp	r3, #0
 81027d6:	d023      	beq.n	8102820 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 81027d8:	687b      	ldr	r3, [r7, #4]
 81027da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81027dc:	6878      	ldr	r0, [r7, #4]
 81027de:	4798      	blx	r3
 81027e0:	e01e      	b.n	8102820 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81027e2:	687b      	ldr	r3, [r7, #4]
 81027e4:	681b      	ldr	r3, [r3, #0]
 81027e6:	681b      	ldr	r3, [r3, #0]
 81027e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81027ec:	2b00      	cmp	r3, #0
 81027ee:	d10f      	bne.n	8102810 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 81027f0:	687b      	ldr	r3, [r7, #4]
 81027f2:	681b      	ldr	r3, [r3, #0]
 81027f4:	681a      	ldr	r2, [r3, #0]
 81027f6:	687b      	ldr	r3, [r7, #4]
 81027f8:	681b      	ldr	r3, [r3, #0]
 81027fa:	f022 0210 	bic.w	r2, r2, #16
 81027fe:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8102800:	687b      	ldr	r3, [r7, #4]
 8102802:	2201      	movs	r2, #1
 8102804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8102808:	687b      	ldr	r3, [r7, #4]
 810280a:	2200      	movs	r2, #0
 810280c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102814:	2b00      	cmp	r3, #0
 8102816:	d003      	beq.n	8102820 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8102818:	687b      	ldr	r3, [r7, #4]
 810281a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810281c:	6878      	ldr	r0, [r7, #4]
 810281e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8102820:	687b      	ldr	r3, [r7, #4]
 8102822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102824:	2b00      	cmp	r3, #0
 8102826:	f000 8306 	beq.w	8102e36 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 810282a:	687b      	ldr	r3, [r7, #4]
 810282c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810282e:	f003 0301 	and.w	r3, r3, #1
 8102832:	2b00      	cmp	r3, #0
 8102834:	f000 8088 	beq.w	8102948 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8102838:	687b      	ldr	r3, [r7, #4]
 810283a:	2204      	movs	r2, #4
 810283c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8102840:	687b      	ldr	r3, [r7, #4]
 8102842:	681b      	ldr	r3, [r3, #0]
 8102844:	4a7a      	ldr	r2, [pc, #488]	; (8102a30 <HAL_DMA_IRQHandler+0xa08>)
 8102846:	4293      	cmp	r3, r2
 8102848:	d04a      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 810284a:	687b      	ldr	r3, [r7, #4]
 810284c:	681b      	ldr	r3, [r3, #0]
 810284e:	4a79      	ldr	r2, [pc, #484]	; (8102a34 <HAL_DMA_IRQHandler+0xa0c>)
 8102850:	4293      	cmp	r3, r2
 8102852:	d045      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 8102854:	687b      	ldr	r3, [r7, #4]
 8102856:	681b      	ldr	r3, [r3, #0]
 8102858:	4a77      	ldr	r2, [pc, #476]	; (8102a38 <HAL_DMA_IRQHandler+0xa10>)
 810285a:	4293      	cmp	r3, r2
 810285c:	d040      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 810285e:	687b      	ldr	r3, [r7, #4]
 8102860:	681b      	ldr	r3, [r3, #0]
 8102862:	4a76      	ldr	r2, [pc, #472]	; (8102a3c <HAL_DMA_IRQHandler+0xa14>)
 8102864:	4293      	cmp	r3, r2
 8102866:	d03b      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	681b      	ldr	r3, [r3, #0]
 810286c:	4a74      	ldr	r2, [pc, #464]	; (8102a40 <HAL_DMA_IRQHandler+0xa18>)
 810286e:	4293      	cmp	r3, r2
 8102870:	d036      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 8102872:	687b      	ldr	r3, [r7, #4]
 8102874:	681b      	ldr	r3, [r3, #0]
 8102876:	4a73      	ldr	r2, [pc, #460]	; (8102a44 <HAL_DMA_IRQHandler+0xa1c>)
 8102878:	4293      	cmp	r3, r2
 810287a:	d031      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 810287c:	687b      	ldr	r3, [r7, #4]
 810287e:	681b      	ldr	r3, [r3, #0]
 8102880:	4a71      	ldr	r2, [pc, #452]	; (8102a48 <HAL_DMA_IRQHandler+0xa20>)
 8102882:	4293      	cmp	r3, r2
 8102884:	d02c      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 8102886:	687b      	ldr	r3, [r7, #4]
 8102888:	681b      	ldr	r3, [r3, #0]
 810288a:	4a70      	ldr	r2, [pc, #448]	; (8102a4c <HAL_DMA_IRQHandler+0xa24>)
 810288c:	4293      	cmp	r3, r2
 810288e:	d027      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 8102890:	687b      	ldr	r3, [r7, #4]
 8102892:	681b      	ldr	r3, [r3, #0]
 8102894:	4a6e      	ldr	r2, [pc, #440]	; (8102a50 <HAL_DMA_IRQHandler+0xa28>)
 8102896:	4293      	cmp	r3, r2
 8102898:	d022      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 810289a:	687b      	ldr	r3, [r7, #4]
 810289c:	681b      	ldr	r3, [r3, #0]
 810289e:	4a6d      	ldr	r2, [pc, #436]	; (8102a54 <HAL_DMA_IRQHandler+0xa2c>)
 81028a0:	4293      	cmp	r3, r2
 81028a2:	d01d      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 81028a4:	687b      	ldr	r3, [r7, #4]
 81028a6:	681b      	ldr	r3, [r3, #0]
 81028a8:	4a6b      	ldr	r2, [pc, #428]	; (8102a58 <HAL_DMA_IRQHandler+0xa30>)
 81028aa:	4293      	cmp	r3, r2
 81028ac:	d018      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 81028ae:	687b      	ldr	r3, [r7, #4]
 81028b0:	681b      	ldr	r3, [r3, #0]
 81028b2:	4a6a      	ldr	r2, [pc, #424]	; (8102a5c <HAL_DMA_IRQHandler+0xa34>)
 81028b4:	4293      	cmp	r3, r2
 81028b6:	d013      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 81028b8:	687b      	ldr	r3, [r7, #4]
 81028ba:	681b      	ldr	r3, [r3, #0]
 81028bc:	4a68      	ldr	r2, [pc, #416]	; (8102a60 <HAL_DMA_IRQHandler+0xa38>)
 81028be:	4293      	cmp	r3, r2
 81028c0:	d00e      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 81028c2:	687b      	ldr	r3, [r7, #4]
 81028c4:	681b      	ldr	r3, [r3, #0]
 81028c6:	4a67      	ldr	r2, [pc, #412]	; (8102a64 <HAL_DMA_IRQHandler+0xa3c>)
 81028c8:	4293      	cmp	r3, r2
 81028ca:	d009      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 81028cc:	687b      	ldr	r3, [r7, #4]
 81028ce:	681b      	ldr	r3, [r3, #0]
 81028d0:	4a65      	ldr	r2, [pc, #404]	; (8102a68 <HAL_DMA_IRQHandler+0xa40>)
 81028d2:	4293      	cmp	r3, r2
 81028d4:	d004      	beq.n	81028e0 <HAL_DMA_IRQHandler+0x8b8>
 81028d6:	687b      	ldr	r3, [r7, #4]
 81028d8:	681b      	ldr	r3, [r3, #0]
 81028da:	4a64      	ldr	r2, [pc, #400]	; (8102a6c <HAL_DMA_IRQHandler+0xa44>)
 81028dc:	4293      	cmp	r3, r2
 81028de:	d108      	bne.n	81028f2 <HAL_DMA_IRQHandler+0x8ca>
 81028e0:	687b      	ldr	r3, [r7, #4]
 81028e2:	681b      	ldr	r3, [r3, #0]
 81028e4:	681a      	ldr	r2, [r3, #0]
 81028e6:	687b      	ldr	r3, [r7, #4]
 81028e8:	681b      	ldr	r3, [r3, #0]
 81028ea:	f022 0201 	bic.w	r2, r2, #1
 81028ee:	601a      	str	r2, [r3, #0]
 81028f0:	e007      	b.n	8102902 <HAL_DMA_IRQHandler+0x8da>
 81028f2:	687b      	ldr	r3, [r7, #4]
 81028f4:	681b      	ldr	r3, [r3, #0]
 81028f6:	681a      	ldr	r2, [r3, #0]
 81028f8:	687b      	ldr	r3, [r7, #4]
 81028fa:	681b      	ldr	r3, [r3, #0]
 81028fc:	f022 0201 	bic.w	r2, r2, #1
 8102900:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8102902:	68fb      	ldr	r3, [r7, #12]
 8102904:	3301      	adds	r3, #1
 8102906:	60fb      	str	r3, [r7, #12]
 8102908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810290a:	429a      	cmp	r2, r3
 810290c:	d307      	bcc.n	810291e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 810290e:	687b      	ldr	r3, [r7, #4]
 8102910:	681b      	ldr	r3, [r3, #0]
 8102912:	681b      	ldr	r3, [r3, #0]
 8102914:	f003 0301 	and.w	r3, r3, #1
 8102918:	2b00      	cmp	r3, #0
 810291a:	d1f2      	bne.n	8102902 <HAL_DMA_IRQHandler+0x8da>
 810291c:	e000      	b.n	8102920 <HAL_DMA_IRQHandler+0x8f8>
            break;
 810291e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102920:	687b      	ldr	r3, [r7, #4]
 8102922:	681b      	ldr	r3, [r3, #0]
 8102924:	681b      	ldr	r3, [r3, #0]
 8102926:	f003 0301 	and.w	r3, r3, #1
 810292a:	2b00      	cmp	r3, #0
 810292c:	d004      	beq.n	8102938 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 810292e:	687b      	ldr	r3, [r7, #4]
 8102930:	2203      	movs	r2, #3
 8102932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8102936:	e003      	b.n	8102940 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8102938:	687b      	ldr	r3, [r7, #4]
 810293a:	2201      	movs	r2, #1
 810293c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8102940:	687b      	ldr	r3, [r7, #4]
 8102942:	2200      	movs	r2, #0
 8102944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8102948:	687b      	ldr	r3, [r7, #4]
 810294a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810294c:	2b00      	cmp	r3, #0
 810294e:	f000 8272 	beq.w	8102e36 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8102952:	687b      	ldr	r3, [r7, #4]
 8102954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102956:	6878      	ldr	r0, [r7, #4]
 8102958:	4798      	blx	r3
 810295a:	e26c      	b.n	8102e36 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	681b      	ldr	r3, [r3, #0]
 8102960:	4a43      	ldr	r2, [pc, #268]	; (8102a70 <HAL_DMA_IRQHandler+0xa48>)
 8102962:	4293      	cmp	r3, r2
 8102964:	d022      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 8102966:	687b      	ldr	r3, [r7, #4]
 8102968:	681b      	ldr	r3, [r3, #0]
 810296a:	4a42      	ldr	r2, [pc, #264]	; (8102a74 <HAL_DMA_IRQHandler+0xa4c>)
 810296c:	4293      	cmp	r3, r2
 810296e:	d01d      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 8102970:	687b      	ldr	r3, [r7, #4]
 8102972:	681b      	ldr	r3, [r3, #0]
 8102974:	4a40      	ldr	r2, [pc, #256]	; (8102a78 <HAL_DMA_IRQHandler+0xa50>)
 8102976:	4293      	cmp	r3, r2
 8102978:	d018      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 810297a:	687b      	ldr	r3, [r7, #4]
 810297c:	681b      	ldr	r3, [r3, #0]
 810297e:	4a3f      	ldr	r2, [pc, #252]	; (8102a7c <HAL_DMA_IRQHandler+0xa54>)
 8102980:	4293      	cmp	r3, r2
 8102982:	d013      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 8102984:	687b      	ldr	r3, [r7, #4]
 8102986:	681b      	ldr	r3, [r3, #0]
 8102988:	4a3d      	ldr	r2, [pc, #244]	; (8102a80 <HAL_DMA_IRQHandler+0xa58>)
 810298a:	4293      	cmp	r3, r2
 810298c:	d00e      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 810298e:	687b      	ldr	r3, [r7, #4]
 8102990:	681b      	ldr	r3, [r3, #0]
 8102992:	4a3c      	ldr	r2, [pc, #240]	; (8102a84 <HAL_DMA_IRQHandler+0xa5c>)
 8102994:	4293      	cmp	r3, r2
 8102996:	d009      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 8102998:	687b      	ldr	r3, [r7, #4]
 810299a:	681b      	ldr	r3, [r3, #0]
 810299c:	4a3a      	ldr	r2, [pc, #232]	; (8102a88 <HAL_DMA_IRQHandler+0xa60>)
 810299e:	4293      	cmp	r3, r2
 81029a0:	d004      	beq.n	81029ac <HAL_DMA_IRQHandler+0x984>
 81029a2:	687b      	ldr	r3, [r7, #4]
 81029a4:	681b      	ldr	r3, [r3, #0]
 81029a6:	4a39      	ldr	r2, [pc, #228]	; (8102a8c <HAL_DMA_IRQHandler+0xa64>)
 81029a8:	4293      	cmp	r3, r2
 81029aa:	d101      	bne.n	81029b0 <HAL_DMA_IRQHandler+0x988>
 81029ac:	2301      	movs	r3, #1
 81029ae:	e000      	b.n	81029b2 <HAL_DMA_IRQHandler+0x98a>
 81029b0:	2300      	movs	r3, #0
 81029b2:	2b00      	cmp	r3, #0
 81029b4:	f000 823f 	beq.w	8102e36 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 81029b8:	687b      	ldr	r3, [r7, #4]
 81029ba:	681b      	ldr	r3, [r3, #0]
 81029bc:	681b      	ldr	r3, [r3, #0]
 81029be:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 81029c0:	687b      	ldr	r3, [r7, #4]
 81029c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81029c4:	f003 031f 	and.w	r3, r3, #31
 81029c8:	2204      	movs	r2, #4
 81029ca:	409a      	lsls	r2, r3
 81029cc:	697b      	ldr	r3, [r7, #20]
 81029ce:	4013      	ands	r3, r2
 81029d0:	2b00      	cmp	r3, #0
 81029d2:	f000 80cd 	beq.w	8102b70 <HAL_DMA_IRQHandler+0xb48>
 81029d6:	693b      	ldr	r3, [r7, #16]
 81029d8:	f003 0304 	and.w	r3, r3, #4
 81029dc:	2b00      	cmp	r3, #0
 81029de:	f000 80c7 	beq.w	8102b70 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 81029e2:	687b      	ldr	r3, [r7, #4]
 81029e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81029e6:	f003 031f 	and.w	r3, r3, #31
 81029ea:	2204      	movs	r2, #4
 81029ec:	409a      	lsls	r2, r3
 81029ee:	69fb      	ldr	r3, [r7, #28]
 81029f0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81029f2:	693b      	ldr	r3, [r7, #16]
 81029f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81029f8:	2b00      	cmp	r3, #0
 81029fa:	d049      	beq.n	8102a90 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 81029fc:	693b      	ldr	r3, [r7, #16]
 81029fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102a02:	2b00      	cmp	r3, #0
 8102a04:	d109      	bne.n	8102a1a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8102a06:	687b      	ldr	r3, [r7, #4]
 8102a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102a0a:	2b00      	cmp	r3, #0
 8102a0c:	f000 8210 	beq.w	8102e30 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8102a10:	687b      	ldr	r3, [r7, #4]
 8102a12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102a14:	6878      	ldr	r0, [r7, #4]
 8102a16:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102a18:	e20a      	b.n	8102e30 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8102a1a:	687b      	ldr	r3, [r7, #4]
 8102a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102a1e:	2b00      	cmp	r3, #0
 8102a20:	f000 8206 	beq.w	8102e30 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8102a24:	687b      	ldr	r3, [r7, #4]
 8102a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102a28:	6878      	ldr	r0, [r7, #4]
 8102a2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102a2c:	e200      	b.n	8102e30 <HAL_DMA_IRQHandler+0xe08>
 8102a2e:	bf00      	nop
 8102a30:	40020010 	.word	0x40020010
 8102a34:	40020028 	.word	0x40020028
 8102a38:	40020040 	.word	0x40020040
 8102a3c:	40020058 	.word	0x40020058
 8102a40:	40020070 	.word	0x40020070
 8102a44:	40020088 	.word	0x40020088
 8102a48:	400200a0 	.word	0x400200a0
 8102a4c:	400200b8 	.word	0x400200b8
 8102a50:	40020410 	.word	0x40020410
 8102a54:	40020428 	.word	0x40020428
 8102a58:	40020440 	.word	0x40020440
 8102a5c:	40020458 	.word	0x40020458
 8102a60:	40020470 	.word	0x40020470
 8102a64:	40020488 	.word	0x40020488
 8102a68:	400204a0 	.word	0x400204a0
 8102a6c:	400204b8 	.word	0x400204b8
 8102a70:	58025408 	.word	0x58025408
 8102a74:	5802541c 	.word	0x5802541c
 8102a78:	58025430 	.word	0x58025430
 8102a7c:	58025444 	.word	0x58025444
 8102a80:	58025458 	.word	0x58025458
 8102a84:	5802546c 	.word	0x5802546c
 8102a88:	58025480 	.word	0x58025480
 8102a8c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8102a90:	693b      	ldr	r3, [r7, #16]
 8102a92:	f003 0320 	and.w	r3, r3, #32
 8102a96:	2b00      	cmp	r3, #0
 8102a98:	d160      	bne.n	8102b5c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8102a9a:	687b      	ldr	r3, [r7, #4]
 8102a9c:	681b      	ldr	r3, [r3, #0]
 8102a9e:	4a7f      	ldr	r2, [pc, #508]	; (8102c9c <HAL_DMA_IRQHandler+0xc74>)
 8102aa0:	4293      	cmp	r3, r2
 8102aa2:	d04a      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102aa4:	687b      	ldr	r3, [r7, #4]
 8102aa6:	681b      	ldr	r3, [r3, #0]
 8102aa8:	4a7d      	ldr	r2, [pc, #500]	; (8102ca0 <HAL_DMA_IRQHandler+0xc78>)
 8102aaa:	4293      	cmp	r3, r2
 8102aac:	d045      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102aae:	687b      	ldr	r3, [r7, #4]
 8102ab0:	681b      	ldr	r3, [r3, #0]
 8102ab2:	4a7c      	ldr	r2, [pc, #496]	; (8102ca4 <HAL_DMA_IRQHandler+0xc7c>)
 8102ab4:	4293      	cmp	r3, r2
 8102ab6:	d040      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102ab8:	687b      	ldr	r3, [r7, #4]
 8102aba:	681b      	ldr	r3, [r3, #0]
 8102abc:	4a7a      	ldr	r2, [pc, #488]	; (8102ca8 <HAL_DMA_IRQHandler+0xc80>)
 8102abe:	4293      	cmp	r3, r2
 8102ac0:	d03b      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102ac2:	687b      	ldr	r3, [r7, #4]
 8102ac4:	681b      	ldr	r3, [r3, #0]
 8102ac6:	4a79      	ldr	r2, [pc, #484]	; (8102cac <HAL_DMA_IRQHandler+0xc84>)
 8102ac8:	4293      	cmp	r3, r2
 8102aca:	d036      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102acc:	687b      	ldr	r3, [r7, #4]
 8102ace:	681b      	ldr	r3, [r3, #0]
 8102ad0:	4a77      	ldr	r2, [pc, #476]	; (8102cb0 <HAL_DMA_IRQHandler+0xc88>)
 8102ad2:	4293      	cmp	r3, r2
 8102ad4:	d031      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102ad6:	687b      	ldr	r3, [r7, #4]
 8102ad8:	681b      	ldr	r3, [r3, #0]
 8102ada:	4a76      	ldr	r2, [pc, #472]	; (8102cb4 <HAL_DMA_IRQHandler+0xc8c>)
 8102adc:	4293      	cmp	r3, r2
 8102ade:	d02c      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102ae0:	687b      	ldr	r3, [r7, #4]
 8102ae2:	681b      	ldr	r3, [r3, #0]
 8102ae4:	4a74      	ldr	r2, [pc, #464]	; (8102cb8 <HAL_DMA_IRQHandler+0xc90>)
 8102ae6:	4293      	cmp	r3, r2
 8102ae8:	d027      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102aea:	687b      	ldr	r3, [r7, #4]
 8102aec:	681b      	ldr	r3, [r3, #0]
 8102aee:	4a73      	ldr	r2, [pc, #460]	; (8102cbc <HAL_DMA_IRQHandler+0xc94>)
 8102af0:	4293      	cmp	r3, r2
 8102af2:	d022      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102af4:	687b      	ldr	r3, [r7, #4]
 8102af6:	681b      	ldr	r3, [r3, #0]
 8102af8:	4a71      	ldr	r2, [pc, #452]	; (8102cc0 <HAL_DMA_IRQHandler+0xc98>)
 8102afa:	4293      	cmp	r3, r2
 8102afc:	d01d      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102afe:	687b      	ldr	r3, [r7, #4]
 8102b00:	681b      	ldr	r3, [r3, #0]
 8102b02:	4a70      	ldr	r2, [pc, #448]	; (8102cc4 <HAL_DMA_IRQHandler+0xc9c>)
 8102b04:	4293      	cmp	r3, r2
 8102b06:	d018      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102b08:	687b      	ldr	r3, [r7, #4]
 8102b0a:	681b      	ldr	r3, [r3, #0]
 8102b0c:	4a6e      	ldr	r2, [pc, #440]	; (8102cc8 <HAL_DMA_IRQHandler+0xca0>)
 8102b0e:	4293      	cmp	r3, r2
 8102b10:	d013      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102b12:	687b      	ldr	r3, [r7, #4]
 8102b14:	681b      	ldr	r3, [r3, #0]
 8102b16:	4a6d      	ldr	r2, [pc, #436]	; (8102ccc <HAL_DMA_IRQHandler+0xca4>)
 8102b18:	4293      	cmp	r3, r2
 8102b1a:	d00e      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102b1c:	687b      	ldr	r3, [r7, #4]
 8102b1e:	681b      	ldr	r3, [r3, #0]
 8102b20:	4a6b      	ldr	r2, [pc, #428]	; (8102cd0 <HAL_DMA_IRQHandler+0xca8>)
 8102b22:	4293      	cmp	r3, r2
 8102b24:	d009      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102b26:	687b      	ldr	r3, [r7, #4]
 8102b28:	681b      	ldr	r3, [r3, #0]
 8102b2a:	4a6a      	ldr	r2, [pc, #424]	; (8102cd4 <HAL_DMA_IRQHandler+0xcac>)
 8102b2c:	4293      	cmp	r3, r2
 8102b2e:	d004      	beq.n	8102b3a <HAL_DMA_IRQHandler+0xb12>
 8102b30:	687b      	ldr	r3, [r7, #4]
 8102b32:	681b      	ldr	r3, [r3, #0]
 8102b34:	4a68      	ldr	r2, [pc, #416]	; (8102cd8 <HAL_DMA_IRQHandler+0xcb0>)
 8102b36:	4293      	cmp	r3, r2
 8102b38:	d108      	bne.n	8102b4c <HAL_DMA_IRQHandler+0xb24>
 8102b3a:	687b      	ldr	r3, [r7, #4]
 8102b3c:	681b      	ldr	r3, [r3, #0]
 8102b3e:	681a      	ldr	r2, [r3, #0]
 8102b40:	687b      	ldr	r3, [r7, #4]
 8102b42:	681b      	ldr	r3, [r3, #0]
 8102b44:	f022 0208 	bic.w	r2, r2, #8
 8102b48:	601a      	str	r2, [r3, #0]
 8102b4a:	e007      	b.n	8102b5c <HAL_DMA_IRQHandler+0xb34>
 8102b4c:	687b      	ldr	r3, [r7, #4]
 8102b4e:	681b      	ldr	r3, [r3, #0]
 8102b50:	681a      	ldr	r2, [r3, #0]
 8102b52:	687b      	ldr	r3, [r7, #4]
 8102b54:	681b      	ldr	r3, [r3, #0]
 8102b56:	f022 0204 	bic.w	r2, r2, #4
 8102b5a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8102b5c:	687b      	ldr	r3, [r7, #4]
 8102b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102b60:	2b00      	cmp	r3, #0
 8102b62:	f000 8165 	beq.w	8102e30 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8102b66:	687b      	ldr	r3, [r7, #4]
 8102b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102b6a:	6878      	ldr	r0, [r7, #4]
 8102b6c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102b6e:	e15f      	b.n	8102e30 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8102b70:	687b      	ldr	r3, [r7, #4]
 8102b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102b74:	f003 031f 	and.w	r3, r3, #31
 8102b78:	2202      	movs	r2, #2
 8102b7a:	409a      	lsls	r2, r3
 8102b7c:	697b      	ldr	r3, [r7, #20]
 8102b7e:	4013      	ands	r3, r2
 8102b80:	2b00      	cmp	r3, #0
 8102b82:	f000 80c5 	beq.w	8102d10 <HAL_DMA_IRQHandler+0xce8>
 8102b86:	693b      	ldr	r3, [r7, #16]
 8102b88:	f003 0302 	and.w	r3, r3, #2
 8102b8c:	2b00      	cmp	r3, #0
 8102b8e:	f000 80bf 	beq.w	8102d10 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8102b92:	687b      	ldr	r3, [r7, #4]
 8102b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102b96:	f003 031f 	and.w	r3, r3, #31
 8102b9a:	2202      	movs	r2, #2
 8102b9c:	409a      	lsls	r2, r3
 8102b9e:	69fb      	ldr	r3, [r7, #28]
 8102ba0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102ba2:	693b      	ldr	r3, [r7, #16]
 8102ba4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102ba8:	2b00      	cmp	r3, #0
 8102baa:	d018      	beq.n	8102bde <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8102bac:	693b      	ldr	r3, [r7, #16]
 8102bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102bb2:	2b00      	cmp	r3, #0
 8102bb4:	d109      	bne.n	8102bca <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8102bb6:	687b      	ldr	r3, [r7, #4]
 8102bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102bba:	2b00      	cmp	r3, #0
 8102bbc:	f000 813a 	beq.w	8102e34 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8102bc0:	687b      	ldr	r3, [r7, #4]
 8102bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102bc4:	6878      	ldr	r0, [r7, #4]
 8102bc6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102bc8:	e134      	b.n	8102e34 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8102bca:	687b      	ldr	r3, [r7, #4]
 8102bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102bce:	2b00      	cmp	r3, #0
 8102bd0:	f000 8130 	beq.w	8102e34 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8102bd4:	687b      	ldr	r3, [r7, #4]
 8102bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102bd8:	6878      	ldr	r0, [r7, #4]
 8102bda:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102bdc:	e12a      	b.n	8102e34 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8102bde:	693b      	ldr	r3, [r7, #16]
 8102be0:	f003 0320 	and.w	r3, r3, #32
 8102be4:	2b00      	cmp	r3, #0
 8102be6:	f040 8089 	bne.w	8102cfc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8102bea:	687b      	ldr	r3, [r7, #4]
 8102bec:	681b      	ldr	r3, [r3, #0]
 8102bee:	4a2b      	ldr	r2, [pc, #172]	; (8102c9c <HAL_DMA_IRQHandler+0xc74>)
 8102bf0:	4293      	cmp	r3, r2
 8102bf2:	d04a      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102bf4:	687b      	ldr	r3, [r7, #4]
 8102bf6:	681b      	ldr	r3, [r3, #0]
 8102bf8:	4a29      	ldr	r2, [pc, #164]	; (8102ca0 <HAL_DMA_IRQHandler+0xc78>)
 8102bfa:	4293      	cmp	r3, r2
 8102bfc:	d045      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102bfe:	687b      	ldr	r3, [r7, #4]
 8102c00:	681b      	ldr	r3, [r3, #0]
 8102c02:	4a28      	ldr	r2, [pc, #160]	; (8102ca4 <HAL_DMA_IRQHandler+0xc7c>)
 8102c04:	4293      	cmp	r3, r2
 8102c06:	d040      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c08:	687b      	ldr	r3, [r7, #4]
 8102c0a:	681b      	ldr	r3, [r3, #0]
 8102c0c:	4a26      	ldr	r2, [pc, #152]	; (8102ca8 <HAL_DMA_IRQHandler+0xc80>)
 8102c0e:	4293      	cmp	r3, r2
 8102c10:	d03b      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c12:	687b      	ldr	r3, [r7, #4]
 8102c14:	681b      	ldr	r3, [r3, #0]
 8102c16:	4a25      	ldr	r2, [pc, #148]	; (8102cac <HAL_DMA_IRQHandler+0xc84>)
 8102c18:	4293      	cmp	r3, r2
 8102c1a:	d036      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c1c:	687b      	ldr	r3, [r7, #4]
 8102c1e:	681b      	ldr	r3, [r3, #0]
 8102c20:	4a23      	ldr	r2, [pc, #140]	; (8102cb0 <HAL_DMA_IRQHandler+0xc88>)
 8102c22:	4293      	cmp	r3, r2
 8102c24:	d031      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c26:	687b      	ldr	r3, [r7, #4]
 8102c28:	681b      	ldr	r3, [r3, #0]
 8102c2a:	4a22      	ldr	r2, [pc, #136]	; (8102cb4 <HAL_DMA_IRQHandler+0xc8c>)
 8102c2c:	4293      	cmp	r3, r2
 8102c2e:	d02c      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c30:	687b      	ldr	r3, [r7, #4]
 8102c32:	681b      	ldr	r3, [r3, #0]
 8102c34:	4a20      	ldr	r2, [pc, #128]	; (8102cb8 <HAL_DMA_IRQHandler+0xc90>)
 8102c36:	4293      	cmp	r3, r2
 8102c38:	d027      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c3a:	687b      	ldr	r3, [r7, #4]
 8102c3c:	681b      	ldr	r3, [r3, #0]
 8102c3e:	4a1f      	ldr	r2, [pc, #124]	; (8102cbc <HAL_DMA_IRQHandler+0xc94>)
 8102c40:	4293      	cmp	r3, r2
 8102c42:	d022      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c44:	687b      	ldr	r3, [r7, #4]
 8102c46:	681b      	ldr	r3, [r3, #0]
 8102c48:	4a1d      	ldr	r2, [pc, #116]	; (8102cc0 <HAL_DMA_IRQHandler+0xc98>)
 8102c4a:	4293      	cmp	r3, r2
 8102c4c:	d01d      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c4e:	687b      	ldr	r3, [r7, #4]
 8102c50:	681b      	ldr	r3, [r3, #0]
 8102c52:	4a1c      	ldr	r2, [pc, #112]	; (8102cc4 <HAL_DMA_IRQHandler+0xc9c>)
 8102c54:	4293      	cmp	r3, r2
 8102c56:	d018      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c58:	687b      	ldr	r3, [r7, #4]
 8102c5a:	681b      	ldr	r3, [r3, #0]
 8102c5c:	4a1a      	ldr	r2, [pc, #104]	; (8102cc8 <HAL_DMA_IRQHandler+0xca0>)
 8102c5e:	4293      	cmp	r3, r2
 8102c60:	d013      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c62:	687b      	ldr	r3, [r7, #4]
 8102c64:	681b      	ldr	r3, [r3, #0]
 8102c66:	4a19      	ldr	r2, [pc, #100]	; (8102ccc <HAL_DMA_IRQHandler+0xca4>)
 8102c68:	4293      	cmp	r3, r2
 8102c6a:	d00e      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c6c:	687b      	ldr	r3, [r7, #4]
 8102c6e:	681b      	ldr	r3, [r3, #0]
 8102c70:	4a17      	ldr	r2, [pc, #92]	; (8102cd0 <HAL_DMA_IRQHandler+0xca8>)
 8102c72:	4293      	cmp	r3, r2
 8102c74:	d009      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c76:	687b      	ldr	r3, [r7, #4]
 8102c78:	681b      	ldr	r3, [r3, #0]
 8102c7a:	4a16      	ldr	r2, [pc, #88]	; (8102cd4 <HAL_DMA_IRQHandler+0xcac>)
 8102c7c:	4293      	cmp	r3, r2
 8102c7e:	d004      	beq.n	8102c8a <HAL_DMA_IRQHandler+0xc62>
 8102c80:	687b      	ldr	r3, [r7, #4]
 8102c82:	681b      	ldr	r3, [r3, #0]
 8102c84:	4a14      	ldr	r2, [pc, #80]	; (8102cd8 <HAL_DMA_IRQHandler+0xcb0>)
 8102c86:	4293      	cmp	r3, r2
 8102c88:	d128      	bne.n	8102cdc <HAL_DMA_IRQHandler+0xcb4>
 8102c8a:	687b      	ldr	r3, [r7, #4]
 8102c8c:	681b      	ldr	r3, [r3, #0]
 8102c8e:	681a      	ldr	r2, [r3, #0]
 8102c90:	687b      	ldr	r3, [r7, #4]
 8102c92:	681b      	ldr	r3, [r3, #0]
 8102c94:	f022 0214 	bic.w	r2, r2, #20
 8102c98:	601a      	str	r2, [r3, #0]
 8102c9a:	e027      	b.n	8102cec <HAL_DMA_IRQHandler+0xcc4>
 8102c9c:	40020010 	.word	0x40020010
 8102ca0:	40020028 	.word	0x40020028
 8102ca4:	40020040 	.word	0x40020040
 8102ca8:	40020058 	.word	0x40020058
 8102cac:	40020070 	.word	0x40020070
 8102cb0:	40020088 	.word	0x40020088
 8102cb4:	400200a0 	.word	0x400200a0
 8102cb8:	400200b8 	.word	0x400200b8
 8102cbc:	40020410 	.word	0x40020410
 8102cc0:	40020428 	.word	0x40020428
 8102cc4:	40020440 	.word	0x40020440
 8102cc8:	40020458 	.word	0x40020458
 8102ccc:	40020470 	.word	0x40020470
 8102cd0:	40020488 	.word	0x40020488
 8102cd4:	400204a0 	.word	0x400204a0
 8102cd8:	400204b8 	.word	0x400204b8
 8102cdc:	687b      	ldr	r3, [r7, #4]
 8102cde:	681b      	ldr	r3, [r3, #0]
 8102ce0:	681a      	ldr	r2, [r3, #0]
 8102ce2:	687b      	ldr	r3, [r7, #4]
 8102ce4:	681b      	ldr	r3, [r3, #0]
 8102ce6:	f022 020a 	bic.w	r2, r2, #10
 8102cea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8102cec:	687b      	ldr	r3, [r7, #4]
 8102cee:	2201      	movs	r2, #1
 8102cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8102cf4:	687b      	ldr	r3, [r7, #4]
 8102cf6:	2200      	movs	r2, #0
 8102cf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8102cfc:	687b      	ldr	r3, [r7, #4]
 8102cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102d00:	2b00      	cmp	r3, #0
 8102d02:	f000 8097 	beq.w	8102e34 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102d0a:	6878      	ldr	r0, [r7, #4]
 8102d0c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102d0e:	e091      	b.n	8102e34 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8102d10:	687b      	ldr	r3, [r7, #4]
 8102d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102d14:	f003 031f 	and.w	r3, r3, #31
 8102d18:	2208      	movs	r2, #8
 8102d1a:	409a      	lsls	r2, r3
 8102d1c:	697b      	ldr	r3, [r7, #20]
 8102d1e:	4013      	ands	r3, r2
 8102d20:	2b00      	cmp	r3, #0
 8102d22:	f000 8088 	beq.w	8102e36 <HAL_DMA_IRQHandler+0xe0e>
 8102d26:	693b      	ldr	r3, [r7, #16]
 8102d28:	f003 0308 	and.w	r3, r3, #8
 8102d2c:	2b00      	cmp	r3, #0
 8102d2e:	f000 8082 	beq.w	8102e36 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8102d32:	687b      	ldr	r3, [r7, #4]
 8102d34:	681b      	ldr	r3, [r3, #0]
 8102d36:	4a41      	ldr	r2, [pc, #260]	; (8102e3c <HAL_DMA_IRQHandler+0xe14>)
 8102d38:	4293      	cmp	r3, r2
 8102d3a:	d04a      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d3c:	687b      	ldr	r3, [r7, #4]
 8102d3e:	681b      	ldr	r3, [r3, #0]
 8102d40:	4a3f      	ldr	r2, [pc, #252]	; (8102e40 <HAL_DMA_IRQHandler+0xe18>)
 8102d42:	4293      	cmp	r3, r2
 8102d44:	d045      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d46:	687b      	ldr	r3, [r7, #4]
 8102d48:	681b      	ldr	r3, [r3, #0]
 8102d4a:	4a3e      	ldr	r2, [pc, #248]	; (8102e44 <HAL_DMA_IRQHandler+0xe1c>)
 8102d4c:	4293      	cmp	r3, r2
 8102d4e:	d040      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d50:	687b      	ldr	r3, [r7, #4]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	4a3c      	ldr	r2, [pc, #240]	; (8102e48 <HAL_DMA_IRQHandler+0xe20>)
 8102d56:	4293      	cmp	r3, r2
 8102d58:	d03b      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d5a:	687b      	ldr	r3, [r7, #4]
 8102d5c:	681b      	ldr	r3, [r3, #0]
 8102d5e:	4a3b      	ldr	r2, [pc, #236]	; (8102e4c <HAL_DMA_IRQHandler+0xe24>)
 8102d60:	4293      	cmp	r3, r2
 8102d62:	d036      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d64:	687b      	ldr	r3, [r7, #4]
 8102d66:	681b      	ldr	r3, [r3, #0]
 8102d68:	4a39      	ldr	r2, [pc, #228]	; (8102e50 <HAL_DMA_IRQHandler+0xe28>)
 8102d6a:	4293      	cmp	r3, r2
 8102d6c:	d031      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d6e:	687b      	ldr	r3, [r7, #4]
 8102d70:	681b      	ldr	r3, [r3, #0]
 8102d72:	4a38      	ldr	r2, [pc, #224]	; (8102e54 <HAL_DMA_IRQHandler+0xe2c>)
 8102d74:	4293      	cmp	r3, r2
 8102d76:	d02c      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d78:	687b      	ldr	r3, [r7, #4]
 8102d7a:	681b      	ldr	r3, [r3, #0]
 8102d7c:	4a36      	ldr	r2, [pc, #216]	; (8102e58 <HAL_DMA_IRQHandler+0xe30>)
 8102d7e:	4293      	cmp	r3, r2
 8102d80:	d027      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d82:	687b      	ldr	r3, [r7, #4]
 8102d84:	681b      	ldr	r3, [r3, #0]
 8102d86:	4a35      	ldr	r2, [pc, #212]	; (8102e5c <HAL_DMA_IRQHandler+0xe34>)
 8102d88:	4293      	cmp	r3, r2
 8102d8a:	d022      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d8c:	687b      	ldr	r3, [r7, #4]
 8102d8e:	681b      	ldr	r3, [r3, #0]
 8102d90:	4a33      	ldr	r2, [pc, #204]	; (8102e60 <HAL_DMA_IRQHandler+0xe38>)
 8102d92:	4293      	cmp	r3, r2
 8102d94:	d01d      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102d96:	687b      	ldr	r3, [r7, #4]
 8102d98:	681b      	ldr	r3, [r3, #0]
 8102d9a:	4a32      	ldr	r2, [pc, #200]	; (8102e64 <HAL_DMA_IRQHandler+0xe3c>)
 8102d9c:	4293      	cmp	r3, r2
 8102d9e:	d018      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102da0:	687b      	ldr	r3, [r7, #4]
 8102da2:	681b      	ldr	r3, [r3, #0]
 8102da4:	4a30      	ldr	r2, [pc, #192]	; (8102e68 <HAL_DMA_IRQHandler+0xe40>)
 8102da6:	4293      	cmp	r3, r2
 8102da8:	d013      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102daa:	687b      	ldr	r3, [r7, #4]
 8102dac:	681b      	ldr	r3, [r3, #0]
 8102dae:	4a2f      	ldr	r2, [pc, #188]	; (8102e6c <HAL_DMA_IRQHandler+0xe44>)
 8102db0:	4293      	cmp	r3, r2
 8102db2:	d00e      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102db4:	687b      	ldr	r3, [r7, #4]
 8102db6:	681b      	ldr	r3, [r3, #0]
 8102db8:	4a2d      	ldr	r2, [pc, #180]	; (8102e70 <HAL_DMA_IRQHandler+0xe48>)
 8102dba:	4293      	cmp	r3, r2
 8102dbc:	d009      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102dbe:	687b      	ldr	r3, [r7, #4]
 8102dc0:	681b      	ldr	r3, [r3, #0]
 8102dc2:	4a2c      	ldr	r2, [pc, #176]	; (8102e74 <HAL_DMA_IRQHandler+0xe4c>)
 8102dc4:	4293      	cmp	r3, r2
 8102dc6:	d004      	beq.n	8102dd2 <HAL_DMA_IRQHandler+0xdaa>
 8102dc8:	687b      	ldr	r3, [r7, #4]
 8102dca:	681b      	ldr	r3, [r3, #0]
 8102dcc:	4a2a      	ldr	r2, [pc, #168]	; (8102e78 <HAL_DMA_IRQHandler+0xe50>)
 8102dce:	4293      	cmp	r3, r2
 8102dd0:	d108      	bne.n	8102de4 <HAL_DMA_IRQHandler+0xdbc>
 8102dd2:	687b      	ldr	r3, [r7, #4]
 8102dd4:	681b      	ldr	r3, [r3, #0]
 8102dd6:	681a      	ldr	r2, [r3, #0]
 8102dd8:	687b      	ldr	r3, [r7, #4]
 8102dda:	681b      	ldr	r3, [r3, #0]
 8102ddc:	f022 021c 	bic.w	r2, r2, #28
 8102de0:	601a      	str	r2, [r3, #0]
 8102de2:	e007      	b.n	8102df4 <HAL_DMA_IRQHandler+0xdcc>
 8102de4:	687b      	ldr	r3, [r7, #4]
 8102de6:	681b      	ldr	r3, [r3, #0]
 8102de8:	681a      	ldr	r2, [r3, #0]
 8102dea:	687b      	ldr	r3, [r7, #4]
 8102dec:	681b      	ldr	r3, [r3, #0]
 8102dee:	f022 020e 	bic.w	r2, r2, #14
 8102df2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8102df4:	687b      	ldr	r3, [r7, #4]
 8102df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102df8:	f003 031f 	and.w	r3, r3, #31
 8102dfc:	2201      	movs	r2, #1
 8102dfe:	409a      	lsls	r2, r3
 8102e00:	69fb      	ldr	r3, [r7, #28]
 8102e02:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8102e04:	687b      	ldr	r3, [r7, #4]
 8102e06:	2201      	movs	r2, #1
 8102e08:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8102e0a:	687b      	ldr	r3, [r7, #4]
 8102e0c:	2201      	movs	r2, #1
 8102e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8102e12:	687b      	ldr	r3, [r7, #4]
 8102e14:	2200      	movs	r2, #0
 8102e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8102e1a:	687b      	ldr	r3, [r7, #4]
 8102e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102e1e:	2b00      	cmp	r3, #0
 8102e20:	d009      	beq.n	8102e36 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8102e22:	687b      	ldr	r3, [r7, #4]
 8102e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102e26:	6878      	ldr	r0, [r7, #4]
 8102e28:	4798      	blx	r3
 8102e2a:	e004      	b.n	8102e36 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8102e2c:	bf00      	nop
 8102e2e:	e002      	b.n	8102e36 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102e30:	bf00      	nop
 8102e32:	e000      	b.n	8102e36 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102e34:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8102e36:	3728      	adds	r7, #40	; 0x28
 8102e38:	46bd      	mov	sp, r7
 8102e3a:	bd80      	pop	{r7, pc}
 8102e3c:	40020010 	.word	0x40020010
 8102e40:	40020028 	.word	0x40020028
 8102e44:	40020040 	.word	0x40020040
 8102e48:	40020058 	.word	0x40020058
 8102e4c:	40020070 	.word	0x40020070
 8102e50:	40020088 	.word	0x40020088
 8102e54:	400200a0 	.word	0x400200a0
 8102e58:	400200b8 	.word	0x400200b8
 8102e5c:	40020410 	.word	0x40020410
 8102e60:	40020428 	.word	0x40020428
 8102e64:	40020440 	.word	0x40020440
 8102e68:	40020458 	.word	0x40020458
 8102e6c:	40020470 	.word	0x40020470
 8102e70:	40020488 	.word	0x40020488
 8102e74:	400204a0 	.word	0x400204a0
 8102e78:	400204b8 	.word	0x400204b8

08102e7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8102e7c:	b480      	push	{r7}
 8102e7e:	b085      	sub	sp, #20
 8102e80:	af00      	add	r7, sp, #0
 8102e82:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102e84:	687b      	ldr	r3, [r7, #4]
 8102e86:	681b      	ldr	r3, [r3, #0]
 8102e88:	4a43      	ldr	r2, [pc, #268]	; (8102f98 <DMA_CalcBaseAndBitshift+0x11c>)
 8102e8a:	4293      	cmp	r3, r2
 8102e8c:	d04a      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102e8e:	687b      	ldr	r3, [r7, #4]
 8102e90:	681b      	ldr	r3, [r3, #0]
 8102e92:	4a42      	ldr	r2, [pc, #264]	; (8102f9c <DMA_CalcBaseAndBitshift+0x120>)
 8102e94:	4293      	cmp	r3, r2
 8102e96:	d045      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102e98:	687b      	ldr	r3, [r7, #4]
 8102e9a:	681b      	ldr	r3, [r3, #0]
 8102e9c:	4a40      	ldr	r2, [pc, #256]	; (8102fa0 <DMA_CalcBaseAndBitshift+0x124>)
 8102e9e:	4293      	cmp	r3, r2
 8102ea0:	d040      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102ea2:	687b      	ldr	r3, [r7, #4]
 8102ea4:	681b      	ldr	r3, [r3, #0]
 8102ea6:	4a3f      	ldr	r2, [pc, #252]	; (8102fa4 <DMA_CalcBaseAndBitshift+0x128>)
 8102ea8:	4293      	cmp	r3, r2
 8102eaa:	d03b      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102eac:	687b      	ldr	r3, [r7, #4]
 8102eae:	681b      	ldr	r3, [r3, #0]
 8102eb0:	4a3d      	ldr	r2, [pc, #244]	; (8102fa8 <DMA_CalcBaseAndBitshift+0x12c>)
 8102eb2:	4293      	cmp	r3, r2
 8102eb4:	d036      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102eb6:	687b      	ldr	r3, [r7, #4]
 8102eb8:	681b      	ldr	r3, [r3, #0]
 8102eba:	4a3c      	ldr	r2, [pc, #240]	; (8102fac <DMA_CalcBaseAndBitshift+0x130>)
 8102ebc:	4293      	cmp	r3, r2
 8102ebe:	d031      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102ec0:	687b      	ldr	r3, [r7, #4]
 8102ec2:	681b      	ldr	r3, [r3, #0]
 8102ec4:	4a3a      	ldr	r2, [pc, #232]	; (8102fb0 <DMA_CalcBaseAndBitshift+0x134>)
 8102ec6:	4293      	cmp	r3, r2
 8102ec8:	d02c      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102eca:	687b      	ldr	r3, [r7, #4]
 8102ecc:	681b      	ldr	r3, [r3, #0]
 8102ece:	4a39      	ldr	r2, [pc, #228]	; (8102fb4 <DMA_CalcBaseAndBitshift+0x138>)
 8102ed0:	4293      	cmp	r3, r2
 8102ed2:	d027      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102ed4:	687b      	ldr	r3, [r7, #4]
 8102ed6:	681b      	ldr	r3, [r3, #0]
 8102ed8:	4a37      	ldr	r2, [pc, #220]	; (8102fb8 <DMA_CalcBaseAndBitshift+0x13c>)
 8102eda:	4293      	cmp	r3, r2
 8102edc:	d022      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102ede:	687b      	ldr	r3, [r7, #4]
 8102ee0:	681b      	ldr	r3, [r3, #0]
 8102ee2:	4a36      	ldr	r2, [pc, #216]	; (8102fbc <DMA_CalcBaseAndBitshift+0x140>)
 8102ee4:	4293      	cmp	r3, r2
 8102ee6:	d01d      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102ee8:	687b      	ldr	r3, [r7, #4]
 8102eea:	681b      	ldr	r3, [r3, #0]
 8102eec:	4a34      	ldr	r2, [pc, #208]	; (8102fc0 <DMA_CalcBaseAndBitshift+0x144>)
 8102eee:	4293      	cmp	r3, r2
 8102ef0:	d018      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102ef2:	687b      	ldr	r3, [r7, #4]
 8102ef4:	681b      	ldr	r3, [r3, #0]
 8102ef6:	4a33      	ldr	r2, [pc, #204]	; (8102fc4 <DMA_CalcBaseAndBitshift+0x148>)
 8102ef8:	4293      	cmp	r3, r2
 8102efa:	d013      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102efc:	687b      	ldr	r3, [r7, #4]
 8102efe:	681b      	ldr	r3, [r3, #0]
 8102f00:	4a31      	ldr	r2, [pc, #196]	; (8102fc8 <DMA_CalcBaseAndBitshift+0x14c>)
 8102f02:	4293      	cmp	r3, r2
 8102f04:	d00e      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102f06:	687b      	ldr	r3, [r7, #4]
 8102f08:	681b      	ldr	r3, [r3, #0]
 8102f0a:	4a30      	ldr	r2, [pc, #192]	; (8102fcc <DMA_CalcBaseAndBitshift+0x150>)
 8102f0c:	4293      	cmp	r3, r2
 8102f0e:	d009      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102f10:	687b      	ldr	r3, [r7, #4]
 8102f12:	681b      	ldr	r3, [r3, #0]
 8102f14:	4a2e      	ldr	r2, [pc, #184]	; (8102fd0 <DMA_CalcBaseAndBitshift+0x154>)
 8102f16:	4293      	cmp	r3, r2
 8102f18:	d004      	beq.n	8102f24 <DMA_CalcBaseAndBitshift+0xa8>
 8102f1a:	687b      	ldr	r3, [r7, #4]
 8102f1c:	681b      	ldr	r3, [r3, #0]
 8102f1e:	4a2d      	ldr	r2, [pc, #180]	; (8102fd4 <DMA_CalcBaseAndBitshift+0x158>)
 8102f20:	4293      	cmp	r3, r2
 8102f22:	d101      	bne.n	8102f28 <DMA_CalcBaseAndBitshift+0xac>
 8102f24:	2301      	movs	r3, #1
 8102f26:	e000      	b.n	8102f2a <DMA_CalcBaseAndBitshift+0xae>
 8102f28:	2300      	movs	r3, #0
 8102f2a:	2b00      	cmp	r3, #0
 8102f2c:	d026      	beq.n	8102f7c <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8102f2e:	687b      	ldr	r3, [r7, #4]
 8102f30:	681b      	ldr	r3, [r3, #0]
 8102f32:	b2db      	uxtb	r3, r3
 8102f34:	3b10      	subs	r3, #16
 8102f36:	4a28      	ldr	r2, [pc, #160]	; (8102fd8 <DMA_CalcBaseAndBitshift+0x15c>)
 8102f38:	fba2 2303 	umull	r2, r3, r2, r3
 8102f3c:	091b      	lsrs	r3, r3, #4
 8102f3e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8102f40:	68fb      	ldr	r3, [r7, #12]
 8102f42:	f003 0307 	and.w	r3, r3, #7
 8102f46:	4a25      	ldr	r2, [pc, #148]	; (8102fdc <DMA_CalcBaseAndBitshift+0x160>)
 8102f48:	5cd3      	ldrb	r3, [r2, r3]
 8102f4a:	461a      	mov	r2, r3
 8102f4c:	687b      	ldr	r3, [r7, #4]
 8102f4e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8102f50:	68fb      	ldr	r3, [r7, #12]
 8102f52:	2b03      	cmp	r3, #3
 8102f54:	d909      	bls.n	8102f6a <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8102f56:	687b      	ldr	r3, [r7, #4]
 8102f58:	681b      	ldr	r3, [r3, #0]
 8102f5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8102f5e:	f023 0303 	bic.w	r3, r3, #3
 8102f62:	1d1a      	adds	r2, r3, #4
 8102f64:	687b      	ldr	r3, [r7, #4]
 8102f66:	659a      	str	r2, [r3, #88]	; 0x58
 8102f68:	e00e      	b.n	8102f88 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8102f6a:	687b      	ldr	r3, [r7, #4]
 8102f6c:	681b      	ldr	r3, [r3, #0]
 8102f6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8102f72:	f023 0303 	bic.w	r3, r3, #3
 8102f76:	687a      	ldr	r2, [r7, #4]
 8102f78:	6593      	str	r3, [r2, #88]	; 0x58
 8102f7a:	e005      	b.n	8102f88 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8102f7c:	687b      	ldr	r3, [r7, #4]
 8102f7e:	681b      	ldr	r3, [r3, #0]
 8102f80:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8102f84:	687b      	ldr	r3, [r7, #4]
 8102f86:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8102f88:	687b      	ldr	r3, [r7, #4]
 8102f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8102f8c:	4618      	mov	r0, r3
 8102f8e:	3714      	adds	r7, #20
 8102f90:	46bd      	mov	sp, r7
 8102f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f96:	4770      	bx	lr
 8102f98:	40020010 	.word	0x40020010
 8102f9c:	40020028 	.word	0x40020028
 8102fa0:	40020040 	.word	0x40020040
 8102fa4:	40020058 	.word	0x40020058
 8102fa8:	40020070 	.word	0x40020070
 8102fac:	40020088 	.word	0x40020088
 8102fb0:	400200a0 	.word	0x400200a0
 8102fb4:	400200b8 	.word	0x400200b8
 8102fb8:	40020410 	.word	0x40020410
 8102fbc:	40020428 	.word	0x40020428
 8102fc0:	40020440 	.word	0x40020440
 8102fc4:	40020458 	.word	0x40020458
 8102fc8:	40020470 	.word	0x40020470
 8102fcc:	40020488 	.word	0x40020488
 8102fd0:	400204a0 	.word	0x400204a0
 8102fd4:	400204b8 	.word	0x400204b8
 8102fd8:	aaaaaaab 	.word	0xaaaaaaab
 8102fdc:	08104ba8 	.word	0x08104ba8

08102fe0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8102fe0:	b480      	push	{r7}
 8102fe2:	b085      	sub	sp, #20
 8102fe4:	af00      	add	r7, sp, #0
 8102fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8102fe8:	2300      	movs	r3, #0
 8102fea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8102fec:	687b      	ldr	r3, [r7, #4]
 8102fee:	699b      	ldr	r3, [r3, #24]
 8102ff0:	2b00      	cmp	r3, #0
 8102ff2:	d120      	bne.n	8103036 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8102ff4:	687b      	ldr	r3, [r7, #4]
 8102ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102ff8:	2b03      	cmp	r3, #3
 8102ffa:	d858      	bhi.n	81030ae <DMA_CheckFifoParam+0xce>
 8102ffc:	a201      	add	r2, pc, #4	; (adr r2, 8103004 <DMA_CheckFifoParam+0x24>)
 8102ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103002:	bf00      	nop
 8103004:	08103015 	.word	0x08103015
 8103008:	08103027 	.word	0x08103027
 810300c:	08103015 	.word	0x08103015
 8103010:	081030af 	.word	0x081030af
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8103014:	687b      	ldr	r3, [r7, #4]
 8103016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810301c:	2b00      	cmp	r3, #0
 810301e:	d048      	beq.n	81030b2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8103020:	2301      	movs	r3, #1
 8103022:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103024:	e045      	b.n	81030b2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8103026:	687b      	ldr	r3, [r7, #4]
 8103028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810302a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 810302e:	d142      	bne.n	81030b6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8103030:	2301      	movs	r3, #1
 8103032:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103034:	e03f      	b.n	81030b6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8103036:	687b      	ldr	r3, [r7, #4]
 8103038:	699b      	ldr	r3, [r3, #24]
 810303a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810303e:	d123      	bne.n	8103088 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8103040:	687b      	ldr	r3, [r7, #4]
 8103042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103044:	2b03      	cmp	r3, #3
 8103046:	d838      	bhi.n	81030ba <DMA_CheckFifoParam+0xda>
 8103048:	a201      	add	r2, pc, #4	; (adr r2, 8103050 <DMA_CheckFifoParam+0x70>)
 810304a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810304e:	bf00      	nop
 8103050:	08103061 	.word	0x08103061
 8103054:	08103067 	.word	0x08103067
 8103058:	08103061 	.word	0x08103061
 810305c:	08103079 	.word	0x08103079
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8103060:	2301      	movs	r3, #1
 8103062:	73fb      	strb	r3, [r7, #15]
        break;
 8103064:	e030      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8103066:	687b      	ldr	r3, [r7, #4]
 8103068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810306a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810306e:	2b00      	cmp	r3, #0
 8103070:	d025      	beq.n	81030be <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8103072:	2301      	movs	r3, #1
 8103074:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103076:	e022      	b.n	81030be <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8103078:	687b      	ldr	r3, [r7, #4]
 810307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810307c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8103080:	d11f      	bne.n	81030c2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8103082:	2301      	movs	r3, #1
 8103084:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103086:	e01c      	b.n	81030c2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8103088:	687b      	ldr	r3, [r7, #4]
 810308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810308c:	2b02      	cmp	r3, #2
 810308e:	d902      	bls.n	8103096 <DMA_CheckFifoParam+0xb6>
 8103090:	2b03      	cmp	r3, #3
 8103092:	d003      	beq.n	810309c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8103094:	e018      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8103096:	2301      	movs	r3, #1
 8103098:	73fb      	strb	r3, [r7, #15]
        break;
 810309a:	e015      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810309c:	687b      	ldr	r3, [r7, #4]
 810309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81030a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81030a4:	2b00      	cmp	r3, #0
 81030a6:	d00e      	beq.n	81030c6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 81030a8:	2301      	movs	r3, #1
 81030aa:	73fb      	strb	r3, [r7, #15]
    break;
 81030ac:	e00b      	b.n	81030c6 <DMA_CheckFifoParam+0xe6>
        break;
 81030ae:	bf00      	nop
 81030b0:	e00a      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        break;
 81030b2:	bf00      	nop
 81030b4:	e008      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        break;
 81030b6:	bf00      	nop
 81030b8:	e006      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        break;
 81030ba:	bf00      	nop
 81030bc:	e004      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        break;
 81030be:	bf00      	nop
 81030c0:	e002      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
        break;
 81030c2:	bf00      	nop
 81030c4:	e000      	b.n	81030c8 <DMA_CheckFifoParam+0xe8>
    break;
 81030c6:	bf00      	nop
    }
  }

  return status;
 81030c8:	7bfb      	ldrb	r3, [r7, #15]
}
 81030ca:	4618      	mov	r0, r3
 81030cc:	3714      	adds	r7, #20
 81030ce:	46bd      	mov	sp, r7
 81030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81030d4:	4770      	bx	lr
 81030d6:	bf00      	nop

081030d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 81030d8:	b480      	push	{r7}
 81030da:	b085      	sub	sp, #20
 81030dc:	af00      	add	r7, sp, #0
 81030de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81030e0:	687b      	ldr	r3, [r7, #4]
 81030e2:	681b      	ldr	r3, [r3, #0]
 81030e4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81030e6:	687b      	ldr	r3, [r7, #4]
 81030e8:	681b      	ldr	r3, [r3, #0]
 81030ea:	4a3a      	ldr	r2, [pc, #232]	; (81031d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 81030ec:	4293      	cmp	r3, r2
 81030ee:	d022      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81030f0:	687b      	ldr	r3, [r7, #4]
 81030f2:	681b      	ldr	r3, [r3, #0]
 81030f4:	4a38      	ldr	r2, [pc, #224]	; (81031d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 81030f6:	4293      	cmp	r3, r2
 81030f8:	d01d      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81030fa:	687b      	ldr	r3, [r7, #4]
 81030fc:	681b      	ldr	r3, [r3, #0]
 81030fe:	4a37      	ldr	r2, [pc, #220]	; (81031dc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8103100:	4293      	cmp	r3, r2
 8103102:	d018      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103104:	687b      	ldr	r3, [r7, #4]
 8103106:	681b      	ldr	r3, [r3, #0]
 8103108:	4a35      	ldr	r2, [pc, #212]	; (81031e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 810310a:	4293      	cmp	r3, r2
 810310c:	d013      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810310e:	687b      	ldr	r3, [r7, #4]
 8103110:	681b      	ldr	r3, [r3, #0]
 8103112:	4a34      	ldr	r2, [pc, #208]	; (81031e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8103114:	4293      	cmp	r3, r2
 8103116:	d00e      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103118:	687b      	ldr	r3, [r7, #4]
 810311a:	681b      	ldr	r3, [r3, #0]
 810311c:	4a32      	ldr	r2, [pc, #200]	; (81031e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 810311e:	4293      	cmp	r3, r2
 8103120:	d009      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103122:	687b      	ldr	r3, [r7, #4]
 8103124:	681b      	ldr	r3, [r3, #0]
 8103126:	4a31      	ldr	r2, [pc, #196]	; (81031ec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8103128:	4293      	cmp	r3, r2
 810312a:	d004      	beq.n	8103136 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810312c:	687b      	ldr	r3, [r7, #4]
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	4a2f      	ldr	r2, [pc, #188]	; (81031f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8103132:	4293      	cmp	r3, r2
 8103134:	d101      	bne.n	810313a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8103136:	2301      	movs	r3, #1
 8103138:	e000      	b.n	810313c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 810313a:	2300      	movs	r3, #0
 810313c:	2b00      	cmp	r3, #0
 810313e:	d01c      	beq.n	810317a <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	b2db      	uxtb	r3, r3
 8103146:	3b08      	subs	r3, #8
 8103148:	4a2a      	ldr	r2, [pc, #168]	; (81031f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 810314a:	fba2 2303 	umull	r2, r3, r2, r3
 810314e:	091b      	lsrs	r3, r3, #4
 8103150:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8103152:	68fb      	ldr	r3, [r7, #12]
 8103154:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8103158:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 810315c:	009b      	lsls	r3, r3, #2
 810315e:	461a      	mov	r2, r3
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8103164:	687b      	ldr	r3, [r7, #4]
 8103166:	4a24      	ldr	r2, [pc, #144]	; (81031f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8103168:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 810316a:	68fb      	ldr	r3, [r7, #12]
 810316c:	f003 031f 	and.w	r3, r3, #31
 8103170:	2201      	movs	r2, #1
 8103172:	409a      	lsls	r2, r3
 8103174:	687b      	ldr	r3, [r7, #4]
 8103176:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8103178:	e026      	b.n	81031c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810317a:	687b      	ldr	r3, [r7, #4]
 810317c:	681b      	ldr	r3, [r3, #0]
 810317e:	b2db      	uxtb	r3, r3
 8103180:	3b10      	subs	r3, #16
 8103182:	4a1e      	ldr	r2, [pc, #120]	; (81031fc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8103184:	fba2 2303 	umull	r2, r3, r2, r3
 8103188:	091b      	lsrs	r3, r3, #4
 810318a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 810318c:	68bb      	ldr	r3, [r7, #8]
 810318e:	4a1c      	ldr	r2, [pc, #112]	; (8103200 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8103190:	4293      	cmp	r3, r2
 8103192:	d806      	bhi.n	81031a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8103194:	68bb      	ldr	r3, [r7, #8]
 8103196:	4a1b      	ldr	r2, [pc, #108]	; (8103204 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8103198:	4293      	cmp	r3, r2
 810319a:	d902      	bls.n	81031a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 810319c:	68fb      	ldr	r3, [r7, #12]
 810319e:	3308      	adds	r3, #8
 81031a0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81031a2:	68fb      	ldr	r3, [r7, #12]
 81031a4:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 81031a8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 81031ac:	009b      	lsls	r3, r3, #2
 81031ae:	461a      	mov	r2, r3
 81031b0:	687b      	ldr	r3, [r7, #4]
 81031b2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 81031b4:	687b      	ldr	r3, [r7, #4]
 81031b6:	4a14      	ldr	r2, [pc, #80]	; (8103208 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 81031b8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81031ba:	68fb      	ldr	r3, [r7, #12]
 81031bc:	f003 031f 	and.w	r3, r3, #31
 81031c0:	2201      	movs	r2, #1
 81031c2:	409a      	lsls	r2, r3
 81031c4:	687b      	ldr	r3, [r7, #4]
 81031c6:	669a      	str	r2, [r3, #104]	; 0x68
}
 81031c8:	bf00      	nop
 81031ca:	3714      	adds	r7, #20
 81031cc:	46bd      	mov	sp, r7
 81031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031d2:	4770      	bx	lr
 81031d4:	58025408 	.word	0x58025408
 81031d8:	5802541c 	.word	0x5802541c
 81031dc:	58025430 	.word	0x58025430
 81031e0:	58025444 	.word	0x58025444
 81031e4:	58025458 	.word	0x58025458
 81031e8:	5802546c 	.word	0x5802546c
 81031ec:	58025480 	.word	0x58025480
 81031f0:	58025494 	.word	0x58025494
 81031f4:	cccccccd 	.word	0xcccccccd
 81031f8:	58025880 	.word	0x58025880
 81031fc:	aaaaaaab 	.word	0xaaaaaaab
 8103200:	400204b8 	.word	0x400204b8
 8103204:	4002040f 	.word	0x4002040f
 8103208:	40020880 	.word	0x40020880

0810320c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 810320c:	b480      	push	{r7}
 810320e:	b085      	sub	sp, #20
 8103210:	af00      	add	r7, sp, #0
 8103212:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8103214:	687b      	ldr	r3, [r7, #4]
 8103216:	685b      	ldr	r3, [r3, #4]
 8103218:	b2db      	uxtb	r3, r3
 810321a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 810321c:	68fb      	ldr	r3, [r7, #12]
 810321e:	2b00      	cmp	r3, #0
 8103220:	d04a      	beq.n	81032b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8103222:	68fb      	ldr	r3, [r7, #12]
 8103224:	2b08      	cmp	r3, #8
 8103226:	d847      	bhi.n	81032b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8103228:	687b      	ldr	r3, [r7, #4]
 810322a:	681b      	ldr	r3, [r3, #0]
 810322c:	4a25      	ldr	r2, [pc, #148]	; (81032c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 810322e:	4293      	cmp	r3, r2
 8103230:	d022      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103232:	687b      	ldr	r3, [r7, #4]
 8103234:	681b      	ldr	r3, [r3, #0]
 8103236:	4a24      	ldr	r2, [pc, #144]	; (81032c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8103238:	4293      	cmp	r3, r2
 810323a:	d01d      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810323c:	687b      	ldr	r3, [r7, #4]
 810323e:	681b      	ldr	r3, [r3, #0]
 8103240:	4a22      	ldr	r2, [pc, #136]	; (81032cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8103242:	4293      	cmp	r3, r2
 8103244:	d018      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103246:	687b      	ldr	r3, [r7, #4]
 8103248:	681b      	ldr	r3, [r3, #0]
 810324a:	4a21      	ldr	r2, [pc, #132]	; (81032d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 810324c:	4293      	cmp	r3, r2
 810324e:	d013      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103250:	687b      	ldr	r3, [r7, #4]
 8103252:	681b      	ldr	r3, [r3, #0]
 8103254:	4a1f      	ldr	r2, [pc, #124]	; (81032d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8103256:	4293      	cmp	r3, r2
 8103258:	d00e      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810325a:	687b      	ldr	r3, [r7, #4]
 810325c:	681b      	ldr	r3, [r3, #0]
 810325e:	4a1e      	ldr	r2, [pc, #120]	; (81032d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8103260:	4293      	cmp	r3, r2
 8103262:	d009      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103264:	687b      	ldr	r3, [r7, #4]
 8103266:	681b      	ldr	r3, [r3, #0]
 8103268:	4a1c      	ldr	r2, [pc, #112]	; (81032dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 810326a:	4293      	cmp	r3, r2
 810326c:	d004      	beq.n	8103278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810326e:	687b      	ldr	r3, [r7, #4]
 8103270:	681b      	ldr	r3, [r3, #0]
 8103272:	4a1b      	ldr	r2, [pc, #108]	; (81032e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8103274:	4293      	cmp	r3, r2
 8103276:	d101      	bne.n	810327c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8103278:	2301      	movs	r3, #1
 810327a:	e000      	b.n	810327e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 810327c:	2300      	movs	r3, #0
 810327e:	2b00      	cmp	r3, #0
 8103280:	d00a      	beq.n	8103298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8103282:	68fa      	ldr	r2, [r7, #12]
 8103284:	4b17      	ldr	r3, [pc, #92]	; (81032e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8103286:	4413      	add	r3, r2
 8103288:	009b      	lsls	r3, r3, #2
 810328a:	461a      	mov	r2, r3
 810328c:	687b      	ldr	r3, [r7, #4]
 810328e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8103290:	687b      	ldr	r3, [r7, #4]
 8103292:	4a15      	ldr	r2, [pc, #84]	; (81032e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8103294:	671a      	str	r2, [r3, #112]	; 0x70
 8103296:	e009      	b.n	81032ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8103298:	68fa      	ldr	r2, [r7, #12]
 810329a:	4b14      	ldr	r3, [pc, #80]	; (81032ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 810329c:	4413      	add	r3, r2
 810329e:	009b      	lsls	r3, r3, #2
 81032a0:	461a      	mov	r2, r3
 81032a2:	687b      	ldr	r3, [r7, #4]
 81032a4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 81032a6:	687b      	ldr	r3, [r7, #4]
 81032a8:	4a11      	ldr	r2, [pc, #68]	; (81032f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 81032aa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 81032ac:	68fb      	ldr	r3, [r7, #12]
 81032ae:	3b01      	subs	r3, #1
 81032b0:	2201      	movs	r2, #1
 81032b2:	409a      	lsls	r2, r3
 81032b4:	687b      	ldr	r3, [r7, #4]
 81032b6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 81032b8:	bf00      	nop
 81032ba:	3714      	adds	r7, #20
 81032bc:	46bd      	mov	sp, r7
 81032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032c2:	4770      	bx	lr
 81032c4:	58025408 	.word	0x58025408
 81032c8:	5802541c 	.word	0x5802541c
 81032cc:	58025430 	.word	0x58025430
 81032d0:	58025444 	.word	0x58025444
 81032d4:	58025458 	.word	0x58025458
 81032d8:	5802546c 	.word	0x5802546c
 81032dc:	58025480 	.word	0x58025480
 81032e0:	58025494 	.word	0x58025494
 81032e4:	1600963f 	.word	0x1600963f
 81032e8:	58025940 	.word	0x58025940
 81032ec:	1000823f 	.word	0x1000823f
 81032f0:	40020940 	.word	0x40020940

081032f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81032f4:	b480      	push	{r7}
 81032f6:	b089      	sub	sp, #36	; 0x24
 81032f8:	af00      	add	r7, sp, #0
 81032fa:	6078      	str	r0, [r7, #4]
 81032fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81032fe:	2300      	movs	r3, #0
 8103300:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8103302:	4b89      	ldr	r3, [pc, #548]	; (8103528 <HAL_GPIO_Init+0x234>)
 8103304:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103306:	e194      	b.n	8103632 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8103308:	683b      	ldr	r3, [r7, #0]
 810330a:	681a      	ldr	r2, [r3, #0]
 810330c:	2101      	movs	r1, #1
 810330e:	69fb      	ldr	r3, [r7, #28]
 8103310:	fa01 f303 	lsl.w	r3, r1, r3
 8103314:	4013      	ands	r3, r2
 8103316:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8103318:	693b      	ldr	r3, [r7, #16]
 810331a:	2b00      	cmp	r3, #0
 810331c:	f000 8186 	beq.w	810362c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8103320:	683b      	ldr	r3, [r7, #0]
 8103322:	685b      	ldr	r3, [r3, #4]
 8103324:	f003 0303 	and.w	r3, r3, #3
 8103328:	2b01      	cmp	r3, #1
 810332a:	d005      	beq.n	8103338 <HAL_GPIO_Init+0x44>
 810332c:	683b      	ldr	r3, [r7, #0]
 810332e:	685b      	ldr	r3, [r3, #4]
 8103330:	f003 0303 	and.w	r3, r3, #3
 8103334:	2b02      	cmp	r3, #2
 8103336:	d130      	bne.n	810339a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8103338:	687b      	ldr	r3, [r7, #4]
 810333a:	689b      	ldr	r3, [r3, #8]
 810333c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810333e:	69fb      	ldr	r3, [r7, #28]
 8103340:	005b      	lsls	r3, r3, #1
 8103342:	2203      	movs	r2, #3
 8103344:	fa02 f303 	lsl.w	r3, r2, r3
 8103348:	43db      	mvns	r3, r3
 810334a:	69ba      	ldr	r2, [r7, #24]
 810334c:	4013      	ands	r3, r2
 810334e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8103350:	683b      	ldr	r3, [r7, #0]
 8103352:	68da      	ldr	r2, [r3, #12]
 8103354:	69fb      	ldr	r3, [r7, #28]
 8103356:	005b      	lsls	r3, r3, #1
 8103358:	fa02 f303 	lsl.w	r3, r2, r3
 810335c:	69ba      	ldr	r2, [r7, #24]
 810335e:	4313      	orrs	r3, r2
 8103360:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8103362:	687b      	ldr	r3, [r7, #4]
 8103364:	69ba      	ldr	r2, [r7, #24]
 8103366:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103368:	687b      	ldr	r3, [r7, #4]
 810336a:	685b      	ldr	r3, [r3, #4]
 810336c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810336e:	2201      	movs	r2, #1
 8103370:	69fb      	ldr	r3, [r7, #28]
 8103372:	fa02 f303 	lsl.w	r3, r2, r3
 8103376:	43db      	mvns	r3, r3
 8103378:	69ba      	ldr	r2, [r7, #24]
 810337a:	4013      	ands	r3, r2
 810337c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810337e:	683b      	ldr	r3, [r7, #0]
 8103380:	685b      	ldr	r3, [r3, #4]
 8103382:	091b      	lsrs	r3, r3, #4
 8103384:	f003 0201 	and.w	r2, r3, #1
 8103388:	69fb      	ldr	r3, [r7, #28]
 810338a:	fa02 f303 	lsl.w	r3, r2, r3
 810338e:	69ba      	ldr	r2, [r7, #24]
 8103390:	4313      	orrs	r3, r2
 8103392:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	69ba      	ldr	r2, [r7, #24]
 8103398:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810339a:	683b      	ldr	r3, [r7, #0]
 810339c:	685b      	ldr	r3, [r3, #4]
 810339e:	f003 0303 	and.w	r3, r3, #3
 81033a2:	2b03      	cmp	r3, #3
 81033a4:	d017      	beq.n	81033d6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	68db      	ldr	r3, [r3, #12]
 81033aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81033ac:	69fb      	ldr	r3, [r7, #28]
 81033ae:	005b      	lsls	r3, r3, #1
 81033b0:	2203      	movs	r2, #3
 81033b2:	fa02 f303 	lsl.w	r3, r2, r3
 81033b6:	43db      	mvns	r3, r3
 81033b8:	69ba      	ldr	r2, [r7, #24]
 81033ba:	4013      	ands	r3, r2
 81033bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81033be:	683b      	ldr	r3, [r7, #0]
 81033c0:	689a      	ldr	r2, [r3, #8]
 81033c2:	69fb      	ldr	r3, [r7, #28]
 81033c4:	005b      	lsls	r3, r3, #1
 81033c6:	fa02 f303 	lsl.w	r3, r2, r3
 81033ca:	69ba      	ldr	r2, [r7, #24]
 81033cc:	4313      	orrs	r3, r2
 81033ce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81033d0:	687b      	ldr	r3, [r7, #4]
 81033d2:	69ba      	ldr	r2, [r7, #24]
 81033d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81033d6:	683b      	ldr	r3, [r7, #0]
 81033d8:	685b      	ldr	r3, [r3, #4]
 81033da:	f003 0303 	and.w	r3, r3, #3
 81033de:	2b02      	cmp	r3, #2
 81033e0:	d123      	bne.n	810342a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81033e2:	69fb      	ldr	r3, [r7, #28]
 81033e4:	08da      	lsrs	r2, r3, #3
 81033e6:	687b      	ldr	r3, [r7, #4]
 81033e8:	3208      	adds	r2, #8
 81033ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81033ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81033f0:	69fb      	ldr	r3, [r7, #28]
 81033f2:	f003 0307 	and.w	r3, r3, #7
 81033f6:	009b      	lsls	r3, r3, #2
 81033f8:	220f      	movs	r2, #15
 81033fa:	fa02 f303 	lsl.w	r3, r2, r3
 81033fe:	43db      	mvns	r3, r3
 8103400:	69ba      	ldr	r2, [r7, #24]
 8103402:	4013      	ands	r3, r2
 8103404:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8103406:	683b      	ldr	r3, [r7, #0]
 8103408:	691a      	ldr	r2, [r3, #16]
 810340a:	69fb      	ldr	r3, [r7, #28]
 810340c:	f003 0307 	and.w	r3, r3, #7
 8103410:	009b      	lsls	r3, r3, #2
 8103412:	fa02 f303 	lsl.w	r3, r2, r3
 8103416:	69ba      	ldr	r2, [r7, #24]
 8103418:	4313      	orrs	r3, r2
 810341a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 810341c:	69fb      	ldr	r3, [r7, #28]
 810341e:	08da      	lsrs	r2, r3, #3
 8103420:	687b      	ldr	r3, [r7, #4]
 8103422:	3208      	adds	r2, #8
 8103424:	69b9      	ldr	r1, [r7, #24]
 8103426:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810342a:	687b      	ldr	r3, [r7, #4]
 810342c:	681b      	ldr	r3, [r3, #0]
 810342e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8103430:	69fb      	ldr	r3, [r7, #28]
 8103432:	005b      	lsls	r3, r3, #1
 8103434:	2203      	movs	r2, #3
 8103436:	fa02 f303 	lsl.w	r3, r2, r3
 810343a:	43db      	mvns	r3, r3
 810343c:	69ba      	ldr	r2, [r7, #24]
 810343e:	4013      	ands	r3, r2
 8103440:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8103442:	683b      	ldr	r3, [r7, #0]
 8103444:	685b      	ldr	r3, [r3, #4]
 8103446:	f003 0203 	and.w	r2, r3, #3
 810344a:	69fb      	ldr	r3, [r7, #28]
 810344c:	005b      	lsls	r3, r3, #1
 810344e:	fa02 f303 	lsl.w	r3, r2, r3
 8103452:	69ba      	ldr	r2, [r7, #24]
 8103454:	4313      	orrs	r3, r2
 8103456:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	69ba      	ldr	r2, [r7, #24]
 810345c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810345e:	683b      	ldr	r3, [r7, #0]
 8103460:	685b      	ldr	r3, [r3, #4]
 8103462:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103466:	2b00      	cmp	r3, #0
 8103468:	f000 80e0 	beq.w	810362c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810346c:	4b2f      	ldr	r3, [pc, #188]	; (810352c <HAL_GPIO_Init+0x238>)
 810346e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103472:	4a2e      	ldr	r2, [pc, #184]	; (810352c <HAL_GPIO_Init+0x238>)
 8103474:	f043 0302 	orr.w	r3, r3, #2
 8103478:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810347c:	4b2b      	ldr	r3, [pc, #172]	; (810352c <HAL_GPIO_Init+0x238>)
 810347e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103482:	f003 0302 	and.w	r3, r3, #2
 8103486:	60fb      	str	r3, [r7, #12]
 8103488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810348a:	4a29      	ldr	r2, [pc, #164]	; (8103530 <HAL_GPIO_Init+0x23c>)
 810348c:	69fb      	ldr	r3, [r7, #28]
 810348e:	089b      	lsrs	r3, r3, #2
 8103490:	3302      	adds	r3, #2
 8103492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8103496:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8103498:	69fb      	ldr	r3, [r7, #28]
 810349a:	f003 0303 	and.w	r3, r3, #3
 810349e:	009b      	lsls	r3, r3, #2
 81034a0:	220f      	movs	r2, #15
 81034a2:	fa02 f303 	lsl.w	r3, r2, r3
 81034a6:	43db      	mvns	r3, r3
 81034a8:	69ba      	ldr	r2, [r7, #24]
 81034aa:	4013      	ands	r3, r2
 81034ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81034ae:	687b      	ldr	r3, [r7, #4]
 81034b0:	4a20      	ldr	r2, [pc, #128]	; (8103534 <HAL_GPIO_Init+0x240>)
 81034b2:	4293      	cmp	r3, r2
 81034b4:	d052      	beq.n	810355c <HAL_GPIO_Init+0x268>
 81034b6:	687b      	ldr	r3, [r7, #4]
 81034b8:	4a1f      	ldr	r2, [pc, #124]	; (8103538 <HAL_GPIO_Init+0x244>)
 81034ba:	4293      	cmp	r3, r2
 81034bc:	d031      	beq.n	8103522 <HAL_GPIO_Init+0x22e>
 81034be:	687b      	ldr	r3, [r7, #4]
 81034c0:	4a1e      	ldr	r2, [pc, #120]	; (810353c <HAL_GPIO_Init+0x248>)
 81034c2:	4293      	cmp	r3, r2
 81034c4:	d02b      	beq.n	810351e <HAL_GPIO_Init+0x22a>
 81034c6:	687b      	ldr	r3, [r7, #4]
 81034c8:	4a1d      	ldr	r2, [pc, #116]	; (8103540 <HAL_GPIO_Init+0x24c>)
 81034ca:	4293      	cmp	r3, r2
 81034cc:	d025      	beq.n	810351a <HAL_GPIO_Init+0x226>
 81034ce:	687b      	ldr	r3, [r7, #4]
 81034d0:	4a1c      	ldr	r2, [pc, #112]	; (8103544 <HAL_GPIO_Init+0x250>)
 81034d2:	4293      	cmp	r3, r2
 81034d4:	d01f      	beq.n	8103516 <HAL_GPIO_Init+0x222>
 81034d6:	687b      	ldr	r3, [r7, #4]
 81034d8:	4a1b      	ldr	r2, [pc, #108]	; (8103548 <HAL_GPIO_Init+0x254>)
 81034da:	4293      	cmp	r3, r2
 81034dc:	d019      	beq.n	8103512 <HAL_GPIO_Init+0x21e>
 81034de:	687b      	ldr	r3, [r7, #4]
 81034e0:	4a1a      	ldr	r2, [pc, #104]	; (810354c <HAL_GPIO_Init+0x258>)
 81034e2:	4293      	cmp	r3, r2
 81034e4:	d013      	beq.n	810350e <HAL_GPIO_Init+0x21a>
 81034e6:	687b      	ldr	r3, [r7, #4]
 81034e8:	4a19      	ldr	r2, [pc, #100]	; (8103550 <HAL_GPIO_Init+0x25c>)
 81034ea:	4293      	cmp	r3, r2
 81034ec:	d00d      	beq.n	810350a <HAL_GPIO_Init+0x216>
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	4a18      	ldr	r2, [pc, #96]	; (8103554 <HAL_GPIO_Init+0x260>)
 81034f2:	4293      	cmp	r3, r2
 81034f4:	d007      	beq.n	8103506 <HAL_GPIO_Init+0x212>
 81034f6:	687b      	ldr	r3, [r7, #4]
 81034f8:	4a17      	ldr	r2, [pc, #92]	; (8103558 <HAL_GPIO_Init+0x264>)
 81034fa:	4293      	cmp	r3, r2
 81034fc:	d101      	bne.n	8103502 <HAL_GPIO_Init+0x20e>
 81034fe:	2309      	movs	r3, #9
 8103500:	e02d      	b.n	810355e <HAL_GPIO_Init+0x26a>
 8103502:	230a      	movs	r3, #10
 8103504:	e02b      	b.n	810355e <HAL_GPIO_Init+0x26a>
 8103506:	2308      	movs	r3, #8
 8103508:	e029      	b.n	810355e <HAL_GPIO_Init+0x26a>
 810350a:	2307      	movs	r3, #7
 810350c:	e027      	b.n	810355e <HAL_GPIO_Init+0x26a>
 810350e:	2306      	movs	r3, #6
 8103510:	e025      	b.n	810355e <HAL_GPIO_Init+0x26a>
 8103512:	2305      	movs	r3, #5
 8103514:	e023      	b.n	810355e <HAL_GPIO_Init+0x26a>
 8103516:	2304      	movs	r3, #4
 8103518:	e021      	b.n	810355e <HAL_GPIO_Init+0x26a>
 810351a:	2303      	movs	r3, #3
 810351c:	e01f      	b.n	810355e <HAL_GPIO_Init+0x26a>
 810351e:	2302      	movs	r3, #2
 8103520:	e01d      	b.n	810355e <HAL_GPIO_Init+0x26a>
 8103522:	2301      	movs	r3, #1
 8103524:	e01b      	b.n	810355e <HAL_GPIO_Init+0x26a>
 8103526:	bf00      	nop
 8103528:	580000c0 	.word	0x580000c0
 810352c:	58024400 	.word	0x58024400
 8103530:	58000400 	.word	0x58000400
 8103534:	58020000 	.word	0x58020000
 8103538:	58020400 	.word	0x58020400
 810353c:	58020800 	.word	0x58020800
 8103540:	58020c00 	.word	0x58020c00
 8103544:	58021000 	.word	0x58021000
 8103548:	58021400 	.word	0x58021400
 810354c:	58021800 	.word	0x58021800
 8103550:	58021c00 	.word	0x58021c00
 8103554:	58022000 	.word	0x58022000
 8103558:	58022400 	.word	0x58022400
 810355c:	2300      	movs	r3, #0
 810355e:	69fa      	ldr	r2, [r7, #28]
 8103560:	f002 0203 	and.w	r2, r2, #3
 8103564:	0092      	lsls	r2, r2, #2
 8103566:	4093      	lsls	r3, r2
 8103568:	69ba      	ldr	r2, [r7, #24]
 810356a:	4313      	orrs	r3, r2
 810356c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810356e:	4938      	ldr	r1, [pc, #224]	; (8103650 <HAL_GPIO_Init+0x35c>)
 8103570:	69fb      	ldr	r3, [r7, #28]
 8103572:	089b      	lsrs	r3, r3, #2
 8103574:	3302      	adds	r3, #2
 8103576:	69ba      	ldr	r2, [r7, #24]
 8103578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 810357c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103580:	681b      	ldr	r3, [r3, #0]
 8103582:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103584:	693b      	ldr	r3, [r7, #16]
 8103586:	43db      	mvns	r3, r3
 8103588:	69ba      	ldr	r2, [r7, #24]
 810358a:	4013      	ands	r3, r2
 810358c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810358e:	683b      	ldr	r3, [r7, #0]
 8103590:	685b      	ldr	r3, [r3, #4]
 8103592:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103596:	2b00      	cmp	r3, #0
 8103598:	d003      	beq.n	81035a2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810359a:	69ba      	ldr	r2, [r7, #24]
 810359c:	693b      	ldr	r3, [r7, #16]
 810359e:	4313      	orrs	r3, r2
 81035a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81035a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81035a6:	69bb      	ldr	r3, [r7, #24]
 81035a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81035aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81035ae:	685b      	ldr	r3, [r3, #4]
 81035b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81035b2:	693b      	ldr	r3, [r7, #16]
 81035b4:	43db      	mvns	r3, r3
 81035b6:	69ba      	ldr	r2, [r7, #24]
 81035b8:	4013      	ands	r3, r2
 81035ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81035bc:	683b      	ldr	r3, [r7, #0]
 81035be:	685b      	ldr	r3, [r3, #4]
 81035c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81035c4:	2b00      	cmp	r3, #0
 81035c6:	d003      	beq.n	81035d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81035c8:	69ba      	ldr	r2, [r7, #24]
 81035ca:	693b      	ldr	r3, [r7, #16]
 81035cc:	4313      	orrs	r3, r2
 81035ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81035d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81035d4:	69bb      	ldr	r3, [r7, #24]
 81035d6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81035d8:	697b      	ldr	r3, [r7, #20]
 81035da:	685b      	ldr	r3, [r3, #4]
 81035dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81035de:	693b      	ldr	r3, [r7, #16]
 81035e0:	43db      	mvns	r3, r3
 81035e2:	69ba      	ldr	r2, [r7, #24]
 81035e4:	4013      	ands	r3, r2
 81035e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81035e8:	683b      	ldr	r3, [r7, #0]
 81035ea:	685b      	ldr	r3, [r3, #4]
 81035ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81035f0:	2b00      	cmp	r3, #0
 81035f2:	d003      	beq.n	81035fc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81035f4:	69ba      	ldr	r2, [r7, #24]
 81035f6:	693b      	ldr	r3, [r7, #16]
 81035f8:	4313      	orrs	r3, r2
 81035fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81035fc:	697b      	ldr	r3, [r7, #20]
 81035fe:	69ba      	ldr	r2, [r7, #24]
 8103600:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8103602:	697b      	ldr	r3, [r7, #20]
 8103604:	681b      	ldr	r3, [r3, #0]
 8103606:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103608:	693b      	ldr	r3, [r7, #16]
 810360a:	43db      	mvns	r3, r3
 810360c:	69ba      	ldr	r2, [r7, #24]
 810360e:	4013      	ands	r3, r2
 8103610:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8103612:	683b      	ldr	r3, [r7, #0]
 8103614:	685b      	ldr	r3, [r3, #4]
 8103616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810361a:	2b00      	cmp	r3, #0
 810361c:	d003      	beq.n	8103626 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810361e:	69ba      	ldr	r2, [r7, #24]
 8103620:	693b      	ldr	r3, [r7, #16]
 8103622:	4313      	orrs	r3, r2
 8103624:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103626:	697b      	ldr	r3, [r7, #20]
 8103628:	69ba      	ldr	r2, [r7, #24]
 810362a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 810362c:	69fb      	ldr	r3, [r7, #28]
 810362e:	3301      	adds	r3, #1
 8103630:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103632:	683b      	ldr	r3, [r7, #0]
 8103634:	681a      	ldr	r2, [r3, #0]
 8103636:	69fb      	ldr	r3, [r7, #28]
 8103638:	fa22 f303 	lsr.w	r3, r2, r3
 810363c:	2b00      	cmp	r3, #0
 810363e:	f47f ae63 	bne.w	8103308 <HAL_GPIO_Init+0x14>
  }
}
 8103642:	bf00      	nop
 8103644:	bf00      	nop
 8103646:	3724      	adds	r7, #36	; 0x24
 8103648:	46bd      	mov	sp, r7
 810364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810364e:	4770      	bx	lr
 8103650:	58000400 	.word	0x58000400

08103654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8103654:	b480      	push	{r7}
 8103656:	b085      	sub	sp, #20
 8103658:	af00      	add	r7, sp, #0
 810365a:	6078      	str	r0, [r7, #4]
 810365c:	460b      	mov	r3, r1
 810365e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	691a      	ldr	r2, [r3, #16]
 8103664:	887b      	ldrh	r3, [r7, #2]
 8103666:	4013      	ands	r3, r2
 8103668:	2b00      	cmp	r3, #0
 810366a:	d002      	beq.n	8103672 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 810366c:	2301      	movs	r3, #1
 810366e:	73fb      	strb	r3, [r7, #15]
 8103670:	e001      	b.n	8103676 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8103672:	2300      	movs	r3, #0
 8103674:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8103676:	7bfb      	ldrb	r3, [r7, #15]
}
 8103678:	4618      	mov	r0, r3
 810367a:	3714      	adds	r7, #20
 810367c:	46bd      	mov	sp, r7
 810367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103682:	4770      	bx	lr

08103684 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103684:	b480      	push	{r7}
 8103686:	b083      	sub	sp, #12
 8103688:	af00      	add	r7, sp, #0
 810368a:	6078      	str	r0, [r7, #4]
 810368c:	460b      	mov	r3, r1
 810368e:	807b      	strh	r3, [r7, #2]
 8103690:	4613      	mov	r3, r2
 8103692:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103694:	787b      	ldrb	r3, [r7, #1]
 8103696:	2b00      	cmp	r3, #0
 8103698:	d003      	beq.n	81036a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 810369a:	887a      	ldrh	r2, [r7, #2]
 810369c:	687b      	ldr	r3, [r7, #4]
 810369e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81036a0:	e003      	b.n	81036aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81036a2:	887b      	ldrh	r3, [r7, #2]
 81036a4:	041a      	lsls	r2, r3, #16
 81036a6:	687b      	ldr	r3, [r7, #4]
 81036a8:	619a      	str	r2, [r3, #24]
}
 81036aa:	bf00      	nop
 81036ac:	370c      	adds	r7, #12
 81036ae:	46bd      	mov	sp, r7
 81036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81036b4:	4770      	bx	lr

081036b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 81036b6:	b480      	push	{r7}
 81036b8:	b085      	sub	sp, #20
 81036ba:	af00      	add	r7, sp, #0
 81036bc:	6078      	str	r0, [r7, #4]
 81036be:	460b      	mov	r3, r1
 81036c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 81036c2:	687b      	ldr	r3, [r7, #4]
 81036c4:	695b      	ldr	r3, [r3, #20]
 81036c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 81036c8:	887a      	ldrh	r2, [r7, #2]
 81036ca:	68fb      	ldr	r3, [r7, #12]
 81036cc:	4013      	ands	r3, r2
 81036ce:	041a      	lsls	r2, r3, #16
 81036d0:	68fb      	ldr	r3, [r7, #12]
 81036d2:	43d9      	mvns	r1, r3
 81036d4:	887b      	ldrh	r3, [r7, #2]
 81036d6:	400b      	ands	r3, r1
 81036d8:	431a      	orrs	r2, r3
 81036da:	687b      	ldr	r3, [r7, #4]
 81036dc:	619a      	str	r2, [r3, #24]
}
 81036de:	bf00      	nop
 81036e0:	3714      	adds	r7, #20
 81036e2:	46bd      	mov	sp, r7
 81036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81036e8:	4770      	bx	lr
	...

081036ec <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81036ec:	b480      	push	{r7}
 81036ee:	b083      	sub	sp, #12
 81036f0:	af00      	add	r7, sp, #0
 81036f2:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81036f4:	4b05      	ldr	r3, [pc, #20]	; (810370c <HAL_HSEM_ActivateNotification+0x20>)
 81036f6:	681a      	ldr	r2, [r3, #0]
 81036f8:	4904      	ldr	r1, [pc, #16]	; (810370c <HAL_HSEM_ActivateNotification+0x20>)
 81036fa:	687b      	ldr	r3, [r7, #4]
 81036fc:	4313      	orrs	r3, r2
 81036fe:	600b      	str	r3, [r1, #0]
#endif
}
 8103700:	bf00      	nop
 8103702:	370c      	adds	r7, #12
 8103704:	46bd      	mov	sp, r7
 8103706:	f85d 7b04 	ldr.w	r7, [sp], #4
 810370a:	4770      	bx	lr
 810370c:	58026510 	.word	0x58026510

08103710 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103710:	b580      	push	{r7, lr}
 8103712:	b084      	sub	sp, #16
 8103714:	af00      	add	r7, sp, #0
 8103716:	60f8      	str	r0, [r7, #12]
 8103718:	460b      	mov	r3, r1
 810371a:	607a      	str	r2, [r7, #4]
 810371c:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810371e:	4b37      	ldr	r3, [pc, #220]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 8103720:	681b      	ldr	r3, [r3, #0]
 8103722:	f023 0201 	bic.w	r2, r3, #1
 8103726:	4935      	ldr	r1, [pc, #212]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 8103728:	68fb      	ldr	r3, [r7, #12]
 810372a:	4313      	orrs	r3, r2
 810372c:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810372e:	687b      	ldr	r3, [r7, #4]
 8103730:	2b00      	cmp	r3, #0
 8103732:	d123      	bne.n	810377c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103734:	f7fd fec4 	bl	81014c0 <HAL_GetCurrentCPUID>
 8103738:	4603      	mov	r3, r0
 810373a:	2b03      	cmp	r3, #3
 810373c:	d158      	bne.n	81037f0 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810373e:	4b2f      	ldr	r3, [pc, #188]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 8103740:	691b      	ldr	r3, [r3, #16]
 8103742:	4a2e      	ldr	r2, [pc, #184]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 8103744:	f023 0301 	bic.w	r3, r3, #1
 8103748:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810374a:	4b2d      	ldr	r3, [pc, #180]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810374c:	691b      	ldr	r3, [r3, #16]
 810374e:	4a2c      	ldr	r2, [pc, #176]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103750:	f043 0304 	orr.w	r3, r3, #4
 8103754:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8103756:	f3bf 8f4f 	dsb	sy
}
 810375a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810375c:	f3bf 8f6f 	isb	sy
}
 8103760:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103762:	7afb      	ldrb	r3, [r7, #11]
 8103764:	2b01      	cmp	r3, #1
 8103766:	d101      	bne.n	810376c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103768:	bf30      	wfi
 810376a:	e000      	b.n	810376e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810376c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810376e:	4b24      	ldr	r3, [pc, #144]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103770:	691b      	ldr	r3, [r3, #16]
 8103772:	4a23      	ldr	r2, [pc, #140]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103774:	f023 0304 	bic.w	r3, r3, #4
 8103778:	6113      	str	r3, [r2, #16]
 810377a:	e03c      	b.n	81037f6 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 810377c:	687b      	ldr	r3, [r7, #4]
 810377e:	2b01      	cmp	r3, #1
 8103780:	d123      	bne.n	81037ca <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103782:	f7fd fe9d 	bl	81014c0 <HAL_GetCurrentCPUID>
 8103786:	4603      	mov	r3, r0
 8103788:	2b01      	cmp	r3, #1
 810378a:	d133      	bne.n	81037f4 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 810378c:	4b1b      	ldr	r3, [pc, #108]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 810378e:	695b      	ldr	r3, [r3, #20]
 8103790:	4a1a      	ldr	r2, [pc, #104]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 8103792:	f023 0302 	bic.w	r3, r3, #2
 8103796:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103798:	4b19      	ldr	r3, [pc, #100]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810379a:	691b      	ldr	r3, [r3, #16]
 810379c:	4a18      	ldr	r2, [pc, #96]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810379e:	f043 0304 	orr.w	r3, r3, #4
 81037a2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81037a4:	f3bf 8f4f 	dsb	sy
}
 81037a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81037aa:	f3bf 8f6f 	isb	sy
}
 81037ae:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81037b0:	7afb      	ldrb	r3, [r7, #11]
 81037b2:	2b01      	cmp	r3, #1
 81037b4:	d101      	bne.n	81037ba <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81037b6:	bf30      	wfi
 81037b8:	e000      	b.n	81037bc <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81037ba:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81037bc:	4b10      	ldr	r3, [pc, #64]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81037be:	691b      	ldr	r3, [r3, #16]
 81037c0:	4a0f      	ldr	r2, [pc, #60]	; (8103800 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81037c2:	f023 0304 	bic.w	r3, r3, #4
 81037c6:	6113      	str	r3, [r2, #16]
 81037c8:	e015      	b.n	81037f6 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81037ca:	f7fd fe79 	bl	81014c0 <HAL_GetCurrentCPUID>
 81037ce:	4603      	mov	r3, r0
 81037d0:	2b03      	cmp	r3, #3
 81037d2:	d106      	bne.n	81037e2 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81037d4:	4b09      	ldr	r3, [pc, #36]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 81037d6:	691b      	ldr	r3, [r3, #16]
 81037d8:	4a08      	ldr	r2, [pc, #32]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 81037da:	f023 0304 	bic.w	r3, r3, #4
 81037de:	6113      	str	r3, [r2, #16]
 81037e0:	e009      	b.n	81037f6 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81037e2:	4b06      	ldr	r3, [pc, #24]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 81037e4:	695b      	ldr	r3, [r3, #20]
 81037e6:	4a05      	ldr	r2, [pc, #20]	; (81037fc <HAL_PWREx_EnterSTOPMode+0xec>)
 81037e8:	f023 0304 	bic.w	r3, r3, #4
 81037ec:	6153      	str	r3, [r2, #20]
 81037ee:	e002      	b.n	81037f6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81037f0:	bf00      	nop
 81037f2:	e000      	b.n	81037f6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81037f4:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81037f6:	3710      	adds	r7, #16
 81037f8:	46bd      	mov	sp, r7
 81037fa:	bd80      	pop	{r7, pc}
 81037fc:	58024800 	.word	0x58024800
 8103800:	e000ed00 	.word	0xe000ed00

08103804 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103804:	b580      	push	{r7, lr}
 8103806:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103808:	f7fd fe5a 	bl	81014c0 <HAL_GetCurrentCPUID>
 810380c:	4603      	mov	r3, r0
 810380e:	2b03      	cmp	r3, #3
 8103810:	d101      	bne.n	8103816 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103812:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103814:	e001      	b.n	810381a <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103816:	bf40      	sev
    __WFE ();
 8103818:	bf20      	wfe
}
 810381a:	bf00      	nop
 810381c:	bd80      	pop	{r7, pc}
	...

08103820 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103820:	b480      	push	{r7}
 8103822:	b089      	sub	sp, #36	; 0x24
 8103824:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103826:	4bb3      	ldr	r3, [pc, #716]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103828:	691b      	ldr	r3, [r3, #16]
 810382a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810382e:	2b18      	cmp	r3, #24
 8103830:	f200 8155 	bhi.w	8103ade <HAL_RCC_GetSysClockFreq+0x2be>
 8103834:	a201      	add	r2, pc, #4	; (adr r2, 810383c <HAL_RCC_GetSysClockFreq+0x1c>)
 8103836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810383a:	bf00      	nop
 810383c:	081038a1 	.word	0x081038a1
 8103840:	08103adf 	.word	0x08103adf
 8103844:	08103adf 	.word	0x08103adf
 8103848:	08103adf 	.word	0x08103adf
 810384c:	08103adf 	.word	0x08103adf
 8103850:	08103adf 	.word	0x08103adf
 8103854:	08103adf 	.word	0x08103adf
 8103858:	08103adf 	.word	0x08103adf
 810385c:	081038c7 	.word	0x081038c7
 8103860:	08103adf 	.word	0x08103adf
 8103864:	08103adf 	.word	0x08103adf
 8103868:	08103adf 	.word	0x08103adf
 810386c:	08103adf 	.word	0x08103adf
 8103870:	08103adf 	.word	0x08103adf
 8103874:	08103adf 	.word	0x08103adf
 8103878:	08103adf 	.word	0x08103adf
 810387c:	081038cd 	.word	0x081038cd
 8103880:	08103adf 	.word	0x08103adf
 8103884:	08103adf 	.word	0x08103adf
 8103888:	08103adf 	.word	0x08103adf
 810388c:	08103adf 	.word	0x08103adf
 8103890:	08103adf 	.word	0x08103adf
 8103894:	08103adf 	.word	0x08103adf
 8103898:	08103adf 	.word	0x08103adf
 810389c:	081038d3 	.word	0x081038d3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81038a0:	4b94      	ldr	r3, [pc, #592]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038a2:	681b      	ldr	r3, [r3, #0]
 81038a4:	f003 0320 	and.w	r3, r3, #32
 81038a8:	2b00      	cmp	r3, #0
 81038aa:	d009      	beq.n	81038c0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81038ac:	4b91      	ldr	r3, [pc, #580]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038ae:	681b      	ldr	r3, [r3, #0]
 81038b0:	08db      	lsrs	r3, r3, #3
 81038b2:	f003 0303 	and.w	r3, r3, #3
 81038b6:	4a90      	ldr	r2, [pc, #576]	; (8103af8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81038b8:	fa22 f303 	lsr.w	r3, r2, r3
 81038bc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81038be:	e111      	b.n	8103ae4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81038c0:	4b8d      	ldr	r3, [pc, #564]	; (8103af8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81038c2:	61bb      	str	r3, [r7, #24]
    break;
 81038c4:	e10e      	b.n	8103ae4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81038c6:	4b8d      	ldr	r3, [pc, #564]	; (8103afc <HAL_RCC_GetSysClockFreq+0x2dc>)
 81038c8:	61bb      	str	r3, [r7, #24]
    break;
 81038ca:	e10b      	b.n	8103ae4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81038cc:	4b8c      	ldr	r3, [pc, #560]	; (8103b00 <HAL_RCC_GetSysClockFreq+0x2e0>)
 81038ce:	61bb      	str	r3, [r7, #24]
    break;
 81038d0:	e108      	b.n	8103ae4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81038d2:	4b88      	ldr	r3, [pc, #544]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81038d6:	f003 0303 	and.w	r3, r3, #3
 81038da:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81038dc:	4b85      	ldr	r3, [pc, #532]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81038e0:	091b      	lsrs	r3, r3, #4
 81038e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81038e6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81038e8:	4b82      	ldr	r3, [pc, #520]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81038ec:	f003 0301 	and.w	r3, r3, #1
 81038f0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81038f2:	4b80      	ldr	r3, [pc, #512]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81038f6:	08db      	lsrs	r3, r3, #3
 81038f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81038fc:	68fa      	ldr	r2, [r7, #12]
 81038fe:	fb02 f303 	mul.w	r3, r2, r3
 8103902:	ee07 3a90 	vmov	s15, r3
 8103906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810390a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810390e:	693b      	ldr	r3, [r7, #16]
 8103910:	2b00      	cmp	r3, #0
 8103912:	f000 80e1 	beq.w	8103ad8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103916:	697b      	ldr	r3, [r7, #20]
 8103918:	2b02      	cmp	r3, #2
 810391a:	f000 8083 	beq.w	8103a24 <HAL_RCC_GetSysClockFreq+0x204>
 810391e:	697b      	ldr	r3, [r7, #20]
 8103920:	2b02      	cmp	r3, #2
 8103922:	f200 80a1 	bhi.w	8103a68 <HAL_RCC_GetSysClockFreq+0x248>
 8103926:	697b      	ldr	r3, [r7, #20]
 8103928:	2b00      	cmp	r3, #0
 810392a:	d003      	beq.n	8103934 <HAL_RCC_GetSysClockFreq+0x114>
 810392c:	697b      	ldr	r3, [r7, #20]
 810392e:	2b01      	cmp	r3, #1
 8103930:	d056      	beq.n	81039e0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103932:	e099      	b.n	8103a68 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103934:	4b6f      	ldr	r3, [pc, #444]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103936:	681b      	ldr	r3, [r3, #0]
 8103938:	f003 0320 	and.w	r3, r3, #32
 810393c:	2b00      	cmp	r3, #0
 810393e:	d02d      	beq.n	810399c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103940:	4b6c      	ldr	r3, [pc, #432]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103942:	681b      	ldr	r3, [r3, #0]
 8103944:	08db      	lsrs	r3, r3, #3
 8103946:	f003 0303 	and.w	r3, r3, #3
 810394a:	4a6b      	ldr	r2, [pc, #428]	; (8103af8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810394c:	fa22 f303 	lsr.w	r3, r2, r3
 8103950:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103952:	687b      	ldr	r3, [r7, #4]
 8103954:	ee07 3a90 	vmov	s15, r3
 8103958:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810395c:	693b      	ldr	r3, [r7, #16]
 810395e:	ee07 3a90 	vmov	s15, r3
 8103962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810396a:	4b62      	ldr	r3, [pc, #392]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810396e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103972:	ee07 3a90 	vmov	s15, r3
 8103976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810397a:	ed97 6a02 	vldr	s12, [r7, #8]
 810397e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103b04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810398a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810398e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103996:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 810399a:	e087      	b.n	8103aac <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810399c:	693b      	ldr	r3, [r7, #16]
 810399e:	ee07 3a90 	vmov	s15, r3
 81039a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81039a6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103b08 <HAL_RCC_GetSysClockFreq+0x2e8>
 81039aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81039ae:	4b51      	ldr	r3, [pc, #324]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81039b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81039b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81039b6:	ee07 3a90 	vmov	s15, r3
 81039ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81039be:	ed97 6a02 	vldr	s12, [r7, #8]
 81039c2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103b04 <HAL_RCC_GetSysClockFreq+0x2e4>
 81039c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81039ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81039ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81039d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81039d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81039da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81039de:	e065      	b.n	8103aac <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81039e0:	693b      	ldr	r3, [r7, #16]
 81039e2:	ee07 3a90 	vmov	s15, r3
 81039e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81039ea:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103b0c <HAL_RCC_GetSysClockFreq+0x2ec>
 81039ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81039f2:	4b40      	ldr	r3, [pc, #256]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81039f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81039fa:	ee07 3a90 	vmov	s15, r3
 81039fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103a02:	ed97 6a02 	vldr	s12, [r7, #8]
 8103a06:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103b04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103a12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103a22:	e043      	b.n	8103aac <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103a24:	693b      	ldr	r3, [r7, #16]
 8103a26:	ee07 3a90 	vmov	s15, r3
 8103a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103a2e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103b10 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103a36:	4b2f      	ldr	r3, [pc, #188]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103a3e:	ee07 3a90 	vmov	s15, r3
 8103a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103a46:	ed97 6a02 	vldr	s12, [r7, #8]
 8103a4a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103b04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103a56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103a66:	e021      	b.n	8103aac <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103a68:	693b      	ldr	r3, [r7, #16]
 8103a6a:	ee07 3a90 	vmov	s15, r3
 8103a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103a72:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103b0c <HAL_RCC_GetSysClockFreq+0x2ec>
 8103a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103a7a:	4b1e      	ldr	r3, [pc, #120]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103a82:	ee07 3a90 	vmov	s15, r3
 8103a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103a8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8103a8e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103b04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103a9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103aaa:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8103aac:	4b11      	ldr	r3, [pc, #68]	; (8103af4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103ab0:	0a5b      	lsrs	r3, r3, #9
 8103ab2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103ab6:	3301      	adds	r3, #1
 8103ab8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8103aba:	683b      	ldr	r3, [r7, #0]
 8103abc:	ee07 3a90 	vmov	s15, r3
 8103ac0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103ac4:	edd7 6a07 	vldr	s13, [r7, #28]
 8103ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103acc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103ad0:	ee17 3a90 	vmov	r3, s15
 8103ad4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8103ad6:	e005      	b.n	8103ae4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8103ad8:	2300      	movs	r3, #0
 8103ada:	61bb      	str	r3, [r7, #24]
    break;
 8103adc:	e002      	b.n	8103ae4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8103ade:	4b07      	ldr	r3, [pc, #28]	; (8103afc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103ae0:	61bb      	str	r3, [r7, #24]
    break;
 8103ae2:	bf00      	nop
  }

  return sysclockfreq;
 8103ae4:	69bb      	ldr	r3, [r7, #24]
}
 8103ae6:	4618      	mov	r0, r3
 8103ae8:	3724      	adds	r7, #36	; 0x24
 8103aea:	46bd      	mov	sp, r7
 8103aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103af0:	4770      	bx	lr
 8103af2:	bf00      	nop
 8103af4:	58024400 	.word	0x58024400
 8103af8:	03d09000 	.word	0x03d09000
 8103afc:	003d0900 	.word	0x003d0900
 8103b00:	007a1200 	.word	0x007a1200
 8103b04:	46000000 	.word	0x46000000
 8103b08:	4c742400 	.word	0x4c742400
 8103b0c:	4a742400 	.word	0x4a742400
 8103b10:	4af42400 	.word	0x4af42400

08103b14 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8103b14:	b580      	push	{r7, lr}
 8103b16:	b084      	sub	sp, #16
 8103b18:	af00      	add	r7, sp, #0
 8103b1a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8103b1c:	687b      	ldr	r3, [r7, #4]
 8103b1e:	2b00      	cmp	r3, #0
 8103b20:	d101      	bne.n	8103b26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8103b22:	2301      	movs	r3, #1
 8103b24:	e0f1      	b.n	8103d0a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	2200      	movs	r2, #0
 8103b2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	681b      	ldr	r3, [r3, #0]
 8103b30:	4a78      	ldr	r2, [pc, #480]	; (8103d14 <HAL_SPI_Init+0x200>)
 8103b32:	4293      	cmp	r3, r2
 8103b34:	d00f      	beq.n	8103b56 <HAL_SPI_Init+0x42>
 8103b36:	687b      	ldr	r3, [r7, #4]
 8103b38:	681b      	ldr	r3, [r3, #0]
 8103b3a:	4a77      	ldr	r2, [pc, #476]	; (8103d18 <HAL_SPI_Init+0x204>)
 8103b3c:	4293      	cmp	r3, r2
 8103b3e:	d00a      	beq.n	8103b56 <HAL_SPI_Init+0x42>
 8103b40:	687b      	ldr	r3, [r7, #4]
 8103b42:	681b      	ldr	r3, [r3, #0]
 8103b44:	4a75      	ldr	r2, [pc, #468]	; (8103d1c <HAL_SPI_Init+0x208>)
 8103b46:	4293      	cmp	r3, r2
 8103b48:	d005      	beq.n	8103b56 <HAL_SPI_Init+0x42>
 8103b4a:	687b      	ldr	r3, [r7, #4]
 8103b4c:	68db      	ldr	r3, [r3, #12]
 8103b4e:	2b0f      	cmp	r3, #15
 8103b50:	d901      	bls.n	8103b56 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8103b52:	2301      	movs	r3, #1
 8103b54:	e0d9      	b.n	8103d0a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8103b56:	6878      	ldr	r0, [r7, #4]
 8103b58:	f000 ffd2 	bl	8104b00 <SPI_GetPacketSize>
 8103b5c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103b5e:	687b      	ldr	r3, [r7, #4]
 8103b60:	681b      	ldr	r3, [r3, #0]
 8103b62:	4a6c      	ldr	r2, [pc, #432]	; (8103d14 <HAL_SPI_Init+0x200>)
 8103b64:	4293      	cmp	r3, r2
 8103b66:	d00c      	beq.n	8103b82 <HAL_SPI_Init+0x6e>
 8103b68:	687b      	ldr	r3, [r7, #4]
 8103b6a:	681b      	ldr	r3, [r3, #0]
 8103b6c:	4a6a      	ldr	r2, [pc, #424]	; (8103d18 <HAL_SPI_Init+0x204>)
 8103b6e:	4293      	cmp	r3, r2
 8103b70:	d007      	beq.n	8103b82 <HAL_SPI_Init+0x6e>
 8103b72:	687b      	ldr	r3, [r7, #4]
 8103b74:	681b      	ldr	r3, [r3, #0]
 8103b76:	4a69      	ldr	r2, [pc, #420]	; (8103d1c <HAL_SPI_Init+0x208>)
 8103b78:	4293      	cmp	r3, r2
 8103b7a:	d002      	beq.n	8103b82 <HAL_SPI_Init+0x6e>
 8103b7c:	68fb      	ldr	r3, [r7, #12]
 8103b7e:	2b08      	cmp	r3, #8
 8103b80:	d811      	bhi.n	8103ba6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103b82:	687b      	ldr	r3, [r7, #4]
 8103b84:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103b86:	4a63      	ldr	r2, [pc, #396]	; (8103d14 <HAL_SPI_Init+0x200>)
 8103b88:	4293      	cmp	r3, r2
 8103b8a:	d009      	beq.n	8103ba0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	681b      	ldr	r3, [r3, #0]
 8103b90:	4a61      	ldr	r2, [pc, #388]	; (8103d18 <HAL_SPI_Init+0x204>)
 8103b92:	4293      	cmp	r3, r2
 8103b94:	d004      	beq.n	8103ba0 <HAL_SPI_Init+0x8c>
 8103b96:	687b      	ldr	r3, [r7, #4]
 8103b98:	681b      	ldr	r3, [r3, #0]
 8103b9a:	4a60      	ldr	r2, [pc, #384]	; (8103d1c <HAL_SPI_Init+0x208>)
 8103b9c:	4293      	cmp	r3, r2
 8103b9e:	d104      	bne.n	8103baa <HAL_SPI_Init+0x96>
 8103ba0:	68fb      	ldr	r3, [r7, #12]
 8103ba2:	2b10      	cmp	r3, #16
 8103ba4:	d901      	bls.n	8103baa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8103ba6:	2301      	movs	r3, #1
 8103ba8:	e0af      	b.n	8103d0a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8103baa:	687b      	ldr	r3, [r7, #4]
 8103bac:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103bb0:	b2db      	uxtb	r3, r3
 8103bb2:	2b00      	cmp	r3, #0
 8103bb4:	d106      	bne.n	8103bc4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8103bb6:	687b      	ldr	r3, [r7, #4]
 8103bb8:	2200      	movs	r2, #0
 8103bba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8103bbe:	6878      	ldr	r0, [r7, #4]
 8103bc0:	f7fd f94e 	bl	8100e60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8103bc4:	687b      	ldr	r3, [r7, #4]
 8103bc6:	2202      	movs	r2, #2
 8103bc8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8103bcc:	687b      	ldr	r3, [r7, #4]
 8103bce:	681b      	ldr	r3, [r3, #0]
 8103bd0:	681a      	ldr	r2, [r3, #0]
 8103bd2:	687b      	ldr	r3, [r7, #4]
 8103bd4:	681b      	ldr	r3, [r3, #0]
 8103bd6:	f022 0201 	bic.w	r2, r2, #1
 8103bda:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8103bdc:	687b      	ldr	r3, [r7, #4]
 8103bde:	681b      	ldr	r3, [r3, #0]
 8103be0:	689b      	ldr	r3, [r3, #8]
 8103be2:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8103be6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103be8:	687b      	ldr	r3, [r7, #4]
 8103bea:	699b      	ldr	r3, [r3, #24]
 8103bec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103bf0:	d119      	bne.n	8103c26 <HAL_SPI_Init+0x112>
 8103bf2:	687b      	ldr	r3, [r7, #4]
 8103bf4:	685b      	ldr	r3, [r3, #4]
 8103bf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103bfa:	d103      	bne.n	8103c04 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103bfc:	687b      	ldr	r3, [r7, #4]
 8103bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103c00:	2b00      	cmp	r3, #0
 8103c02:	d008      	beq.n	8103c16 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103c04:	687b      	ldr	r3, [r7, #4]
 8103c06:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103c08:	2b00      	cmp	r3, #0
 8103c0a:	d10c      	bne.n	8103c26 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8103c0c:	687b      	ldr	r3, [r7, #4]
 8103c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103c10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103c14:	d107      	bne.n	8103c26 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8103c16:	687b      	ldr	r3, [r7, #4]
 8103c18:	681b      	ldr	r3, [r3, #0]
 8103c1a:	681a      	ldr	r2, [r3, #0]
 8103c1c:	687b      	ldr	r3, [r7, #4]
 8103c1e:	681b      	ldr	r3, [r3, #0]
 8103c20:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8103c24:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8103c26:	687b      	ldr	r3, [r7, #4]
 8103c28:	69da      	ldr	r2, [r3, #28]
 8103c2a:	687b      	ldr	r3, [r7, #4]
 8103c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103c2e:	431a      	orrs	r2, r3
 8103c30:	68bb      	ldr	r3, [r7, #8]
 8103c32:	431a      	orrs	r2, r3
 8103c34:	687b      	ldr	r3, [r7, #4]
 8103c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103c38:	ea42 0103 	orr.w	r1, r2, r3
 8103c3c:	687b      	ldr	r3, [r7, #4]
 8103c3e:	68da      	ldr	r2, [r3, #12]
 8103c40:	687b      	ldr	r3, [r7, #4]
 8103c42:	681b      	ldr	r3, [r3, #0]
 8103c44:	430a      	orrs	r2, r1
 8103c46:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8103c48:	687b      	ldr	r3, [r7, #4]
 8103c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103c4c:	687b      	ldr	r3, [r7, #4]
 8103c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103c50:	431a      	orrs	r2, r3
 8103c52:	687b      	ldr	r3, [r7, #4]
 8103c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103c56:	431a      	orrs	r2, r3
 8103c58:	687b      	ldr	r3, [r7, #4]
 8103c5a:	699b      	ldr	r3, [r3, #24]
 8103c5c:	431a      	orrs	r2, r3
 8103c5e:	687b      	ldr	r3, [r7, #4]
 8103c60:	691b      	ldr	r3, [r3, #16]
 8103c62:	431a      	orrs	r2, r3
 8103c64:	687b      	ldr	r3, [r7, #4]
 8103c66:	695b      	ldr	r3, [r3, #20]
 8103c68:	431a      	orrs	r2, r3
 8103c6a:	687b      	ldr	r3, [r7, #4]
 8103c6c:	6a1b      	ldr	r3, [r3, #32]
 8103c6e:	431a      	orrs	r2, r3
 8103c70:	687b      	ldr	r3, [r7, #4]
 8103c72:	685b      	ldr	r3, [r3, #4]
 8103c74:	431a      	orrs	r2, r3
 8103c76:	687b      	ldr	r3, [r7, #4]
 8103c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103c7a:	431a      	orrs	r2, r3
 8103c7c:	687b      	ldr	r3, [r7, #4]
 8103c7e:	689b      	ldr	r3, [r3, #8]
 8103c80:	431a      	orrs	r2, r3
 8103c82:	687b      	ldr	r3, [r7, #4]
 8103c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103c86:	ea42 0103 	orr.w	r1, r2, r3
 8103c8a:	687b      	ldr	r3, [r7, #4]
 8103c8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8103c8e:	687b      	ldr	r3, [r7, #4]
 8103c90:	681b      	ldr	r3, [r3, #0]
 8103c92:	430a      	orrs	r2, r1
 8103c94:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8103c96:	687b      	ldr	r3, [r7, #4]
 8103c98:	685b      	ldr	r3, [r3, #4]
 8103c9a:	2b00      	cmp	r3, #0
 8103c9c:	d113      	bne.n	8103cc6 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8103c9e:	687b      	ldr	r3, [r7, #4]
 8103ca0:	681b      	ldr	r3, [r3, #0]
 8103ca2:	689b      	ldr	r3, [r3, #8]
 8103ca4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8103ca8:	687b      	ldr	r3, [r7, #4]
 8103caa:	681b      	ldr	r3, [r3, #0]
 8103cac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103cb0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8103cb2:	687b      	ldr	r3, [r7, #4]
 8103cb4:	681b      	ldr	r3, [r3, #0]
 8103cb6:	689b      	ldr	r3, [r3, #8]
 8103cb8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8103cbc:	687b      	ldr	r3, [r7, #4]
 8103cbe:	681b      	ldr	r3, [r3, #0]
 8103cc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8103cc4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8103cc6:	687b      	ldr	r3, [r7, #4]
 8103cc8:	681b      	ldr	r3, [r3, #0]
 8103cca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8103ccc:	687b      	ldr	r3, [r7, #4]
 8103cce:	681b      	ldr	r3, [r3, #0]
 8103cd0:	f022 0201 	bic.w	r2, r2, #1
 8103cd4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8103cd6:	687b      	ldr	r3, [r7, #4]
 8103cd8:	685b      	ldr	r3, [r3, #4]
 8103cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103cde:	2b00      	cmp	r3, #0
 8103ce0:	d00a      	beq.n	8103cf8 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8103ce2:	687b      	ldr	r3, [r7, #4]
 8103ce4:	681b      	ldr	r3, [r3, #0]
 8103ce6:	68db      	ldr	r3, [r3, #12]
 8103ce8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8103cec:	687b      	ldr	r3, [r7, #4]
 8103cee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103cf0:	687b      	ldr	r3, [r7, #4]
 8103cf2:	681b      	ldr	r3, [r3, #0]
 8103cf4:	430a      	orrs	r2, r1
 8103cf6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8103cf8:	687b      	ldr	r3, [r7, #4]
 8103cfa:	2200      	movs	r2, #0
 8103cfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8103d00:	687b      	ldr	r3, [r7, #4]
 8103d02:	2201      	movs	r2, #1
 8103d04:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8103d08:	2300      	movs	r3, #0
}
 8103d0a:	4618      	mov	r0, r3
 8103d0c:	3710      	adds	r7, #16
 8103d0e:	46bd      	mov	sp, r7
 8103d10:	bd80      	pop	{r7, pc}
 8103d12:	bf00      	nop
 8103d14:	40013000 	.word	0x40013000
 8103d18:	40003800 	.word	0x40003800
 8103d1c:	40003c00 	.word	0x40003c00

08103d20 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103d20:	b580      	push	{r7, lr}
 8103d22:	b08a      	sub	sp, #40	; 0x28
 8103d24:	af02      	add	r7, sp, #8
 8103d26:	60f8      	str	r0, [r7, #12]
 8103d28:	60b9      	str	r1, [r7, #8]
 8103d2a:	603b      	str	r3, [r7, #0]
 8103d2c:	4613      	mov	r3, r2
 8103d2e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103d30:	68fb      	ldr	r3, [r7, #12]
 8103d32:	681b      	ldr	r3, [r3, #0]
 8103d34:	3320      	adds	r3, #32
 8103d36:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103d38:	2300      	movs	r3, #0
 8103d3a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103d3c:	68fb      	ldr	r3, [r7, #12]
 8103d3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103d42:	2b01      	cmp	r3, #1
 8103d44:	d101      	bne.n	8103d4a <HAL_SPI_Transmit+0x2a>
 8103d46:	2302      	movs	r3, #2
 8103d48:	e1d4      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
 8103d4a:	68fb      	ldr	r3, [r7, #12]
 8103d4c:	2201      	movs	r2, #1
 8103d4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103d52:	f7fd fa75 	bl	8101240 <HAL_GetTick>
 8103d56:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103d58:	68fb      	ldr	r3, [r7, #12]
 8103d5a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103d5e:	b2db      	uxtb	r3, r3
 8103d60:	2b01      	cmp	r3, #1
 8103d62:	d007      	beq.n	8103d74 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8103d64:	2302      	movs	r3, #2
 8103d66:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103d68:	68fb      	ldr	r3, [r7, #12]
 8103d6a:	2200      	movs	r2, #0
 8103d6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103d70:	7efb      	ldrb	r3, [r7, #27]
 8103d72:	e1bf      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103d74:	68bb      	ldr	r3, [r7, #8]
 8103d76:	2b00      	cmp	r3, #0
 8103d78:	d002      	beq.n	8103d80 <HAL_SPI_Transmit+0x60>
 8103d7a:	88fb      	ldrh	r3, [r7, #6]
 8103d7c:	2b00      	cmp	r3, #0
 8103d7e:	d107      	bne.n	8103d90 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8103d80:	2301      	movs	r3, #1
 8103d82:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103d84:	68fb      	ldr	r3, [r7, #12]
 8103d86:	2200      	movs	r2, #0
 8103d88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103d8c:	7efb      	ldrb	r3, [r7, #27]
 8103d8e:	e1b1      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8103d90:	68fb      	ldr	r3, [r7, #12]
 8103d92:	2203      	movs	r2, #3
 8103d94:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103d98:	68fb      	ldr	r3, [r7, #12]
 8103d9a:	2200      	movs	r2, #0
 8103d9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8103da0:	68fb      	ldr	r3, [r7, #12]
 8103da2:	68ba      	ldr	r2, [r7, #8]
 8103da4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8103da6:	68fb      	ldr	r3, [r7, #12]
 8103da8:	88fa      	ldrh	r2, [r7, #6]
 8103daa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8103dae:	68fb      	ldr	r3, [r7, #12]
 8103db0:	88fa      	ldrh	r2, [r7, #6]
 8103db2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8103db6:	68fb      	ldr	r3, [r7, #12]
 8103db8:	2200      	movs	r2, #0
 8103dba:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8103dbc:	68fb      	ldr	r3, [r7, #12]
 8103dbe:	2200      	movs	r2, #0
 8103dc0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8103dc4:	68fb      	ldr	r3, [r7, #12]
 8103dc6:	2200      	movs	r2, #0
 8103dc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8103dcc:	68fb      	ldr	r3, [r7, #12]
 8103dce:	2200      	movs	r2, #0
 8103dd0:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8103dd2:	68fb      	ldr	r3, [r7, #12]
 8103dd4:	2200      	movs	r2, #0
 8103dd6:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103dd8:	68fb      	ldr	r3, [r7, #12]
 8103dda:	689b      	ldr	r3, [r3, #8]
 8103ddc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8103de0:	d107      	bne.n	8103df2 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8103de2:	68fb      	ldr	r3, [r7, #12]
 8103de4:	681b      	ldr	r3, [r3, #0]
 8103de6:	681a      	ldr	r2, [r3, #0]
 8103de8:	68fb      	ldr	r3, [r7, #12]
 8103dea:	681b      	ldr	r3, [r3, #0]
 8103dec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103df0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103df2:	68fb      	ldr	r3, [r7, #12]
 8103df4:	681b      	ldr	r3, [r3, #0]
 8103df6:	685b      	ldr	r3, [r3, #4]
 8103df8:	0c1b      	lsrs	r3, r3, #16
 8103dfa:	041b      	lsls	r3, r3, #16
 8103dfc:	88f9      	ldrh	r1, [r7, #6]
 8103dfe:	68fa      	ldr	r2, [r7, #12]
 8103e00:	6812      	ldr	r2, [r2, #0]
 8103e02:	430b      	orrs	r3, r1
 8103e04:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103e06:	68fb      	ldr	r3, [r7, #12]
 8103e08:	681b      	ldr	r3, [r3, #0]
 8103e0a:	681a      	ldr	r2, [r3, #0]
 8103e0c:	68fb      	ldr	r3, [r7, #12]
 8103e0e:	681b      	ldr	r3, [r3, #0]
 8103e10:	f042 0201 	orr.w	r2, r2, #1
 8103e14:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103e16:	68fb      	ldr	r3, [r7, #12]
 8103e18:	685b      	ldr	r3, [r3, #4]
 8103e1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103e1e:	d107      	bne.n	8103e30 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103e20:	68fb      	ldr	r3, [r7, #12]
 8103e22:	681b      	ldr	r3, [r3, #0]
 8103e24:	681a      	ldr	r2, [r3, #0]
 8103e26:	68fb      	ldr	r3, [r7, #12]
 8103e28:	681b      	ldr	r3, [r3, #0]
 8103e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103e2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103e30:	68fb      	ldr	r3, [r7, #12]
 8103e32:	68db      	ldr	r3, [r3, #12]
 8103e34:	2b0f      	cmp	r3, #15
 8103e36:	d947      	bls.n	8103ec8 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8103e38:	e03f      	b.n	8103eba <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103e3a:	68fb      	ldr	r3, [r7, #12]
 8103e3c:	681b      	ldr	r3, [r3, #0]
 8103e3e:	695b      	ldr	r3, [r3, #20]
 8103e40:	f003 0302 	and.w	r3, r3, #2
 8103e44:	2b02      	cmp	r3, #2
 8103e46:	d114      	bne.n	8103e72 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103e48:	68fb      	ldr	r3, [r7, #12]
 8103e4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103e4c:	68fb      	ldr	r3, [r7, #12]
 8103e4e:	681b      	ldr	r3, [r3, #0]
 8103e50:	6812      	ldr	r2, [r2, #0]
 8103e52:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8103e54:	68fb      	ldr	r3, [r7, #12]
 8103e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e58:	1d1a      	adds	r2, r3, #4
 8103e5a:	68fb      	ldr	r3, [r7, #12]
 8103e5c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8103e5e:	68fb      	ldr	r3, [r7, #12]
 8103e60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103e64:	b29b      	uxth	r3, r3
 8103e66:	3b01      	subs	r3, #1
 8103e68:	b29a      	uxth	r2, r3
 8103e6a:	68fb      	ldr	r3, [r7, #12]
 8103e6c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103e70:	e023      	b.n	8103eba <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103e72:	f7fd f9e5 	bl	8101240 <HAL_GetTick>
 8103e76:	4602      	mov	r2, r0
 8103e78:	697b      	ldr	r3, [r7, #20]
 8103e7a:	1ad3      	subs	r3, r2, r3
 8103e7c:	683a      	ldr	r2, [r7, #0]
 8103e7e:	429a      	cmp	r2, r3
 8103e80:	d803      	bhi.n	8103e8a <HAL_SPI_Transmit+0x16a>
 8103e82:	683b      	ldr	r3, [r7, #0]
 8103e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103e88:	d102      	bne.n	8103e90 <HAL_SPI_Transmit+0x170>
 8103e8a:	683b      	ldr	r3, [r7, #0]
 8103e8c:	2b00      	cmp	r3, #0
 8103e8e:	d114      	bne.n	8103eba <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103e90:	68f8      	ldr	r0, [r7, #12]
 8103e92:	f000 fd67 	bl	8104964 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103e96:	68fb      	ldr	r3, [r7, #12]
 8103e98:	2200      	movs	r2, #0
 8103e9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103e9e:	68fb      	ldr	r3, [r7, #12]
 8103ea0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103ea4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103ea8:	68fb      	ldr	r3, [r7, #12]
 8103eaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103eae:	68fb      	ldr	r3, [r7, #12]
 8103eb0:	2201      	movs	r2, #1
 8103eb2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103eb6:	2303      	movs	r3, #3
 8103eb8:	e11c      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8103eba:	68fb      	ldr	r3, [r7, #12]
 8103ebc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103ec0:	b29b      	uxth	r3, r3
 8103ec2:	2b00      	cmp	r3, #0
 8103ec4:	d1b9      	bne.n	8103e3a <HAL_SPI_Transmit+0x11a>
 8103ec6:	e0ef      	b.n	81040a8 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103ec8:	68fb      	ldr	r3, [r7, #12]
 8103eca:	68db      	ldr	r3, [r3, #12]
 8103ecc:	2b07      	cmp	r3, #7
 8103ece:	f240 80e4 	bls.w	810409a <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8103ed2:	e05d      	b.n	8103f90 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103ed4:	68fb      	ldr	r3, [r7, #12]
 8103ed6:	681b      	ldr	r3, [r3, #0]
 8103ed8:	695b      	ldr	r3, [r3, #20]
 8103eda:	f003 0302 	and.w	r3, r3, #2
 8103ede:	2b02      	cmp	r3, #2
 8103ee0:	d132      	bne.n	8103f48 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103ee2:	68fb      	ldr	r3, [r7, #12]
 8103ee4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103ee8:	b29b      	uxth	r3, r3
 8103eea:	2b01      	cmp	r3, #1
 8103eec:	d918      	bls.n	8103f20 <HAL_SPI_Transmit+0x200>
 8103eee:	68fb      	ldr	r3, [r7, #12]
 8103ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103ef2:	2b00      	cmp	r3, #0
 8103ef4:	d014      	beq.n	8103f20 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103ef6:	68fb      	ldr	r3, [r7, #12]
 8103ef8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103efa:	68fb      	ldr	r3, [r7, #12]
 8103efc:	681b      	ldr	r3, [r3, #0]
 8103efe:	6812      	ldr	r2, [r2, #0]
 8103f00:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103f02:	68fb      	ldr	r3, [r7, #12]
 8103f04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f06:	1d1a      	adds	r2, r3, #4
 8103f08:	68fb      	ldr	r3, [r7, #12]
 8103f0a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103f0c:	68fb      	ldr	r3, [r7, #12]
 8103f0e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f12:	b29b      	uxth	r3, r3
 8103f14:	3b02      	subs	r3, #2
 8103f16:	b29a      	uxth	r2, r3
 8103f18:	68fb      	ldr	r3, [r7, #12]
 8103f1a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103f1e:	e037      	b.n	8103f90 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8103f20:	68fb      	ldr	r3, [r7, #12]
 8103f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f24:	881a      	ldrh	r2, [r3, #0]
 8103f26:	69fb      	ldr	r3, [r7, #28]
 8103f28:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103f2a:	68fb      	ldr	r3, [r7, #12]
 8103f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f2e:	1c9a      	adds	r2, r3, #2
 8103f30:	68fb      	ldr	r3, [r7, #12]
 8103f32:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8103f34:	68fb      	ldr	r3, [r7, #12]
 8103f36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f3a:	b29b      	uxth	r3, r3
 8103f3c:	3b01      	subs	r3, #1
 8103f3e:	b29a      	uxth	r2, r3
 8103f40:	68fb      	ldr	r3, [r7, #12]
 8103f42:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103f46:	e023      	b.n	8103f90 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103f48:	f7fd f97a 	bl	8101240 <HAL_GetTick>
 8103f4c:	4602      	mov	r2, r0
 8103f4e:	697b      	ldr	r3, [r7, #20]
 8103f50:	1ad3      	subs	r3, r2, r3
 8103f52:	683a      	ldr	r2, [r7, #0]
 8103f54:	429a      	cmp	r2, r3
 8103f56:	d803      	bhi.n	8103f60 <HAL_SPI_Transmit+0x240>
 8103f58:	683b      	ldr	r3, [r7, #0]
 8103f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103f5e:	d102      	bne.n	8103f66 <HAL_SPI_Transmit+0x246>
 8103f60:	683b      	ldr	r3, [r7, #0]
 8103f62:	2b00      	cmp	r3, #0
 8103f64:	d114      	bne.n	8103f90 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103f66:	68f8      	ldr	r0, [r7, #12]
 8103f68:	f000 fcfc 	bl	8104964 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103f6c:	68fb      	ldr	r3, [r7, #12]
 8103f6e:	2200      	movs	r2, #0
 8103f70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103f74:	68fb      	ldr	r3, [r7, #12]
 8103f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103f7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103f7e:	68fb      	ldr	r3, [r7, #12]
 8103f80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103f84:	68fb      	ldr	r3, [r7, #12]
 8103f86:	2201      	movs	r2, #1
 8103f88:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103f8c:	2303      	movs	r3, #3
 8103f8e:	e0b1      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8103f90:	68fb      	ldr	r3, [r7, #12]
 8103f92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f96:	b29b      	uxth	r3, r3
 8103f98:	2b00      	cmp	r3, #0
 8103f9a:	d19b      	bne.n	8103ed4 <HAL_SPI_Transmit+0x1b4>
 8103f9c:	e084      	b.n	81040a8 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103f9e:	68fb      	ldr	r3, [r7, #12]
 8103fa0:	681b      	ldr	r3, [r3, #0]
 8103fa2:	695b      	ldr	r3, [r3, #20]
 8103fa4:	f003 0302 	and.w	r3, r3, #2
 8103fa8:	2b02      	cmp	r3, #2
 8103faa:	d152      	bne.n	8104052 <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8103fac:	68fb      	ldr	r3, [r7, #12]
 8103fae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103fb2:	b29b      	uxth	r3, r3
 8103fb4:	2b03      	cmp	r3, #3
 8103fb6:	d918      	bls.n	8103fea <HAL_SPI_Transmit+0x2ca>
 8103fb8:	68fb      	ldr	r3, [r7, #12]
 8103fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103fbc:	2b40      	cmp	r3, #64	; 0x40
 8103fbe:	d914      	bls.n	8103fea <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103fc0:	68fb      	ldr	r3, [r7, #12]
 8103fc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103fc4:	68fb      	ldr	r3, [r7, #12]
 8103fc6:	681b      	ldr	r3, [r3, #0]
 8103fc8:	6812      	ldr	r2, [r2, #0]
 8103fca:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103fcc:	68fb      	ldr	r3, [r7, #12]
 8103fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103fd0:	1d1a      	adds	r2, r3, #4
 8103fd2:	68fb      	ldr	r3, [r7, #12]
 8103fd4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8103fd6:	68fb      	ldr	r3, [r7, #12]
 8103fd8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103fdc:	b29b      	uxth	r3, r3
 8103fde:	3b04      	subs	r3, #4
 8103fe0:	b29a      	uxth	r2, r3
 8103fe2:	68fb      	ldr	r3, [r7, #12]
 8103fe4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103fe8:	e057      	b.n	810409a <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103fea:	68fb      	ldr	r3, [r7, #12]
 8103fec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103ff0:	b29b      	uxth	r3, r3
 8103ff2:	2b01      	cmp	r3, #1
 8103ff4:	d917      	bls.n	8104026 <HAL_SPI_Transmit+0x306>
 8103ff6:	68fb      	ldr	r3, [r7, #12]
 8103ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103ffa:	2b00      	cmp	r3, #0
 8103ffc:	d013      	beq.n	8104026 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8103ffe:	68fb      	ldr	r3, [r7, #12]
 8104000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104002:	881a      	ldrh	r2, [r3, #0]
 8104004:	69fb      	ldr	r3, [r7, #28]
 8104006:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8104008:	68fb      	ldr	r3, [r7, #12]
 810400a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810400c:	1c9a      	adds	r2, r3, #2
 810400e:	68fb      	ldr	r3, [r7, #12]
 8104010:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8104012:	68fb      	ldr	r3, [r7, #12]
 8104014:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104018:	b29b      	uxth	r3, r3
 810401a:	3b02      	subs	r3, #2
 810401c:	b29a      	uxth	r2, r3
 810401e:	68fb      	ldr	r3, [r7, #12]
 8104020:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104024:	e039      	b.n	810409a <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8104026:	68fb      	ldr	r3, [r7, #12]
 8104028:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 810402a:	68fb      	ldr	r3, [r7, #12]
 810402c:	681b      	ldr	r3, [r3, #0]
 810402e:	3320      	adds	r3, #32
 8104030:	7812      	ldrb	r2, [r2, #0]
 8104032:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8104034:	68fb      	ldr	r3, [r7, #12]
 8104036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104038:	1c5a      	adds	r2, r3, #1
 810403a:	68fb      	ldr	r3, [r7, #12]
 810403c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 810403e:	68fb      	ldr	r3, [r7, #12]
 8104040:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104044:	b29b      	uxth	r3, r3
 8104046:	3b01      	subs	r3, #1
 8104048:	b29a      	uxth	r2, r3
 810404a:	68fb      	ldr	r3, [r7, #12]
 810404c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104050:	e023      	b.n	810409a <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104052:	f7fd f8f5 	bl	8101240 <HAL_GetTick>
 8104056:	4602      	mov	r2, r0
 8104058:	697b      	ldr	r3, [r7, #20]
 810405a:	1ad3      	subs	r3, r2, r3
 810405c:	683a      	ldr	r2, [r7, #0]
 810405e:	429a      	cmp	r2, r3
 8104060:	d803      	bhi.n	810406a <HAL_SPI_Transmit+0x34a>
 8104062:	683b      	ldr	r3, [r7, #0]
 8104064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104068:	d102      	bne.n	8104070 <HAL_SPI_Transmit+0x350>
 810406a:	683b      	ldr	r3, [r7, #0]
 810406c:	2b00      	cmp	r3, #0
 810406e:	d114      	bne.n	810409a <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104070:	68f8      	ldr	r0, [r7, #12]
 8104072:	f000 fc77 	bl	8104964 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104076:	68fb      	ldr	r3, [r7, #12]
 8104078:	2200      	movs	r2, #0
 810407a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810407e:	68fb      	ldr	r3, [r7, #12]
 8104080:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104084:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104088:	68fb      	ldr	r3, [r7, #12]
 810408a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810408e:	68fb      	ldr	r3, [r7, #12]
 8104090:	2201      	movs	r2, #1
 8104092:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8104096:	2303      	movs	r3, #3
 8104098:	e02c      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 810409a:	68fb      	ldr	r3, [r7, #12]
 810409c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81040a0:	b29b      	uxth	r3, r3
 81040a2:	2b00      	cmp	r3, #0
 81040a4:	f47f af7b 	bne.w	8103f9e <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 81040a8:	683b      	ldr	r3, [r7, #0]
 81040aa:	9300      	str	r3, [sp, #0]
 81040ac:	697b      	ldr	r3, [r7, #20]
 81040ae:	2200      	movs	r2, #0
 81040b0:	2108      	movs	r1, #8
 81040b2:	68f8      	ldr	r0, [r7, #12]
 81040b4:	f000 fcf6 	bl	8104aa4 <SPI_WaitOnFlagUntilTimeout>
 81040b8:	4603      	mov	r3, r0
 81040ba:	2b00      	cmp	r3, #0
 81040bc:	d007      	beq.n	81040ce <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 81040be:	68fb      	ldr	r3, [r7, #12]
 81040c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81040c4:	f043 0220 	orr.w	r2, r3, #32
 81040c8:	68fb      	ldr	r3, [r7, #12]
 81040ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 81040ce:	68f8      	ldr	r0, [r7, #12]
 81040d0:	f000 fc48 	bl	8104964 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 81040d4:	68fb      	ldr	r3, [r7, #12]
 81040d6:	2200      	movs	r2, #0
 81040d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 81040dc:	68fb      	ldr	r3, [r7, #12]
 81040de:	2201      	movs	r2, #1
 81040e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81040e4:	68fb      	ldr	r3, [r7, #12]
 81040e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81040ea:	2b00      	cmp	r3, #0
 81040ec:	d001      	beq.n	81040f2 <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 81040ee:	2301      	movs	r3, #1
 81040f0:	e000      	b.n	81040f4 <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 81040f2:	7efb      	ldrb	r3, [r7, #27]
}
 81040f4:	4618      	mov	r0, r3
 81040f6:	3720      	adds	r7, #32
 81040f8:	46bd      	mov	sp, r7
 81040fa:	bd80      	pop	{r7, pc}

081040fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 81040fc:	b580      	push	{r7, lr}
 81040fe:	b08e      	sub	sp, #56	; 0x38
 8104100:	af02      	add	r7, sp, #8
 8104102:	60f8      	str	r0, [r7, #12]
 8104104:	60b9      	str	r1, [r7, #8]
 8104106:	607a      	str	r2, [r7, #4]
 8104108:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 810410a:	2300      	movs	r3, #0
 810410c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8104110:	68fb      	ldr	r3, [r7, #12]
 8104112:	681b      	ldr	r3, [r3, #0]
 8104114:	3320      	adds	r3, #32
 8104116:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8104118:	68fb      	ldr	r3, [r7, #12]
 810411a:	681b      	ldr	r3, [r3, #0]
 810411c:	3330      	adds	r3, #48	; 0x30
 810411e:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8104120:	68fb      	ldr	r3, [r7, #12]
 8104122:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8104126:	2b01      	cmp	r3, #1
 8104128:	d101      	bne.n	810412e <HAL_SPI_TransmitReceive+0x32>
 810412a:	2302      	movs	r3, #2
 810412c:	e207      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
 810412e:	68fb      	ldr	r3, [r7, #12]
 8104130:	2201      	movs	r2, #1
 8104132:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8104136:	f7fd f883 	bl	8101240 <HAL_GetTick>
 810413a:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 810413c:	887b      	ldrh	r3, [r7, #2]
 810413e:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8104140:	887b      	ldrh	r3, [r7, #2]
 8104142:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8104144:	68fb      	ldr	r3, [r7, #12]
 8104146:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810414a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 810414c:	68fb      	ldr	r3, [r7, #12]
 810414e:	685b      	ldr	r3, [r3, #4]
 8104150:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8104152:	7efb      	ldrb	r3, [r7, #27]
 8104154:	2b01      	cmp	r3, #1
 8104156:	d014      	beq.n	8104182 <HAL_SPI_TransmitReceive+0x86>
 8104158:	697b      	ldr	r3, [r7, #20]
 810415a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810415e:	d106      	bne.n	810416e <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8104160:	68fb      	ldr	r3, [r7, #12]
 8104162:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8104164:	2b00      	cmp	r3, #0
 8104166:	d102      	bne.n	810416e <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8104168:	7efb      	ldrb	r3, [r7, #27]
 810416a:	2b04      	cmp	r3, #4
 810416c:	d009      	beq.n	8104182 <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 810416e:	2302      	movs	r3, #2
 8104170:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8104174:	68fb      	ldr	r3, [r7, #12]
 8104176:	2200      	movs	r2, #0
 8104178:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810417c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8104180:	e1dd      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8104182:	68bb      	ldr	r3, [r7, #8]
 8104184:	2b00      	cmp	r3, #0
 8104186:	d005      	beq.n	8104194 <HAL_SPI_TransmitReceive+0x98>
 8104188:	687b      	ldr	r3, [r7, #4]
 810418a:	2b00      	cmp	r3, #0
 810418c:	d002      	beq.n	8104194 <HAL_SPI_TransmitReceive+0x98>
 810418e:	887b      	ldrh	r3, [r7, #2]
 8104190:	2b00      	cmp	r3, #0
 8104192:	d109      	bne.n	81041a8 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8104194:	2301      	movs	r3, #1
 8104196:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 810419a:	68fb      	ldr	r3, [r7, #12]
 810419c:	2200      	movs	r2, #0
 810419e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 81041a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 81041a6:	e1ca      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 81041a8:	68fb      	ldr	r3, [r7, #12]
 81041aa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81041ae:	b2db      	uxtb	r3, r3
 81041b0:	2b04      	cmp	r3, #4
 81041b2:	d003      	beq.n	81041bc <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 81041b4:	68fb      	ldr	r3, [r7, #12]
 81041b6:	2205      	movs	r2, #5
 81041b8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 81041bc:	68fb      	ldr	r3, [r7, #12]
 81041be:	2200      	movs	r2, #0
 81041c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 81041c4:	68fb      	ldr	r3, [r7, #12]
 81041c6:	687a      	ldr	r2, [r7, #4]
 81041c8:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 81041ca:	68fb      	ldr	r3, [r7, #12]
 81041cc:	887a      	ldrh	r2, [r7, #2]
 81041ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 81041d2:	68fb      	ldr	r3, [r7, #12]
 81041d4:	887a      	ldrh	r2, [r7, #2]
 81041d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 81041da:	68fb      	ldr	r3, [r7, #12]
 81041dc:	68ba      	ldr	r2, [r7, #8]
 81041de:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 81041e0:	68fb      	ldr	r3, [r7, #12]
 81041e2:	887a      	ldrh	r2, [r7, #2]
 81041e4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 81041e8:	68fb      	ldr	r3, [r7, #12]
 81041ea:	887a      	ldrh	r2, [r7, #2]
 81041ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 81041f0:	68fb      	ldr	r3, [r7, #12]
 81041f2:	2200      	movs	r2, #0
 81041f4:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 81041f6:	68fb      	ldr	r3, [r7, #12]
 81041f8:	2200      	movs	r2, #0
 81041fa:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81041fc:	68fb      	ldr	r3, [r7, #12]
 81041fe:	681b      	ldr	r3, [r3, #0]
 8104200:	685b      	ldr	r3, [r3, #4]
 8104202:	0c1b      	lsrs	r3, r3, #16
 8104204:	041b      	lsls	r3, r3, #16
 8104206:	8879      	ldrh	r1, [r7, #2]
 8104208:	68fa      	ldr	r2, [r7, #12]
 810420a:	6812      	ldr	r2, [r2, #0]
 810420c:	430b      	orrs	r3, r1
 810420e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8104210:	68fb      	ldr	r3, [r7, #12]
 8104212:	681b      	ldr	r3, [r3, #0]
 8104214:	681a      	ldr	r2, [r3, #0]
 8104216:	68fb      	ldr	r3, [r7, #12]
 8104218:	681b      	ldr	r3, [r3, #0]
 810421a:	f042 0201 	orr.w	r2, r2, #1
 810421e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8104220:	68fb      	ldr	r3, [r7, #12]
 8104222:	685b      	ldr	r3, [r3, #4]
 8104224:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104228:	d107      	bne.n	810423a <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 810422a:	68fb      	ldr	r3, [r7, #12]
 810422c:	681b      	ldr	r3, [r3, #0]
 810422e:	681a      	ldr	r2, [r3, #0]
 8104230:	68fb      	ldr	r3, [r7, #12]
 8104232:	681b      	ldr	r3, [r3, #0]
 8104234:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104238:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 810423a:	68fb      	ldr	r3, [r7, #12]
 810423c:	68db      	ldr	r3, [r3, #12]
 810423e:	2b0f      	cmp	r3, #15
 8104240:	d970      	bls.n	8104324 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104242:	e068      	b.n	8104316 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8104244:	68fb      	ldr	r3, [r7, #12]
 8104246:	681b      	ldr	r3, [r3, #0]
 8104248:	695b      	ldr	r3, [r3, #20]
 810424a:	f003 0302 	and.w	r3, r3, #2
 810424e:	2b02      	cmp	r3, #2
 8104250:	d11a      	bne.n	8104288 <HAL_SPI_TransmitReceive+0x18c>
 8104252:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104254:	2b00      	cmp	r3, #0
 8104256:	d017      	beq.n	8104288 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104258:	68fb      	ldr	r3, [r7, #12]
 810425a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 810425c:	68fb      	ldr	r3, [r7, #12]
 810425e:	681b      	ldr	r3, [r3, #0]
 8104260:	6812      	ldr	r2, [r2, #0]
 8104262:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8104264:	68fb      	ldr	r3, [r7, #12]
 8104266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104268:	1d1a      	adds	r2, r3, #4
 810426a:	68fb      	ldr	r3, [r7, #12]
 810426c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 810426e:	68fb      	ldr	r3, [r7, #12]
 8104270:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104274:	b29b      	uxth	r3, r3
 8104276:	3b01      	subs	r3, #1
 8104278:	b29a      	uxth	r2, r3
 810427a:	68fb      	ldr	r3, [r7, #12]
 810427c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104280:	68fb      	ldr	r3, [r7, #12]
 8104282:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104286:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8104288:	68fb      	ldr	r3, [r7, #12]
 810428a:	681b      	ldr	r3, [r3, #0]
 810428c:	695a      	ldr	r2, [r3, #20]
 810428e:	f248 0308 	movw	r3, #32776	; 0x8008
 8104292:	4013      	ands	r3, r2
 8104294:	2b00      	cmp	r3, #0
 8104296:	d01a      	beq.n	81042ce <HAL_SPI_TransmitReceive+0x1d2>
 8104298:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810429a:	2b00      	cmp	r3, #0
 810429c:	d017      	beq.n	81042ce <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810429e:	68fb      	ldr	r3, [r7, #12]
 81042a0:	681a      	ldr	r2, [r3, #0]
 81042a2:	68fb      	ldr	r3, [r7, #12]
 81042a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81042a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 81042a8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 81042aa:	68fb      	ldr	r3, [r7, #12]
 81042ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81042ae:	1d1a      	adds	r2, r3, #4
 81042b0:	68fb      	ldr	r3, [r7, #12]
 81042b2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 81042b4:	68fb      	ldr	r3, [r7, #12]
 81042b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81042ba:	b29b      	uxth	r3, r3
 81042bc:	3b01      	subs	r3, #1
 81042be:	b29a      	uxth	r2, r3
 81042c0:	68fb      	ldr	r3, [r7, #12]
 81042c2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81042c6:	68fb      	ldr	r3, [r7, #12]
 81042c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81042cc:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81042ce:	f7fc ffb7 	bl	8101240 <HAL_GetTick>
 81042d2:	4602      	mov	r2, r0
 81042d4:	69fb      	ldr	r3, [r7, #28]
 81042d6:	1ad3      	subs	r3, r2, r3
 81042d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81042da:	429a      	cmp	r2, r3
 81042dc:	d803      	bhi.n	81042e6 <HAL_SPI_TransmitReceive+0x1ea>
 81042de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81042e4:	d102      	bne.n	81042ec <HAL_SPI_TransmitReceive+0x1f0>
 81042e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81042e8:	2b00      	cmp	r3, #0
 81042ea:	d114      	bne.n	8104316 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81042ec:	68f8      	ldr	r0, [r7, #12]
 81042ee:	f000 fb39 	bl	8104964 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81042f2:	68fb      	ldr	r3, [r7, #12]
 81042f4:	2200      	movs	r2, #0
 81042f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81042fa:	68fb      	ldr	r3, [r7, #12]
 81042fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104300:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104304:	68fb      	ldr	r3, [r7, #12]
 8104306:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 810430a:	68fb      	ldr	r3, [r7, #12]
 810430c:	2201      	movs	r2, #1
 810430e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8104312:	2303      	movs	r3, #3
 8104314:	e113      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104316:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104318:	2b00      	cmp	r3, #0
 810431a:	d193      	bne.n	8104244 <HAL_SPI_TransmitReceive+0x148>
 810431c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810431e:	2b00      	cmp	r3, #0
 8104320:	d190      	bne.n	8104244 <HAL_SPI_TransmitReceive+0x148>
 8104322:	e0e5      	b.n	81044f0 <HAL_SPI_TransmitReceive+0x3f4>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8104324:	68fb      	ldr	r3, [r7, #12]
 8104326:	68db      	ldr	r3, [r3, #12]
 8104328:	2b07      	cmp	r3, #7
 810432a:	f240 80db 	bls.w	81044e4 <HAL_SPI_TransmitReceive+0x3e8>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810432e:	e066      	b.n	81043fe <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8104330:	68fb      	ldr	r3, [r7, #12]
 8104332:	681b      	ldr	r3, [r3, #0]
 8104334:	695b      	ldr	r3, [r3, #20]
 8104336:	f003 0302 	and.w	r3, r3, #2
 810433a:	2b02      	cmp	r3, #2
 810433c:	d119      	bne.n	8104372 <HAL_SPI_TransmitReceive+0x276>
 810433e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104340:	2b00      	cmp	r3, #0
 8104342:	d016      	beq.n	8104372 <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104344:	68fb      	ldr	r3, [r7, #12]
 8104346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104348:	881a      	ldrh	r2, [r3, #0]
 810434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810434c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 810434e:	68fb      	ldr	r3, [r7, #12]
 8104350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104352:	1c9a      	adds	r2, r3, #2
 8104354:	68fb      	ldr	r3, [r7, #12]
 8104356:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8104358:	68fb      	ldr	r3, [r7, #12]
 810435a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810435e:	b29b      	uxth	r3, r3
 8104360:	3b01      	subs	r3, #1
 8104362:	b29a      	uxth	r2, r3
 8104364:	68fb      	ldr	r3, [r7, #12]
 8104366:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810436a:	68fb      	ldr	r3, [r7, #12]
 810436c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104370:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8104372:	68fb      	ldr	r3, [r7, #12]
 8104374:	681b      	ldr	r3, [r3, #0]
 8104376:	695b      	ldr	r3, [r3, #20]
 8104378:	f003 0301 	and.w	r3, r3, #1
 810437c:	2b01      	cmp	r3, #1
 810437e:	d11a      	bne.n	81043b6 <HAL_SPI_TransmitReceive+0x2ba>
 8104380:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104382:	2b00      	cmp	r3, #0
 8104384:	d017      	beq.n	81043b6 <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104386:	68fb      	ldr	r3, [r7, #12]
 8104388:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810438a:	6a3a      	ldr	r2, [r7, #32]
 810438c:	8812      	ldrh	r2, [r2, #0]
 810438e:	b292      	uxth	r2, r2
 8104390:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8104392:	68fb      	ldr	r3, [r7, #12]
 8104394:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104396:	1c9a      	adds	r2, r3, #2
 8104398:	68fb      	ldr	r3, [r7, #12]
 810439a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 810439c:	68fb      	ldr	r3, [r7, #12]
 810439e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81043a2:	b29b      	uxth	r3, r3
 81043a4:	3b01      	subs	r3, #1
 81043a6:	b29a      	uxth	r2, r3
 81043a8:	68fb      	ldr	r3, [r7, #12]
 81043aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81043ae:	68fb      	ldr	r3, [r7, #12]
 81043b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81043b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81043b6:	f7fc ff43 	bl	8101240 <HAL_GetTick>
 81043ba:	4602      	mov	r2, r0
 81043bc:	69fb      	ldr	r3, [r7, #28]
 81043be:	1ad3      	subs	r3, r2, r3
 81043c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81043c2:	429a      	cmp	r2, r3
 81043c4:	d803      	bhi.n	81043ce <HAL_SPI_TransmitReceive+0x2d2>
 81043c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81043c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81043cc:	d102      	bne.n	81043d4 <HAL_SPI_TransmitReceive+0x2d8>
 81043ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81043d0:	2b00      	cmp	r3, #0
 81043d2:	d114      	bne.n	81043fe <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81043d4:	68f8      	ldr	r0, [r7, #12]
 81043d6:	f000 fac5 	bl	8104964 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81043da:	68fb      	ldr	r3, [r7, #12]
 81043dc:	2200      	movs	r2, #0
 81043de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81043e2:	68fb      	ldr	r3, [r7, #12]
 81043e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81043e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81043ec:	68fb      	ldr	r3, [r7, #12]
 81043ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81043f2:	68fb      	ldr	r3, [r7, #12]
 81043f4:	2201      	movs	r2, #1
 81043f6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81043fa:	2303      	movs	r3, #3
 81043fc:	e09f      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81043fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104400:	2b00      	cmp	r3, #0
 8104402:	d195      	bne.n	8104330 <HAL_SPI_TransmitReceive+0x234>
 8104404:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104406:	2b00      	cmp	r3, #0
 8104408:	d192      	bne.n	8104330 <HAL_SPI_TransmitReceive+0x234>
 810440a:	e071      	b.n	81044f0 <HAL_SPI_TransmitReceive+0x3f4>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 810440c:	68fb      	ldr	r3, [r7, #12]
 810440e:	681b      	ldr	r3, [r3, #0]
 8104410:	695b      	ldr	r3, [r3, #20]
 8104412:	f003 0302 	and.w	r3, r3, #2
 8104416:	2b02      	cmp	r3, #2
 8104418:	d11b      	bne.n	8104452 <HAL_SPI_TransmitReceive+0x356>
 810441a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810441c:	2b00      	cmp	r3, #0
 810441e:	d018      	beq.n	8104452 <HAL_SPI_TransmitReceive+0x356>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8104420:	68fb      	ldr	r3, [r7, #12]
 8104422:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104424:	68fb      	ldr	r3, [r7, #12]
 8104426:	681b      	ldr	r3, [r3, #0]
 8104428:	3320      	adds	r3, #32
 810442a:	7812      	ldrb	r2, [r2, #0]
 810442c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 810442e:	68fb      	ldr	r3, [r7, #12]
 8104430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104432:	1c5a      	adds	r2, r3, #1
 8104434:	68fb      	ldr	r3, [r7, #12]
 8104436:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8104438:	68fb      	ldr	r3, [r7, #12]
 810443a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810443e:	b29b      	uxth	r3, r3
 8104440:	3b01      	subs	r3, #1
 8104442:	b29a      	uxth	r2, r3
 8104444:	68fb      	ldr	r3, [r7, #12]
 8104446:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810444a:	68fb      	ldr	r3, [r7, #12]
 810444c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104450:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8104452:	68fb      	ldr	r3, [r7, #12]
 8104454:	681b      	ldr	r3, [r3, #0]
 8104456:	695b      	ldr	r3, [r3, #20]
 8104458:	f003 0301 	and.w	r3, r3, #1
 810445c:	2b01      	cmp	r3, #1
 810445e:	d11d      	bne.n	810449c <HAL_SPI_TransmitReceive+0x3a0>
 8104460:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104462:	2b00      	cmp	r3, #0
 8104464:	d01a      	beq.n	810449c <HAL_SPI_TransmitReceive+0x3a0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104466:	68fb      	ldr	r3, [r7, #12]
 8104468:	681b      	ldr	r3, [r3, #0]
 810446a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 810446e:	68fb      	ldr	r3, [r7, #12]
 8104470:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104472:	7812      	ldrb	r2, [r2, #0]
 8104474:	b2d2      	uxtb	r2, r2
 8104476:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8104478:	68fb      	ldr	r3, [r7, #12]
 810447a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810447c:	1c5a      	adds	r2, r3, #1
 810447e:	68fb      	ldr	r3, [r7, #12]
 8104480:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8104482:	68fb      	ldr	r3, [r7, #12]
 8104484:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104488:	b29b      	uxth	r3, r3
 810448a:	3b01      	subs	r3, #1
 810448c:	b29a      	uxth	r2, r3
 810448e:	68fb      	ldr	r3, [r7, #12]
 8104490:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8104494:	68fb      	ldr	r3, [r7, #12]
 8104496:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810449a:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810449c:	f7fc fed0 	bl	8101240 <HAL_GetTick>
 81044a0:	4602      	mov	r2, r0
 81044a2:	69fb      	ldr	r3, [r7, #28]
 81044a4:	1ad3      	subs	r3, r2, r3
 81044a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81044a8:	429a      	cmp	r2, r3
 81044aa:	d803      	bhi.n	81044b4 <HAL_SPI_TransmitReceive+0x3b8>
 81044ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81044ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 81044b2:	d102      	bne.n	81044ba <HAL_SPI_TransmitReceive+0x3be>
 81044b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81044b6:	2b00      	cmp	r3, #0
 81044b8:	d114      	bne.n	81044e4 <HAL_SPI_TransmitReceive+0x3e8>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81044ba:	68f8      	ldr	r0, [r7, #12]
 81044bc:	f000 fa52 	bl	8104964 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81044c0:	68fb      	ldr	r3, [r7, #12]
 81044c2:	2200      	movs	r2, #0
 81044c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81044c8:	68fb      	ldr	r3, [r7, #12]
 81044ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81044ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81044d2:	68fb      	ldr	r3, [r7, #12]
 81044d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81044d8:	68fb      	ldr	r3, [r7, #12]
 81044da:	2201      	movs	r2, #1
 81044dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81044e0:	2303      	movs	r3, #3
 81044e2:	e02c      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81044e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81044e6:	2b00      	cmp	r3, #0
 81044e8:	d190      	bne.n	810440c <HAL_SPI_TransmitReceive+0x310>
 81044ea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81044ec:	2b00      	cmp	r3, #0
 81044ee:	d18d      	bne.n	810440c <HAL_SPI_TransmitReceive+0x310>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 81044f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81044f2:	9300      	str	r3, [sp, #0]
 81044f4:	69fb      	ldr	r3, [r7, #28]
 81044f6:	2200      	movs	r2, #0
 81044f8:	2108      	movs	r1, #8
 81044fa:	68f8      	ldr	r0, [r7, #12]
 81044fc:	f000 fad2 	bl	8104aa4 <SPI_WaitOnFlagUntilTimeout>
 8104500:	4603      	mov	r3, r0
 8104502:	2b00      	cmp	r3, #0
 8104504:	d007      	beq.n	8104516 <HAL_SPI_TransmitReceive+0x41a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8104506:	68fb      	ldr	r3, [r7, #12]
 8104508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810450c:	f043 0220 	orr.w	r2, r3, #32
 8104510:	68fb      	ldr	r3, [r7, #12]
 8104512:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8104516:	68f8      	ldr	r0, [r7, #12]
 8104518:	f000 fa24 	bl	8104964 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 810451c:	68fb      	ldr	r3, [r7, #12]
 810451e:	2200      	movs	r2, #0
 8104520:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8104524:	68fb      	ldr	r3, [r7, #12]
 8104526:	2201      	movs	r2, #1
 8104528:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810452c:	68fb      	ldr	r3, [r7, #12]
 810452e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104532:	2b00      	cmp	r3, #0
 8104534:	d001      	beq.n	810453a <HAL_SPI_TransmitReceive+0x43e>
  {
    return HAL_ERROR;
 8104536:	2301      	movs	r3, #1
 8104538:	e001      	b.n	810453e <HAL_SPI_TransmitReceive+0x442>
  }
  return errorcode;
 810453a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 810453e:	4618      	mov	r0, r3
 8104540:	3730      	adds	r7, #48	; 0x30
 8104542:	46bd      	mov	sp, r7
 8104544:	bd80      	pop	{r7, pc}
	...

08104548 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8104548:	b580      	push	{r7, lr}
 810454a:	b08a      	sub	sp, #40	; 0x28
 810454c:	af00      	add	r7, sp, #0
 810454e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8104550:	687b      	ldr	r3, [r7, #4]
 8104552:	681b      	ldr	r3, [r3, #0]
 8104554:	691b      	ldr	r3, [r3, #16]
 8104556:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8104558:	687b      	ldr	r3, [r7, #4]
 810455a:	681b      	ldr	r3, [r3, #0]
 810455c:	695b      	ldr	r3, [r3, #20]
 810455e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8104560:	6a3a      	ldr	r2, [r7, #32]
 8104562:	69fb      	ldr	r3, [r7, #28]
 8104564:	4013      	ands	r3, r2
 8104566:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8104568:	687b      	ldr	r3, [r7, #4]
 810456a:	681b      	ldr	r3, [r3, #0]
 810456c:	689b      	ldr	r3, [r3, #8]
 810456e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8104570:	2300      	movs	r3, #0
 8104572:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8104574:	687b      	ldr	r3, [r7, #4]
 8104576:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810457a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 810457c:	687b      	ldr	r3, [r7, #4]
 810457e:	681b      	ldr	r3, [r3, #0]
 8104580:	3330      	adds	r3, #48	; 0x30
 8104582:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8104584:	69bb      	ldr	r3, [r7, #24]
 8104586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810458a:	2b00      	cmp	r3, #0
 810458c:	d113      	bne.n	81045b6 <HAL_SPI_IRQHandler+0x6e>
 810458e:	69bb      	ldr	r3, [r7, #24]
 8104590:	f003 0320 	and.w	r3, r3, #32
 8104594:	2b00      	cmp	r3, #0
 8104596:	d10e      	bne.n	81045b6 <HAL_SPI_IRQHandler+0x6e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8104598:	69bb      	ldr	r3, [r7, #24]
 810459a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 810459e:	2b00      	cmp	r3, #0
 81045a0:	d009      	beq.n	81045b6 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 81045a2:	687b      	ldr	r3, [r7, #4]
 81045a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81045a6:	6878      	ldr	r0, [r7, #4]
 81045a8:	4798      	blx	r3
    hspi->RxISR(hspi);
 81045aa:	687b      	ldr	r3, [r7, #4]
 81045ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81045ae:	6878      	ldr	r0, [r7, #4]
 81045b0:	4798      	blx	r3
    handled = 1UL;
 81045b2:	2301      	movs	r3, #1
 81045b4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 81045b6:	69bb      	ldr	r3, [r7, #24]
 81045b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81045bc:	2b00      	cmp	r3, #0
 81045be:	d10f      	bne.n	81045e0 <HAL_SPI_IRQHandler+0x98>
 81045c0:	69bb      	ldr	r3, [r7, #24]
 81045c2:	f003 0301 	and.w	r3, r3, #1
 81045c6:	2b00      	cmp	r3, #0
 81045c8:	d00a      	beq.n	81045e0 <HAL_SPI_IRQHandler+0x98>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 81045ca:	69bb      	ldr	r3, [r7, #24]
 81045cc:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 81045d0:	2b00      	cmp	r3, #0
 81045d2:	d105      	bne.n	81045e0 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 81045d4:	687b      	ldr	r3, [r7, #4]
 81045d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81045d8:	6878      	ldr	r0, [r7, #4]
 81045da:	4798      	blx	r3
    handled = 1UL;
 81045dc:	2301      	movs	r3, #1
 81045de:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 81045e0:	69bb      	ldr	r3, [r7, #24]
 81045e2:	f003 0320 	and.w	r3, r3, #32
 81045e6:	2b00      	cmp	r3, #0
 81045e8:	d10f      	bne.n	810460a <HAL_SPI_IRQHandler+0xc2>
 81045ea:	69bb      	ldr	r3, [r7, #24]
 81045ec:	f003 0302 	and.w	r3, r3, #2
 81045f0:	2b00      	cmp	r3, #0
 81045f2:	d00a      	beq.n	810460a <HAL_SPI_IRQHandler+0xc2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 81045f4:	69bb      	ldr	r3, [r7, #24]
 81045f6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 81045fa:	2b00      	cmp	r3, #0
 81045fc:	d105      	bne.n	810460a <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 81045fe:	687b      	ldr	r3, [r7, #4]
 8104600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104602:	6878      	ldr	r0, [r7, #4]
 8104604:	4798      	blx	r3
    handled = 1UL;
 8104606:	2301      	movs	r3, #1
 8104608:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 810460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810460c:	2b00      	cmp	r3, #0
 810460e:	f040 815c 	bne.w	81048ca <HAL_SPI_IRQHandler+0x382>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8104612:	69bb      	ldr	r3, [r7, #24]
 8104614:	f003 0308 	and.w	r3, r3, #8
 8104618:	2b00      	cmp	r3, #0
 810461a:	f000 808b 	beq.w	8104734 <HAL_SPI_IRQHandler+0x1ec>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810461e:	687b      	ldr	r3, [r7, #4]
 8104620:	681b      	ldr	r3, [r3, #0]
 8104622:	699a      	ldr	r2, [r3, #24]
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	681b      	ldr	r3, [r3, #0]
 8104628:	f042 0208 	orr.w	r2, r2, #8
 810462c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	681b      	ldr	r3, [r3, #0]
 8104632:	699a      	ldr	r2, [r3, #24]
 8104634:	687b      	ldr	r3, [r7, #4]
 8104636:	681b      	ldr	r3, [r3, #0]
 8104638:	f042 0210 	orr.w	r2, r2, #16
 810463c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 810463e:	687b      	ldr	r3, [r7, #4]
 8104640:	681b      	ldr	r3, [r3, #0]
 8104642:	699a      	ldr	r2, [r3, #24]
 8104644:	687b      	ldr	r3, [r7, #4]
 8104646:	681b      	ldr	r3, [r3, #0]
 8104648:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810464c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 810464e:	687b      	ldr	r3, [r7, #4]
 8104650:	681b      	ldr	r3, [r3, #0]
 8104652:	691a      	ldr	r2, [r3, #16]
 8104654:	687b      	ldr	r3, [r7, #4]
 8104656:	681b      	ldr	r3, [r3, #0]
 8104658:	f022 0208 	bic.w	r2, r2, #8
 810465c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 810465e:	687b      	ldr	r3, [r7, #4]
 8104660:	681b      	ldr	r3, [r3, #0]
 8104662:	689b      	ldr	r3, [r3, #8]
 8104664:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8104668:	2b00      	cmp	r3, #0
 810466a:	d13d      	bne.n	81046e8 <HAL_SPI_IRQHandler+0x1a0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 810466c:	e036      	b.n	81046dc <HAL_SPI_IRQHandler+0x194>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 810466e:	687b      	ldr	r3, [r7, #4]
 8104670:	68db      	ldr	r3, [r3, #12]
 8104672:	2b0f      	cmp	r3, #15
 8104674:	d90b      	bls.n	810468e <HAL_SPI_IRQHandler+0x146>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104676:	687b      	ldr	r3, [r7, #4]
 8104678:	681a      	ldr	r2, [r3, #0]
 810467a:	687b      	ldr	r3, [r7, #4]
 810467c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810467e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104680:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104682:	687b      	ldr	r3, [r7, #4]
 8104684:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104686:	1d1a      	adds	r2, r3, #4
 8104688:	687b      	ldr	r3, [r7, #4]
 810468a:	665a      	str	r2, [r3, #100]	; 0x64
 810468c:	e01d      	b.n	81046ca <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810468e:	687b      	ldr	r3, [r7, #4]
 8104690:	68db      	ldr	r3, [r3, #12]
 8104692:	2b07      	cmp	r3, #7
 8104694:	d90b      	bls.n	81046ae <HAL_SPI_IRQHandler+0x166>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104696:	687b      	ldr	r3, [r7, #4]
 8104698:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810469a:	68fa      	ldr	r2, [r7, #12]
 810469c:	8812      	ldrh	r2, [r2, #0]
 810469e:	b292      	uxth	r2, r2
 81046a0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81046a2:	687b      	ldr	r3, [r7, #4]
 81046a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81046a6:	1c9a      	adds	r2, r3, #2
 81046a8:	687b      	ldr	r3, [r7, #4]
 81046aa:	665a      	str	r2, [r3, #100]	; 0x64
 81046ac:	e00d      	b.n	81046ca <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81046ae:	687b      	ldr	r3, [r7, #4]
 81046b0:	681b      	ldr	r3, [r3, #0]
 81046b2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 81046b6:	687b      	ldr	r3, [r7, #4]
 81046b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81046ba:	7812      	ldrb	r2, [r2, #0]
 81046bc:	b2d2      	uxtb	r2, r2
 81046be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81046c0:	687b      	ldr	r3, [r7, #4]
 81046c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81046c4:	1c5a      	adds	r2, r3, #1
 81046c6:	687b      	ldr	r3, [r7, #4]
 81046c8:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81046d0:	b29b      	uxth	r3, r3
 81046d2:	3b01      	subs	r3, #1
 81046d4:	b29a      	uxth	r2, r3
 81046d6:	687b      	ldr	r3, [r7, #4]
 81046d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 81046dc:	687b      	ldr	r3, [r7, #4]
 81046de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81046e2:	b29b      	uxth	r3, r3
 81046e4:	2b00      	cmp	r3, #0
 81046e6:	d1c2      	bne.n	810466e <HAL_SPI_IRQHandler+0x126>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 81046e8:	6878      	ldr	r0, [r7, #4]
 81046ea:	f000 f93b 	bl	8104964 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 81046ee:	687b      	ldr	r3, [r7, #4]
 81046f0:	2201      	movs	r2, #1
 81046f2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81046f6:	687b      	ldr	r3, [r7, #4]
 81046f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81046fc:	2b00      	cmp	r3, #0
 81046fe:	d003      	beq.n	8104708 <HAL_SPI_IRQHandler+0x1c0>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8104700:	6878      	ldr	r0, [r7, #4]
 8104702:	f000 f90b 	bl	810491c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8104706:	e0e5      	b.n	81048d4 <HAL_SPI_IRQHandler+0x38c>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8104708:	7cfb      	ldrb	r3, [r7, #19]
 810470a:	2b05      	cmp	r3, #5
 810470c:	d103      	bne.n	8104716 <HAL_SPI_IRQHandler+0x1ce>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 810470e:	6878      	ldr	r0, [r7, #4]
 8104710:	f000 f8fa 	bl	8104908 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8104714:	e0db      	b.n	81048ce <HAL_SPI_IRQHandler+0x386>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8104716:	7cfb      	ldrb	r3, [r7, #19]
 8104718:	2b04      	cmp	r3, #4
 810471a:	d103      	bne.n	8104724 <HAL_SPI_IRQHandler+0x1dc>
      HAL_SPI_RxCpltCallback(hspi);
 810471c:	6878      	ldr	r0, [r7, #4]
 810471e:	f000 f8e9 	bl	81048f4 <HAL_SPI_RxCpltCallback>
    return;
 8104722:	e0d4      	b.n	81048ce <HAL_SPI_IRQHandler+0x386>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8104724:	7cfb      	ldrb	r3, [r7, #19]
 8104726:	2b03      	cmp	r3, #3
 8104728:	f040 80d1 	bne.w	81048ce <HAL_SPI_IRQHandler+0x386>
      HAL_SPI_TxCpltCallback(hspi);
 810472c:	6878      	ldr	r0, [r7, #4]
 810472e:	f000 f8d7 	bl	81048e0 <HAL_SPI_TxCpltCallback>
    return;
 8104732:	e0cc      	b.n	81048ce <HAL_SPI_IRQHandler+0x386>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8104734:	69fb      	ldr	r3, [r7, #28]
 8104736:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810473a:	2b00      	cmp	r3, #0
 810473c:	d00d      	beq.n	810475a <HAL_SPI_IRQHandler+0x212>
 810473e:	6a3b      	ldr	r3, [r7, #32]
 8104740:	f003 0308 	and.w	r3, r3, #8
 8104744:	2b00      	cmp	r3, #0
 8104746:	d008      	beq.n	810475a <HAL_SPI_IRQHandler+0x212>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8104748:	687b      	ldr	r3, [r7, #4]
 810474a:	681b      	ldr	r3, [r3, #0]
 810474c:	699a      	ldr	r2, [r3, #24]
 810474e:	687b      	ldr	r3, [r7, #4]
 8104750:	681b      	ldr	r3, [r3, #0]
 8104752:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104756:	619a      	str	r2, [r3, #24]

    return;
 8104758:	e0bc      	b.n	81048d4 <HAL_SPI_IRQHandler+0x38c>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 810475a:	69bb      	ldr	r3, [r7, #24]
 810475c:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8104760:	2b00      	cmp	r3, #0
 8104762:	f000 80b7 	beq.w	81048d4 <HAL_SPI_IRQHandler+0x38c>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8104766:	69bb      	ldr	r3, [r7, #24]
 8104768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810476c:	2b00      	cmp	r3, #0
 810476e:	d00f      	beq.n	8104790 <HAL_SPI_IRQHandler+0x248>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8104770:	687b      	ldr	r3, [r7, #4]
 8104772:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104776:	f043 0204 	orr.w	r2, r3, #4
 810477a:	687b      	ldr	r3, [r7, #4]
 810477c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8104780:	687b      	ldr	r3, [r7, #4]
 8104782:	681b      	ldr	r3, [r3, #0]
 8104784:	699a      	ldr	r2, [r3, #24]
 8104786:	687b      	ldr	r3, [r7, #4]
 8104788:	681b      	ldr	r3, [r3, #0]
 810478a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 810478e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8104790:	69bb      	ldr	r3, [r7, #24]
 8104792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104796:	2b00      	cmp	r3, #0
 8104798:	d00f      	beq.n	81047ba <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 810479a:	687b      	ldr	r3, [r7, #4]
 810479c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047a0:	f043 0201 	orr.w	r2, r3, #1
 81047a4:	687b      	ldr	r3, [r7, #4]
 81047a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 81047aa:	687b      	ldr	r3, [r7, #4]
 81047ac:	681b      	ldr	r3, [r3, #0]
 81047ae:	699a      	ldr	r2, [r3, #24]
 81047b0:	687b      	ldr	r3, [r7, #4]
 81047b2:	681b      	ldr	r3, [r3, #0]
 81047b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81047b8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 81047ba:	69bb      	ldr	r3, [r7, #24]
 81047bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81047c0:	2b00      	cmp	r3, #0
 81047c2:	d00f      	beq.n	81047e4 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 81047c4:	687b      	ldr	r3, [r7, #4]
 81047c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047ca:	f043 0208 	orr.w	r2, r3, #8
 81047ce:	687b      	ldr	r3, [r7, #4]
 81047d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 81047d4:	687b      	ldr	r3, [r7, #4]
 81047d6:	681b      	ldr	r3, [r3, #0]
 81047d8:	699a      	ldr	r2, [r3, #24]
 81047da:	687b      	ldr	r3, [r7, #4]
 81047dc:	681b      	ldr	r3, [r3, #0]
 81047de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81047e2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 81047e4:	69bb      	ldr	r3, [r7, #24]
 81047e6:	f003 0320 	and.w	r3, r3, #32
 81047ea:	2b00      	cmp	r3, #0
 81047ec:	d00f      	beq.n	810480e <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81047ee:	687b      	ldr	r3, [r7, #4]
 81047f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047f4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81047f8:	687b      	ldr	r3, [r7, #4]
 81047fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81047fe:	687b      	ldr	r3, [r7, #4]
 8104800:	681b      	ldr	r3, [r3, #0]
 8104802:	699a      	ldr	r2, [r3, #24]
 8104804:	687b      	ldr	r3, [r7, #4]
 8104806:	681b      	ldr	r3, [r3, #0]
 8104808:	f042 0220 	orr.w	r2, r2, #32
 810480c:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810480e:	687b      	ldr	r3, [r7, #4]
 8104810:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104814:	2b00      	cmp	r3, #0
 8104816:	d05c      	beq.n	81048d2 <HAL_SPI_IRQHandler+0x38a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8104818:	687b      	ldr	r3, [r7, #4]
 810481a:	681b      	ldr	r3, [r3, #0]
 810481c:	681a      	ldr	r2, [r3, #0]
 810481e:	687b      	ldr	r3, [r7, #4]
 8104820:	681b      	ldr	r3, [r3, #0]
 8104822:	f022 0201 	bic.w	r2, r2, #1
 8104826:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8104828:	687b      	ldr	r3, [r7, #4]
 810482a:	681b      	ldr	r3, [r3, #0]
 810482c:	691b      	ldr	r3, [r3, #16]
 810482e:	687a      	ldr	r2, [r7, #4]
 8104830:	6812      	ldr	r2, [r2, #0]
 8104832:	f423 735a 	bic.w	r3, r3, #872	; 0x368
 8104836:	f023 0303 	bic.w	r3, r3, #3
 810483a:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 810483c:	697b      	ldr	r3, [r7, #20]
 810483e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8104842:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8104846:	d138      	bne.n	81048ba <HAL_SPI_IRQHandler+0x372>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8104848:	687b      	ldr	r3, [r7, #4]
 810484a:	681b      	ldr	r3, [r3, #0]
 810484c:	689a      	ldr	r2, [r3, #8]
 810484e:	687b      	ldr	r3, [r7, #4]
 8104850:	681b      	ldr	r3, [r3, #0]
 8104852:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8104856:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8104858:	687b      	ldr	r3, [r7, #4]
 810485a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810485c:	2b00      	cmp	r3, #0
 810485e:	d013      	beq.n	8104888 <HAL_SPI_IRQHandler+0x340>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8104860:	687b      	ldr	r3, [r7, #4]
 8104862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104864:	4a1d      	ldr	r2, [pc, #116]	; (81048dc <HAL_SPI_IRQHandler+0x394>)
 8104866:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8104868:	687b      	ldr	r3, [r7, #4]
 810486a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810486c:	4618      	mov	r0, r3
 810486e:	f7fd f995 	bl	8101b9c <HAL_DMA_Abort_IT>
 8104872:	4603      	mov	r3, r0
 8104874:	2b00      	cmp	r3, #0
 8104876:	d007      	beq.n	8104888 <HAL_SPI_IRQHandler+0x340>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8104878:	687b      	ldr	r3, [r7, #4]
 810487a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810487e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8104882:	687b      	ldr	r3, [r7, #4]
 8104884:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8104888:	687b      	ldr	r3, [r7, #4]
 810488a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810488c:	2b00      	cmp	r3, #0
 810488e:	d020      	beq.n	81048d2 <HAL_SPI_IRQHandler+0x38a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8104890:	687b      	ldr	r3, [r7, #4]
 8104892:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104894:	4a11      	ldr	r2, [pc, #68]	; (81048dc <HAL_SPI_IRQHandler+0x394>)
 8104896:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8104898:	687b      	ldr	r3, [r7, #4]
 810489a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810489c:	4618      	mov	r0, r3
 810489e:	f7fd f97d 	bl	8101b9c <HAL_DMA_Abort_IT>
 81048a2:	4603      	mov	r3, r0
 81048a4:	2b00      	cmp	r3, #0
 81048a6:	d014      	beq.n	81048d2 <HAL_SPI_IRQHandler+0x38a>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 81048a8:	687b      	ldr	r3, [r7, #4]
 81048aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81048ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 81048b2:	687b      	ldr	r3, [r7, #4]
 81048b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 81048b8:	e00b      	b.n	81048d2 <HAL_SPI_IRQHandler+0x38a>
        hspi->State = HAL_SPI_STATE_READY;
 81048ba:	687b      	ldr	r3, [r7, #4]
 81048bc:	2201      	movs	r2, #1
 81048be:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 81048c2:	6878      	ldr	r0, [r7, #4]
 81048c4:	f000 f82a 	bl	810491c <HAL_SPI_ErrorCallback>
    return;
 81048c8:	e003      	b.n	81048d2 <HAL_SPI_IRQHandler+0x38a>
    return;
 81048ca:	bf00      	nop
 81048cc:	e002      	b.n	81048d4 <HAL_SPI_IRQHandler+0x38c>
    return;
 81048ce:	bf00      	nop
 81048d0:	e000      	b.n	81048d4 <HAL_SPI_IRQHandler+0x38c>
    return;
 81048d2:	bf00      	nop
  }
}
 81048d4:	3728      	adds	r7, #40	; 0x28
 81048d6:	46bd      	mov	sp, r7
 81048d8:	bd80      	pop	{r7, pc}
 81048da:	bf00      	nop
 81048dc:	08104931 	.word	0x08104931

081048e0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 81048e0:	b480      	push	{r7}
 81048e2:	b083      	sub	sp, #12
 81048e4:	af00      	add	r7, sp, #0
 81048e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 81048e8:	bf00      	nop
 81048ea:	370c      	adds	r7, #12
 81048ec:	46bd      	mov	sp, r7
 81048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81048f2:	4770      	bx	lr

081048f4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 81048f4:	b480      	push	{r7}
 81048f6:	b083      	sub	sp, #12
 81048f8:	af00      	add	r7, sp, #0
 81048fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 81048fc:	bf00      	nop
 81048fe:	370c      	adds	r7, #12
 8104900:	46bd      	mov	sp, r7
 8104902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104906:	4770      	bx	lr

08104908 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8104908:	b480      	push	{r7}
 810490a:	b083      	sub	sp, #12
 810490c:	af00      	add	r7, sp, #0
 810490e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8104910:	bf00      	nop
 8104912:	370c      	adds	r7, #12
 8104914:	46bd      	mov	sp, r7
 8104916:	f85d 7b04 	ldr.w	r7, [sp], #4
 810491a:	4770      	bx	lr

0810491c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 810491c:	b480      	push	{r7}
 810491e:	b083      	sub	sp, #12
 8104920:	af00      	add	r7, sp, #0
 8104922:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8104924:	bf00      	nop
 8104926:	370c      	adds	r7, #12
 8104928:	46bd      	mov	sp, r7
 810492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810492e:	4770      	bx	lr

08104930 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8104930:	b580      	push	{r7, lr}
 8104932:	b084      	sub	sp, #16
 8104934:	af00      	add	r7, sp, #0
 8104936:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8104938:	687b      	ldr	r3, [r7, #4]
 810493a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810493c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 810493e:	68fb      	ldr	r3, [r7, #12]
 8104940:	2200      	movs	r2, #0
 8104942:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8104946:	68fb      	ldr	r3, [r7, #12]
 8104948:	2200      	movs	r2, #0
 810494a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 810494e:	68fb      	ldr	r3, [r7, #12]
 8104950:	2201      	movs	r2, #1
 8104952:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8104956:	68f8      	ldr	r0, [r7, #12]
 8104958:	f7ff ffe0 	bl	810491c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 810495c:	bf00      	nop
 810495e:	3710      	adds	r7, #16
 8104960:	46bd      	mov	sp, r7
 8104962:	bd80      	pop	{r7, pc}

08104964 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8104964:	b480      	push	{r7}
 8104966:	b085      	sub	sp, #20
 8104968:	af00      	add	r7, sp, #0
 810496a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 810496c:	687b      	ldr	r3, [r7, #4]
 810496e:	681b      	ldr	r3, [r3, #0]
 8104970:	695b      	ldr	r3, [r3, #20]
 8104972:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8104974:	687b      	ldr	r3, [r7, #4]
 8104976:	681b      	ldr	r3, [r3, #0]
 8104978:	699a      	ldr	r2, [r3, #24]
 810497a:	687b      	ldr	r3, [r7, #4]
 810497c:	681b      	ldr	r3, [r3, #0]
 810497e:	f042 0208 	orr.w	r2, r2, #8
 8104982:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8104984:	687b      	ldr	r3, [r7, #4]
 8104986:	681b      	ldr	r3, [r3, #0]
 8104988:	699a      	ldr	r2, [r3, #24]
 810498a:	687b      	ldr	r3, [r7, #4]
 810498c:	681b      	ldr	r3, [r3, #0]
 810498e:	f042 0210 	orr.w	r2, r2, #16
 8104992:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8104994:	687b      	ldr	r3, [r7, #4]
 8104996:	681b      	ldr	r3, [r3, #0]
 8104998:	681a      	ldr	r2, [r3, #0]
 810499a:	687b      	ldr	r3, [r7, #4]
 810499c:	681b      	ldr	r3, [r3, #0]
 810499e:	f022 0201 	bic.w	r2, r2, #1
 81049a2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 81049a4:	687b      	ldr	r3, [r7, #4]
 81049a6:	681b      	ldr	r3, [r3, #0]
 81049a8:	691b      	ldr	r3, [r3, #16]
 81049aa:	687a      	ldr	r2, [r7, #4]
 81049ac:	6812      	ldr	r2, [r2, #0]
 81049ae:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 81049b2:	f023 0303 	bic.w	r3, r3, #3
 81049b6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 81049b8:	687b      	ldr	r3, [r7, #4]
 81049ba:	681b      	ldr	r3, [r3, #0]
 81049bc:	689a      	ldr	r2, [r3, #8]
 81049be:	687b      	ldr	r3, [r7, #4]
 81049c0:	681b      	ldr	r3, [r3, #0]
 81049c2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 81049c6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 81049c8:	687b      	ldr	r3, [r7, #4]
 81049ca:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81049ce:	b2db      	uxtb	r3, r3
 81049d0:	2b04      	cmp	r3, #4
 81049d2:	d014      	beq.n	81049fe <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 81049d4:	68fb      	ldr	r3, [r7, #12]
 81049d6:	f003 0320 	and.w	r3, r3, #32
 81049da:	2b00      	cmp	r3, #0
 81049dc:	d00f      	beq.n	81049fe <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81049de:	687b      	ldr	r3, [r7, #4]
 81049e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81049e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81049e8:	687b      	ldr	r3, [r7, #4]
 81049ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81049ee:	687b      	ldr	r3, [r7, #4]
 81049f0:	681b      	ldr	r3, [r3, #0]
 81049f2:	699a      	ldr	r2, [r3, #24]
 81049f4:	687b      	ldr	r3, [r7, #4]
 81049f6:	681b      	ldr	r3, [r3, #0]
 81049f8:	f042 0220 	orr.w	r2, r2, #32
 81049fc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81049fe:	687b      	ldr	r3, [r7, #4]
 8104a00:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104a04:	b2db      	uxtb	r3, r3
 8104a06:	2b03      	cmp	r3, #3
 8104a08:	d014      	beq.n	8104a34 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8104a0a:	68fb      	ldr	r3, [r7, #12]
 8104a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104a10:	2b00      	cmp	r3, #0
 8104a12:	d00f      	beq.n	8104a34 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8104a14:	687b      	ldr	r3, [r7, #4]
 8104a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a1a:	f043 0204 	orr.w	r2, r3, #4
 8104a1e:	687b      	ldr	r3, [r7, #4]
 8104a20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8104a24:	687b      	ldr	r3, [r7, #4]
 8104a26:	681b      	ldr	r3, [r3, #0]
 8104a28:	699a      	ldr	r2, [r3, #24]
 8104a2a:	687b      	ldr	r3, [r7, #4]
 8104a2c:	681b      	ldr	r3, [r3, #0]
 8104a2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8104a32:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8104a34:	68fb      	ldr	r3, [r7, #12]
 8104a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104a3a:	2b00      	cmp	r3, #0
 8104a3c:	d00f      	beq.n	8104a5e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8104a3e:	687b      	ldr	r3, [r7, #4]
 8104a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a44:	f043 0201 	orr.w	r2, r3, #1
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8104a4e:	687b      	ldr	r3, [r7, #4]
 8104a50:	681b      	ldr	r3, [r3, #0]
 8104a52:	699a      	ldr	r2, [r3, #24]
 8104a54:	687b      	ldr	r3, [r7, #4]
 8104a56:	681b      	ldr	r3, [r3, #0]
 8104a58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104a5c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8104a5e:	68fb      	ldr	r3, [r7, #12]
 8104a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104a64:	2b00      	cmp	r3, #0
 8104a66:	d00f      	beq.n	8104a88 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8104a68:	687b      	ldr	r3, [r7, #4]
 8104a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a6e:	f043 0208 	orr.w	r2, r3, #8
 8104a72:	687b      	ldr	r3, [r7, #4]
 8104a74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8104a78:	687b      	ldr	r3, [r7, #4]
 8104a7a:	681b      	ldr	r3, [r3, #0]
 8104a7c:	699a      	ldr	r2, [r3, #24]
 8104a7e:	687b      	ldr	r3, [r7, #4]
 8104a80:	681b      	ldr	r3, [r3, #0]
 8104a82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8104a86:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8104a88:	687b      	ldr	r3, [r7, #4]
 8104a8a:	2200      	movs	r2, #0
 8104a8c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8104a90:	687b      	ldr	r3, [r7, #4]
 8104a92:	2200      	movs	r2, #0
 8104a94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8104a98:	bf00      	nop
 8104a9a:	3714      	adds	r7, #20
 8104a9c:	46bd      	mov	sp, r7
 8104a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104aa2:	4770      	bx	lr

08104aa4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8104aa4:	b580      	push	{r7, lr}
 8104aa6:	b084      	sub	sp, #16
 8104aa8:	af00      	add	r7, sp, #0
 8104aaa:	60f8      	str	r0, [r7, #12]
 8104aac:	60b9      	str	r1, [r7, #8]
 8104aae:	603b      	str	r3, [r7, #0]
 8104ab0:	4613      	mov	r3, r2
 8104ab2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104ab4:	e010      	b.n	8104ad8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104ab6:	f7fc fbc3 	bl	8101240 <HAL_GetTick>
 8104aba:	4602      	mov	r2, r0
 8104abc:	683b      	ldr	r3, [r7, #0]
 8104abe:	1ad3      	subs	r3, r2, r3
 8104ac0:	69ba      	ldr	r2, [r7, #24]
 8104ac2:	429a      	cmp	r2, r3
 8104ac4:	d803      	bhi.n	8104ace <SPI_WaitOnFlagUntilTimeout+0x2a>
 8104ac6:	69bb      	ldr	r3, [r7, #24]
 8104ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104acc:	d102      	bne.n	8104ad4 <SPI_WaitOnFlagUntilTimeout+0x30>
 8104ace:	69bb      	ldr	r3, [r7, #24]
 8104ad0:	2b00      	cmp	r3, #0
 8104ad2:	d101      	bne.n	8104ad8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8104ad4:	2303      	movs	r3, #3
 8104ad6:	e00f      	b.n	8104af8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104ad8:	68fb      	ldr	r3, [r7, #12]
 8104ada:	681b      	ldr	r3, [r3, #0]
 8104adc:	695a      	ldr	r2, [r3, #20]
 8104ade:	68bb      	ldr	r3, [r7, #8]
 8104ae0:	4013      	ands	r3, r2
 8104ae2:	68ba      	ldr	r2, [r7, #8]
 8104ae4:	429a      	cmp	r2, r3
 8104ae6:	bf0c      	ite	eq
 8104ae8:	2301      	moveq	r3, #1
 8104aea:	2300      	movne	r3, #0
 8104aec:	b2db      	uxtb	r3, r3
 8104aee:	461a      	mov	r2, r3
 8104af0:	79fb      	ldrb	r3, [r7, #7]
 8104af2:	429a      	cmp	r2, r3
 8104af4:	d0df      	beq.n	8104ab6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8104af6:	2300      	movs	r3, #0
}
 8104af8:	4618      	mov	r0, r3
 8104afa:	3710      	adds	r7, #16
 8104afc:	46bd      	mov	sp, r7
 8104afe:	bd80      	pop	{r7, pc}

08104b00 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8104b00:	b480      	push	{r7}
 8104b02:	b085      	sub	sp, #20
 8104b04:	af00      	add	r7, sp, #0
 8104b06:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8104b08:	687b      	ldr	r3, [r7, #4]
 8104b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104b0c:	095b      	lsrs	r3, r3, #5
 8104b0e:	3301      	adds	r3, #1
 8104b10:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8104b12:	687b      	ldr	r3, [r7, #4]
 8104b14:	68db      	ldr	r3, [r3, #12]
 8104b16:	3301      	adds	r3, #1
 8104b18:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8104b1a:	68bb      	ldr	r3, [r7, #8]
 8104b1c:	3307      	adds	r3, #7
 8104b1e:	08db      	lsrs	r3, r3, #3
 8104b20:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8104b22:	68bb      	ldr	r3, [r7, #8]
 8104b24:	68fa      	ldr	r2, [r7, #12]
 8104b26:	fb02 f303 	mul.w	r3, r2, r3
}
 8104b2a:	4618      	mov	r0, r3
 8104b2c:	3714      	adds	r7, #20
 8104b2e:	46bd      	mov	sp, r7
 8104b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b34:	4770      	bx	lr
	...

08104b38 <__libc_init_array>:
 8104b38:	b570      	push	{r4, r5, r6, lr}
 8104b3a:	4d0d      	ldr	r5, [pc, #52]	; (8104b70 <__libc_init_array+0x38>)
 8104b3c:	4c0d      	ldr	r4, [pc, #52]	; (8104b74 <__libc_init_array+0x3c>)
 8104b3e:	1b64      	subs	r4, r4, r5
 8104b40:	10a4      	asrs	r4, r4, #2
 8104b42:	2600      	movs	r6, #0
 8104b44:	42a6      	cmp	r6, r4
 8104b46:	d109      	bne.n	8104b5c <__libc_init_array+0x24>
 8104b48:	4d0b      	ldr	r5, [pc, #44]	; (8104b78 <__libc_init_array+0x40>)
 8104b4a:	4c0c      	ldr	r4, [pc, #48]	; (8104b7c <__libc_init_array+0x44>)
 8104b4c:	f000 f818 	bl	8104b80 <_init>
 8104b50:	1b64      	subs	r4, r4, r5
 8104b52:	10a4      	asrs	r4, r4, #2
 8104b54:	2600      	movs	r6, #0
 8104b56:	42a6      	cmp	r6, r4
 8104b58:	d105      	bne.n	8104b66 <__libc_init_array+0x2e>
 8104b5a:	bd70      	pop	{r4, r5, r6, pc}
 8104b5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8104b60:	4798      	blx	r3
 8104b62:	3601      	adds	r6, #1
 8104b64:	e7ee      	b.n	8104b44 <__libc_init_array+0xc>
 8104b66:	f855 3b04 	ldr.w	r3, [r5], #4
 8104b6a:	4798      	blx	r3
 8104b6c:	3601      	adds	r6, #1
 8104b6e:	e7f2      	b.n	8104b56 <__libc_init_array+0x1e>
 8104b70:	08104bb0 	.word	0x08104bb0
 8104b74:	08104bb0 	.word	0x08104bb0
 8104b78:	08104bb0 	.word	0x08104bb0
 8104b7c:	08104bb4 	.word	0x08104bb4

08104b80 <_init>:
 8104b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8104b82:	bf00      	nop
 8104b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8104b86:	bc08      	pop	{r3}
 8104b88:	469e      	mov	lr, r3
 8104b8a:	4770      	bx	lr

08104b8c <_fini>:
 8104b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8104b8e:	bf00      	nop
 8104b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8104b92:	bc08      	pop	{r3}
 8104b94:	469e      	mov	lr, r3
 8104b96:	4770      	bx	lr
