$date
	Fri Jan 19 11:39:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! segments [7:0] $end
$var parameter 32 " PRD $end
$var reg 1 # clk $end
$var reg 4 $ data [3:0] $end
$scope module UUT $end
$var wire 4 % data [3:0] $end
$var reg 8 & segments [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 "
$end
#0
$dumpvars
bx '
b111111 &
b0 %
b0 $
0#
b111111 !
$end
#1
1#
#2
0#
b0 '
#3
1#
#4
b110 !
b110 &
0#
b1 $
b1 %
b1 '
#5
1#
#6
b1011011 !
b1011011 &
0#
b10 $
b10 %
b10 '
#7
1#
#8
b1001111 !
b1001111 &
0#
b11 $
b11 %
b11 '
#9
1#
#10
b1100110 !
b1100110 &
0#
b100 $
b100 %
b100 '
#11
1#
#12
b1101101 !
b1101101 &
0#
b101 $
b101 %
b101 '
#13
1#
#14
b1111101 !
b1111101 &
0#
b110 $
b110 %
b110 '
#15
1#
#16
b111 !
b111 &
0#
b111 $
b111 %
b111 '
#17
1#
#18
b1111111 !
b1111111 &
0#
b1000 $
b1000 %
b1000 '
#19
1#
#20
b1101111 !
b1101111 &
0#
b1001 $
b1001 %
b1001 '
#21
1#
#22
b0 !
b0 &
0#
b1010 $
b1010 %
b1010 '
#23
1#
#24
0#
b1011 $
b1011 %
b1011 '
#25
1#
#26
0#
b1100 '
