<stg><name>toThreshold_Dilate<0, 0, 1080, 1920>.1</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="218">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="3" to="4">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="5" to="6">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="6" to="7">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="7" to="8">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="8" to="12">
<condition id="279">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="8" to="9">
<condition id="283">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="9" to="10">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="10" to="11">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="11" to="3">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="12" to="2">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:2  %col_buf_0_val_0_0_39 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_39"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:6  %col_buf_0_val_0_0_40 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:8  %col_buf_0_val_0_0_41 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:9  %right_border_buf_0_val_1_2_14 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:10  %right_border_buf_0_val_1_2_15 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:11  %right_border_buf_0_val_1_2_16 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_16"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge.i.i:12  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str232, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str233, [1 x i8]* @str233, [8 x i8]* @str232)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge.i.i:13  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str228, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str229, [1 x i8]* @str229, [8 x i8]* @str228)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i:14  %p_src_cols_V_read76 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i:15  %p_src_rows_V_read75 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read75"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:16  %k_buf_0_val_0 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:17  %k_buf_0_val_1 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:18  %k_buf_0_val_2 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:19  %right_border_buf_0_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:20  %right_border_buf_0_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:21  %right_border_buf_0_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:22  %col_buf_0_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="11" op_0_bw="12">
<![CDATA[
._crit_edge.i.i:23  %tmp = trunc i12 %p_src_rows_V_read75 to i11

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="11" op_0_bw="12">
<![CDATA[
._crit_edge.i.i:24  %tmp_136 = trunc i12 %p_src_cols_V_read76 to i11

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i.i:25  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i:26  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:27  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i.i:28  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i:29  %rbegin_i250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i250_i_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:30  %rend_i251_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i250_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i251_i_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i.i:31  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i:32  %rbegin_i252_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i252_i_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:33  %rend_i253_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str15, i32 %rbegin_i252_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i253_i_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i.i:34  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:35  %heightloop = add i11 %tmp, 5

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:36  %widthloop = add i11 %tmp_136, 2

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:37  %tmp_93 = add i11 %tmp_136, -3

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:38  %tmp_93_cast = zext i11 %tmp_93 to i12

]]></node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.i.i:39  %tmp_137 = trunc i12 %p_src_cols_V_read76 to i2

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i.i:40  %p_neg228_i_i_cast = xor i2 %tmp_137, -1

]]></node>
<StgValue><ssdm name="p_neg228_i_i_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:41  %ref = add i11 %tmp, -1

]]></node>
<StgValue><ssdm name="ref"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:42  %ref_cast = zext i11 %ref to i12

]]></node>
<StgValue><ssdm name="ref_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:43  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_012_0_i_i = phi i11 [ 0, %._crit_edge.i.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_012_0_i_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_94_cast_cast3 = zext i11 %p_012_0_i_i to i12

]]></node>
<StgValue><ssdm name="tmp_94_cast_cast3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_95 = icmp ult i11 %p_012_0_i_i, %heightloop

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 1085, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_V = add i11 %p_012_0_i_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_95, label %1, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_96 = icmp ugt i11 %p_012_0_i_i, 4

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %ImagLoc_y = add i12 %tmp_94_cast_cast3, -4

]]></node>
<StgValue><ssdm name="ImagLoc_y"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="13" op_0_bw="12">
<![CDATA[
:4  %ImagLoc_y_cast = sext i12 %ImagLoc_y to i13

]]></node>
<StgValue><ssdm name="ImagLoc_y_cast"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_102 = icmp slt i12 %ImagLoc_y, -1

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_138 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %ImagLoc_y, i32 1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %icmp = icmp sgt i11 %tmp_138, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_103 = icmp slt i12 %ImagLoc_y, %ref_cast

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_cond = and i1 %icmp, %tmp_103

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:10  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_y, i32 11)

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:11  %p_i_i = select i1 %tmp_103, i11 2, i11 %ref

]]></node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="2" op_0_bw="11">
<![CDATA[
:12  %tmp_140 = trunc i11 %p_i_i to i2

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %y_1 = add i12 %tmp_94_cast_cast3, -5

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="12">
<![CDATA[
:14  %y_1_cast = sext i12 %y_1 to i13

]]></node>
<StgValue><ssdm name="y_1_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="2" op_0_bw="11">
<![CDATA[
:15  %tmp_141 = trunc i11 %p_i_i to i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %y_1_1 = add i12 %tmp_94_cast_cast3, -6

]]></node>
<StgValue><ssdm name="y_1_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="13" op_0_bw="12">
<![CDATA[
:17  %y_1_1_cast = sext i12 %y_1_1 to i13

]]></node>
<StgValue><ssdm name="y_1_1_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %brmerge = or i1 %tmp_102, %or_cond

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0">
<![CDATA[
morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_025_0_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge245.i.i ]

]]></node>
<StgValue><ssdm name="p_025_0_i_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="12" op_0_bw="11">
<![CDATA[
:4  %tmp_97_cast = zext i11 %p_025_0_i_i to i12

]]></node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_98 = icmp ult i11 %p_025_0_i_i, %widthloop

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %j_V = add i11 %p_025_0_i_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_98, label %.critedge.i.i, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i.i:3  %tmp_142 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_025_0_i_i, i32 1, i32 10)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.critedge.i.i:4  %icmp4 = icmp ne i10 %tmp_142, 0

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:5  %or_cond221_i_i = and i1 %tmp_96, %icmp4

]]></node>
<StgValue><ssdm name="or_cond221_i_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:7  %ImagLoc_x = add i12 %tmp_97_cast, -1

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="2" op_0_bw="12">
<![CDATA[
.critedge.i.i:8  %tmp_143 = trunc i12 %ImagLoc_x to i2

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="13" op_0_bw="12">
<![CDATA[
.critedge.i.i:9  %ImagLoc_x_cast2 = sext i12 %ImagLoc_x to i13

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast2, i12 %p_src_cols_V_read76, i4 1) nounwind

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i.i:21  br i1 %brmerge, label %._crit_edge234.i.i, label %._crit_edge235.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge235.i.i:0  br i1 %tmp_139, label %.loopexit224.i.i, label %._crit_edge243.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge234.i.i:0  %tmp_105 = icmp ne i11 %p_025_0_i_i, 0

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge234.i.i:1  %tmp_106 = icmp slt i12 %ImagLoc_x, %p_src_cols_V_read76

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge234.i.i:2  %or_cond2 = and i1 %tmp_105, %tmp_106

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge234.i.i:3  br i1 %or_cond2, label %3, label %._crit_edge238.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge238.i.i:0  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i:1  br i1 %tmp_145, label %.loopexit224.i.i.pre, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_106, label %.loopexit224.i.i, label %.preheader.preheader.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_107 = icmp slt i12 %ImagLoc_x, %tmp_93_cast

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_107, label %._crit_edge241.i.i.1.critedge.critedge, label %"operator().exit290.i.i"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit290.i.i:0  %col_assign = add i2 %tmp_143, %p_neg228_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit290.i.i:1  switch i2 %col_assign, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast2, i12 %p_src_cols_V_read76, i4 1) nounwind

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast2, i12 %p_src_cols_V_read76, i4 1) nounwind

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="2" op_0_bw="15">
<![CDATA[
.critedge.i.i:12  %tmp_144 = trunc i15 %x to i2

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="15">
<![CDATA[
._crit_edge243.i.i.0:17  %tmp_148 = trunc i15 %t_2 to i2

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="15">
<![CDATA[
.critedge.i.i:11  %x_4 = sext i15 %x to i32

]]></node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_s = zext i32 %x_4 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i:14  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i:15  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i:17  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i:18  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i:19  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i:20  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:18  %locy_2_t = sub i2 %tmp_141, %tmp_148

]]></node>
<StgValue><ssdm name="locy_2_t"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge243.i.i.0:19  switch i2 %locy_2_t, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit224.i.i.pre80
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit224.i.i.pre80:3  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch6:4  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="!1"/>
<literal name="locy_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch8:3  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.i.i:6  %col_assign_2 = add i2 %tmp_144, %p_neg228_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch10:4  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch9:4  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="!1"/>
<literal name="col_assign_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch11:4  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
.loopexit224.i.i.pre:3  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.i.1:5  br label %.loopexit224.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.critedge.i.i:1  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.critedge.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1833) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i:15  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i.i:16  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i:18  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i:20  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="2" op_0_bw="15">
<![CDATA[
._crit_edge243.i.i.0:1  %tmp_146 = trunc i15 %t to i2

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="2" op_0_bw="15">
<![CDATA[
._crit_edge243.i.i.0:9  %tmp_147 = trunc i15 %t_1 to i2

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %"operator().exit290.i.i250"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %"operator().exit290.i.i250"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %"operator().exit290.i.i250"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i.i250:0  %right_border_buf_0_val_1_2_s = load i8* %right_border_buf_0_val_1_2_14, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_s"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i.i250:1  %right_border_buf_0_val_1_2_6 = load i8* %right_border_buf_0_val_1_2_15, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_6"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i.i250:2  %right_border_buf_0_val_1_2_7 = load i8* %right_border_buf_0_val_1_2_16, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_7"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit290.i.i250:3  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit290.i.i250:4  %sel_tmp16 = icmp eq i2 %col_assign, 1

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i.i250:5  %right_border_buf_0_val_1_2_2 = select i1 %sel_tmp16, i8 %right_border_buf_0_val_1_2_7, i8 %right_border_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_2"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit290.i.i250:6  %sel_tmp18 = icmp eq i2 %col_assign, 0

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i.i250:7  %right_border_buf_0_val_1_2_3 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_2_7, i8 %right_border_buf_0_val_1_2_2

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_3"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i.i250:8  %right_border_buf_0_val_1_2_4 = select i1 %sel_tmp16, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_6

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i.i250:9  %right_border_buf_0_val_1_2_5 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_2_6, i8 %right_border_buf_0_val_1_2_4

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_5"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i.i250:10  %right_border_buf_0_val_1_2_19 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_s

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_19"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit290.i.i250:11  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit290.i.i250:12  switch i2 %col_assign, label %branch26 [
    i2 0, label %._crit_edge241.i.i.1.pre
    i2 1, label %branch25
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:0  store i8 %right_border_buf_0_val_1_2_3, i8* %right_border_buf_0_val_1_2_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:1  store i8 %right_border_buf_0_val_1_2_5, i8* %right_border_buf_0_val_1_2_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:2  store i8 %right_border_buf_0_val_1_2_19, i8* %right_border_buf_0_val_1_2_14, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_40, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch25:4  br label %._crit_edge241.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1.pre:0  store i8 %right_border_buf_0_val_1_2_3, i8* %right_border_buf_0_val_1_2_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1.pre:1  store i8 %right_border_buf_0_val_1_2_5, i8* %right_border_buf_0_val_1_2_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1.pre:2  store i8 %right_border_buf_0_val_1_2_19, i8* %right_border_buf_0_val_1_2_14, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1.pre:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_41, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.i.1.pre:4  br label %._crit_edge241.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %right_border_buf_0_val_1_2_3, i8* %right_border_buf_0_val_1_2_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:1  store i8 %right_border_buf_0_val_1_2_5, i8* %right_border_buf_0_val_1_2_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:2  store i8 %right_border_buf_0_val_1_2_19, i8* %right_border_buf_0_val_1_2_14, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_39, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch26:4  br label %._crit_edge241.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.i.1.critedge.critedge:0  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.i.1.critedge.critedge:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.i.1.critedge.critedge:2  br label %._crit_edge241.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1:0  %tmp_150 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.i.1:1  store i8 %tmp_150, i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit224.i.i:0  br i1 %or_cond221_i_i, label %._crit_edge2.i292.i.i.0.0, label %._crit_edge245.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
:1  %src_kernel_win_0_val_0_1_24 = load i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_24"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8">
<![CDATA[
:2  %src_kernel_win_0_val_2_1_30 = load i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_30"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8">
<![CDATA[
:3  %src_kernel_win_0_val_1_1_24 = load i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_24"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1922, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:2  %locy = sub i2 %tmp_140, %tmp_146

]]></node>
<StgValue><ssdm name="locy"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge243.i.i.0:3  %col_buf_0_val_0_0_load = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_load"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:4  %sel_tmp8 = icmp eq i2 %tmp_140, %tmp_146

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.i.0:5  %sel_tmp9 = select i1 %sel_tmp8, i8 %col_buf_0_val_0_0_load, i8 %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:6  %sel_tmp10 = icmp eq i2 %locy, 1

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.i.0:7  %src_kernel_win_0_val_0_0 = select i1 %sel_tmp10, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp9

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:10  %locy_1_t = sub i2 %tmp_141, %tmp_147

]]></node>
<StgValue><ssdm name="locy_1_t"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge243.i.i.0:11  %col_buf_0_val_0_0_load_1 = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_load_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:12  %sel_tmp12 = icmp eq i2 %tmp_141, %tmp_147

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.i.0:13  %sel_tmp13 = select i1 %sel_tmp12, i8 %col_buf_0_val_0_0_load_1, i8 %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i.i.0:14  %sel_tmp14 = icmp eq i2 %locy_1_t, 1

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.i.0:15  %src_kernel_win_0_val_1_0 = select i1 %sel_tmp14, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp13

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.i.pre80:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.i.pre80:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.i.pre80:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8">
<![CDATA[
branch6:0  %src_kernel_win_0_val_2_1_24 = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_24"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:2  store i8 %src_kernel_win_0_val_2_1_24, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="!1"/>
<literal name="locy_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="!1"/>
<literal name="locy_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_139" val="0"/>
<literal name="locy_2_t" val="!1"/>
<literal name="locy_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i:0  %col_buf_0_val_0_0_39_load = load i8* %col_buf_0_val_0_0_39, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_39_load"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i:1  %col_buf_0_val_0_0_40_load = load i8* %col_buf_0_val_0_0_40, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_40_load"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i:2  %col_buf_0_val_0_0_41_load = load i8* %col_buf_0_val_0_0_41, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_41_load"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i:3  %right_border_buf_0_val_1_2_8 = load i8* %right_border_buf_0_val_1_2_14, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_8"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i:4  %right_border_buf_0_val_1_2_9 = load i8* %right_border_buf_0_val_1_2_15, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_9"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i:5  %right_border_buf_0_val_1_2_10 = load i8* %right_border_buf_0_val_1_2_16, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_10"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.i.i:7  %sel_tmp = icmp eq i2 %col_assign_2, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i:8  %col_buf_0_val_0_0_42 = select i1 %sel_tmp, i8 %col_buf_0_val_0_0_40_load, i8 %col_buf_0_val_0_0_39_load

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_42"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.i.i:9  %sel_tmp2 = icmp eq i2 %col_assign_2, 0

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i:10  %col_buf_0_val_0_0_46 = select i1 %sel_tmp2, i8 %col_buf_0_val_0_0_41_load, i8 %col_buf_0_val_0_0_42

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_46"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i:11  %right_border_buf_0_val_1_2 = select i1 %sel_tmp, i8 %right_border_buf_0_val_1_2_9, i8 %right_border_buf_0_val_1_2_10

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i:12  %right_border_buf_0_val_1_2_20 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_2_8, i8 %right_border_buf_0_val_1_2

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_20"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader.preheader.i.i:13  switch i2 %col_assign_2, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8">
<![CDATA[
branch10:0  %src_kernel_win_0_val_2_1_28 = load i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_28"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:1  store i8 %right_border_buf_0_val_1_2_20, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:2  store i8 %src_kernel_win_0_val_2_1_28, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:3  store i8 %col_buf_0_val_0_0_46, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="8">
<![CDATA[
branch9:0  %src_kernel_win_0_val_2_1_27 = load i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_27"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:1  store i8 %right_border_buf_0_val_1_2_20, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:2  store i8 %src_kernel_win_0_val_2_1_27, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:3  store i8 %col_buf_0_val_0_0_46, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="!1"/>
<literal name="col_assign_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="8">
<![CDATA[
branch11:0  %src_kernel_win_0_val_2_1_26 = load i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_26"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="!1"/>
<literal name="col_assign_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:1  store i8 %right_border_buf_0_val_1_2_20, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="!1"/>
<literal name="col_assign_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:2  store i8 %src_kernel_win_0_val_2_1_26, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="col_assign_2" val="!1"/>
<literal name="col_assign_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:3  store i8 %col_buf_0_val_0_0_46, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.i.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.i.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.i.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.i.1:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:5  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2_lo"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:6  %tmp_192_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_1_30, %src_kernel_win_0_val_2_2_lo

]]></node>
<StgValue><ssdm name="tmp_192_0_1"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:7  %temp_0_i_i_i_057_i_i_1_0_1 = select i1 %tmp_192_0_1, i8 %src_kernel_win_0_val_2_1_30, i8 %src_kernel_win_0_val_2_2_lo

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_1"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i.i:1  store i8 %src_kernel_win_0_val_2_1_30, i8* %src_kernel_win_0_val_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:2  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:3  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:4  %src_kernel_win_0_val_1_2_lo = load i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_2_lo"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:8  %tmp_192_0_2 = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %temp_0_i_i_i_057_i_i_1_0_1

]]></node>
<StgValue><ssdm name="tmp_192_0_2"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:9  %temp_0_i_i_i_057_i_i_1_0_2 = select i1 %tmp_192_0_2, i8 %src_kernel_win_0_val_2_1_lo, i8 %temp_0_i_i_i_057_i_i_1_0_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_2"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:10  %tmp_192_1 = icmp ugt i8 %src_kernel_win_0_val_1_2_lo, %temp_0_i_i_i_057_i_i_1_0_2

]]></node>
<StgValue><ssdm name="tmp_192_1"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:11  %temp_0_i_i_i_057_i_i_1_1 = select i1 %tmp_192_1, i8 %src_kernel_win_0_val_1_2_lo, i8 %temp_0_i_i_i_057_i_i_1_0_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:12  %tmp_192_1_1 = icmp ugt i8 %src_kernel_win_0_val_1_1_24, %temp_0_i_i_i_057_i_i_1_1

]]></node>
<StgValue><ssdm name="tmp_192_1_1"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i.i:2  store i8 %src_kernel_win_0_val_1_1_24, i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:1  %src_kernel_win_0_val_0_2_lo = load i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_2_lo"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:13  %temp_0_i_i_i_057_i_i_1_1_1 = select i1 %tmp_192_1_1, i8 %src_kernel_win_0_val_1_1_24, i8 %temp_0_i_i_i_057_i_i_1_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_1"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:14  %tmp_192_1_2 = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_057_i_i_1_1_1

]]></node>
<StgValue><ssdm name="tmp_192_1_2"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:15  %temp_0_i_i_i_057_i_i_1_1_2 = select i1 %tmp_192_1_2, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_057_i_i_1_1_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_2"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:16  %tmp_192_2 = icmp ugt i8 %src_kernel_win_0_val_0_2_lo, %temp_0_i_i_i_057_i_i_1_1_2

]]></node>
<StgValue><ssdm name="tmp_192_2"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:17  %temp_0_i_i_i_057_i_i_1_2 = select i1 %tmp_192_2, i8 %src_kernel_win_0_val_0_2_lo, i8 %temp_0_i_i_i_057_i_i_1_1_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge245.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_104)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i.i:3  store i8 %src_kernel_win_0_val_0_1_24, i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge245.i.i:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="271" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:18  %tmp_192_2_1 = icmp ugt i8 %src_kernel_win_0_val_0_1_24, %temp_0_i_i_i_057_i_i_1_2

]]></node>
<StgValue><ssdm name="tmp_192_2_1"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:19  %temp_0_i_i_i_057_i_i_1_2_1 = select i1 %tmp_192_2_1, i8 %src_kernel_win_0_val_0_1_24, i8 %temp_0_i_i_i_057_i_i_1_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:20  %tmp_192_2_2 = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_057_i_i_1_2_1

]]></node>
<StgValue><ssdm name="tmp_192_2_2"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:21  %tmp_55 = select i1 %tmp_192_2_2, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_057_i_i_1_2_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2.i292.i.i.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_55)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond221_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.i292.i.i.0.0:23  br label %._crit_edge245.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_101)

]]></node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
