
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003823                       # Number of seconds simulated
sim_ticks                                  3822890451                       # Number of ticks simulated
final_tick                               533394234705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312170                       # Simulator instruction rate (inst/s)
host_op_rate                                   404468                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301421                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926300                       # Number of bytes of host memory used
host_seconds                                 12682.90                       # Real time elapsed on the host
sim_insts                                  3959225171                       # Number of instructions simulated
sim_ops                                    5129820105                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       404224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       279680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       173312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       246272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1126016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       337792                       # Number of bytes written to this memory
system.physmem.bytes_written::total            337792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3158                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1924                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8797                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2639                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2639                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105737793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     73159303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1439748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     45335330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1473231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64420365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               294545715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1439748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1473231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5892923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          88360366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               88360366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          88360366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105737793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     73159303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1439748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     45335330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1473231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64420365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              382906081                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085433                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533477                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206502                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258204                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195415                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790995                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085433                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494847                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039098                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        966401                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632560                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8712434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5114778     58.71%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354839      4.07%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337592      3.87%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316121      3.63%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260960      3.00%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188173      2.16%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134218      1.54%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208744      2.40%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797009     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8712434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336558                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.831558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474314                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       932417                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437529                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42590                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825581                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496746                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964718                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825581                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657308                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         538342                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       110233                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290200                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290767                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364954                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158660                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26848504                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90202378                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90202378                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10053334                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709360                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23943                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413952                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604406                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23652                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17487112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8712434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.676272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3228605     37.06%     37.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715732     19.69%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357121     15.58%     72.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815720      9.36%     81.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834434      9.58%     91.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381344      4.38%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242855      2.79%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67298      0.77%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69325      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8712434                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63491     58.64%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20480     18.92%     77.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24297     22.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011410     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200604      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542964     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847834      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604406                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.593045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108268                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007413                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38053163                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23772986                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712674                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668285                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232030                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825581                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         448058                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054639                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900647                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014001                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238615                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365521                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465781                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238882                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300416                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019017                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834635                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.566988                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245851                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235374                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203609                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902326                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.552791                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369588                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816235                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205637                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7886853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.551847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.101296                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3297057     41.80%     41.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049457     25.99%     67.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849483     10.77%     78.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431921      5.48%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449108      5.69%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226145      2.87%     92.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155881      1.98%     94.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89846      1.14%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337955      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7886853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337955                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25604168                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936980                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 455170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.916760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.916760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.090798                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.090798                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64935263                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477212                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728005                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123366                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2721158                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205090                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1575854                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1512607                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          220445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6253                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3810952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17331295                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123366                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1733052                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3675626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         951826                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        423169                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1873954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8655211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.310599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4979585     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          656539      7.59%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          325256      3.76%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          241017      2.78%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199998      2.31%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          173181      2.00%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59494      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          215366      2.49%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1804775     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8655211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.340696                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.890493                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3946489                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       396883                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3551624                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17847                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        742364                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345463                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3114                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19397898                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4711                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        742364                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4111654                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193076                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46495                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3402856                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       158762                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18788088                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78705                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24908492                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85573169                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85573169                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16390123                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8518293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1248                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           403232                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2863287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       654129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8236                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       204889                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17683583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15088137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19808                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5066230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13826218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8655211                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3108012     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1844317     21.31%     57.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       929676     10.74%     67.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1088217     12.57%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818126      9.45%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       524257      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224133      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66554      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51919      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8655211                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64228     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13740     15.62%     88.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10000     11.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11852596     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120621      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1101      0.01%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2570485     17.04%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543334      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15088137                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.645810                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87968                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38939258                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22752298                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14570311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15176105                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       796063                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170088                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        742364                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         123252                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17685945                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2863287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       654129                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1242                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224673                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14763124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2459437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       325010                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2988397                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2211876                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528960                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.610358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14597336                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14570311                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8778830                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21678184                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.589326                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404962                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10983051                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12495901                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5190132                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203169                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7912847                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579192                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.292943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3699744     46.76%     46.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1686819     21.32%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       915475     11.57%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       334219      4.22%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       287418      3.63%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127494      1.61%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       311067      3.93%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82957      1.05%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       467654      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7912847                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10983051                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12495901                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2551261                       # Number of memory references committed
system.switch_cpus1.commit.loads              2067220                       # Number of loads committed
system.switch_cpus1.commit.membars               1118                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1954176                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10913747                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170211                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       467654                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25131122                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36115456                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 512393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10983051                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12495901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10983051                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834705                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834705                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198029                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198029                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68333561                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19139827                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19982531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3325610                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2710194                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       221195                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1400731                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1296198                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          356314                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9884                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3433748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18187523                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3325610                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1652512                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3811398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1189896                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        607744                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1685111                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8818395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.554939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.364185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5006997     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          264659      3.00%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          277503      3.15%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          438556      4.97%     67.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          206509      2.34%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          293605      3.33%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          198994      2.26%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          145475      1.65%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1986097     22.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8818395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362757                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.983891                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3615404                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       560548                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3647576                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30535                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        964331                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       563867                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1174                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21733672                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4380                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        964331                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3797471                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         109196                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       216426                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3494129                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       236834                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20951460                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        137064                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29331820                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97697790                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97697790                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17895928                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11435823                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3595                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1833                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           618010                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1950191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1007820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10889                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       394243                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19634370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15593037                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27976                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6763292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20904437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8818395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768240                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.925065                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3111974     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1878629     21.30%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1264723     14.34%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       835502      9.47%     80.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       753554      8.55%     88.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       425378      4.82%     93.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       383520      4.35%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84690      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80425      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8818395                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         117364     78.13%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16507     10.99%     89.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16336     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13015705     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207408      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1761      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1549168      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       818995      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15593037                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700885                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             150207                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009633                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40182649                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26401395                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15148897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15743244                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22325                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       778807                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       266235                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        964331                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          65443                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13188                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19637983                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1950191                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1007820                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1824                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       257678                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15312561                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1444075                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       280473                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2236012                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2175154                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            791937                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.670290                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15160371                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15148897                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9942450                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28279379                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652438                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351580                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10428788                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12840682                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6797294                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       223159                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7854064                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634909                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166466                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3061214     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2196836     27.97%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       873853     11.13%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       438577      5.58%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406042      5.17%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186241      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       201085      2.56%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103202      1.31%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       387014      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7854064                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10428788                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12840682                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1912963                       # Number of memory references committed
system.switch_cpus2.commit.loads              1171381                       # Number of loads committed
system.switch_cpus2.commit.membars               1786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1854080                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11567679                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       264782                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       387014                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27104857                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40241381                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 349209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10428788                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12840682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10428788                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.879067                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.879067                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.137570                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.137570                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68757232                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21010320                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20002199                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3156423                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2570543                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211737                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1306883                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1224379                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333008                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9442                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3154061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17456004                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3156423                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1557387                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3843334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1138417                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        812532                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1543259                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8732681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.472895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4889347     55.99%     55.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          337352      3.86%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274394      3.14%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          661187      7.57%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175195      2.01%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          237575      2.72%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164536      1.88%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95328      1.09%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1897767     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8732681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344302                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.904097                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3291174                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       798456                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3697137                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23484                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        922428                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       537471                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          317                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20915631                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1647                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        922428                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3531984                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114504                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       335563                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3474886                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       353311                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20178581                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          324                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141229                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28217830                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94223129                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94223129                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17332151                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10885593                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4289                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2595                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           991667                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1894776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       985929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19515                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       447736                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19054989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15116010                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30330                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6545692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20194103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8732681                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.730970                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.886865                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3142970     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1812373     20.75%     56.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1250826     14.32%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       886993     10.16%     81.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       754893      8.64%     89.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       403245      4.62%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338564      3.88%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68711      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74106      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8732681                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89463     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19486     15.25%     85.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18823     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12569401     83.15%     83.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211324      1.40%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1689      0.01%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1510925     10.00%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822671      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15116010                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.648851                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127775                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008453                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39122805                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25605158                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14732749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15243785                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58676                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       746607                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249744                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        922428                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64125                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8271                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19059283                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1894776                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       985929                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2571                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248788                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14880985                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1416074                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235024                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2220650                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2097254                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            804576                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.623214                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14742658                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14732749                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9583862                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27228496                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.607045                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351979                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10156878                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12484050                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6575284                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215231                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7810253                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.598418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.133119                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3125977     40.02%     40.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2117827     27.12%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       852733     10.92%     78.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493240      6.32%     84.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395544      5.06%     89.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       168518      2.16%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       199227      2.55%     94.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96587      1.24%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       360600      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7810253                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10156878                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12484050                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1884329                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148155                       # Number of loads committed
system.switch_cpus3.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1790764                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11252060                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254559                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       360600                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26508818                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39041793                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 434923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10156878                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12484050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10156878                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.902601                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.902601                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.107910                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.107910                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66948729                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20350381                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19280021                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3442                       # number of misc regfile writes
system.l20.replacements                          3203                       # number of replacements
system.l20.tagsinuse                      2047.134505                       # Cycle average of tags in use
system.l20.total_refs                          311714                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5251                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.362788                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.385828                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    20.697815                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.264968                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           909.785895                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003606                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010106                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.444231                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999577                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7224                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7225                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1172                       # number of Writeback hits
system.l20.Writeback_hits::total                 1172                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7272                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7273                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7272                       # number of overall hits
system.l20.overall_hits::total                   7273                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3158                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3203                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3158                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3203                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3158                       # number of overall misses
system.l20.overall_misses::total                 3203                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13025738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    520073015                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      533098753                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13025738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    520073015                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       533098753                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13025738                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    520073015                       # number of overall miss cycles
system.l20.overall_miss_latency::total      533098753                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10382                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1172                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1172                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304180                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307154                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302780                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305746                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302780                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305746                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164684.298607                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166437.325320                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164684.298607                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166437.325320                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164684.298607                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166437.325320                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 594                       # number of writebacks
system.l20.writebacks::total                      594                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3158                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3203                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3158                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3203                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3158                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3203                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12511051                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    484131921                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    496642972                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12511051                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    484131921                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    496642972                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12511051                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    484131921                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    496642972                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304180                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307154                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305746                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305746                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 278023.355556                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153303.331539                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155055.564159                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 278023.355556                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153303.331539                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155055.564159                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 278023.355556                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153303.331539                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155055.564159                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2229                       # number of replacements
system.l21.tagsinuse                      2047.535424                       # Cycle average of tags in use
system.l21.total_refs                           93626                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4277                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.890578                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           34.317159                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.441142                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1029.084118                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           955.693005                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016756                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013887                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.502482                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.466647                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999773                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3570                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3573                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l21.Writeback_hits::total                  852                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3594                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3597                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3594                       # number of overall hits
system.l21.overall_hits::total                   3597                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2185                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2229                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2185                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2229                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2185                       # number of overall misses
system.l21.overall_misses::total                 2229                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12011683                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    302470478                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      314482161                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12011683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    302470478                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       314482161                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12011683                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    302470478                       # number of overall miss cycles
system.l21.overall_miss_latency::total      314482161                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5755                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5802                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5779                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5826                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5779                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5826                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.379670                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.384178                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.378093                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.382595                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.378093                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.382595                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138430.424714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 141086.658143                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138430.424714                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 141086.658143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138430.424714                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 141086.658143                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 329                       # number of writebacks
system.l21.writebacks::total                      329                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2185                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2229                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2185                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2229                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2185                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2229                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    276503242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    288001569                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    276503242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    288001569                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    276503242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    288001569                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.379670                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.384178                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.378093                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.382595                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.378093                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.382595                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126546.106178                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 129206.625841                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126546.106178                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 129206.625841                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126546.106178                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 129206.625841                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1399                       # number of replacements
system.l22.tagsinuse                      2046.414326                       # Cycle average of tags in use
system.l22.total_refs                          189347                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3447                       # Sample count of references to valid blocks.
system.l22.avg_refs                         54.930954                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           28.494576                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.272741                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   649.871633                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1333.775377                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013913                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.016735                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.317320                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.651258                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999226                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3276                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3278                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1038                       # number of Writeback hits
system.l22.Writeback_hits::total                 1038                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3328                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3330                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3328                       # number of overall hits
system.l22.overall_hits::total                   3330                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1354                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1397                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1354                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1397                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1354                       # number of overall misses
system.l22.overall_misses::total                 1397                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     10924223                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    213486123                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      224410346                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     10924223                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    213486123                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       224410346                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     10924223                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    213486123                       # number of overall miss cycles
system.l22.overall_miss_latency::total      224410346                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4630                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4675                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1038                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1038                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4682                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4727                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4682                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4727                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.292441                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.298824                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.289193                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.295536                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.289193                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.295536                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 254051.697674                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157670.696455                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160637.327130                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 254051.697674                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157670.696455                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160637.327130                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 254051.697674                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157670.696455                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160637.327130                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 611                       # number of writebacks
system.l22.writebacks::total                      611                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1354                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1397                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1354                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1397                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1354                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1397                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     10433908                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    198062194                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    208496102                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     10433908                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    198062194                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    208496102                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     10433908                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    198062194                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    208496102                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.292441                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.298824                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.289193                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.295536                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.289193                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.295536                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 242649.023256                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146279.316100                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149245.599141                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 242649.023256                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146279.316100                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149245.599141                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 242649.023256                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146279.316100                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149245.599141                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1971                       # number of replacements
system.l23.tagsinuse                      2046.395441                       # Cycle average of tags in use
system.l23.total_refs                          185250                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4019                       # Sample count of references to valid blocks.
system.l23.avg_refs                         46.093556                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           36.410488                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.549926                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   887.885681                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1093.549346                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017779                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013940                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.433538                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.533960                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999217                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3692                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3693                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2096                       # number of Writeback hits
system.l23.Writeback_hits::total                 2096                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3744                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3745                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3744                       # number of overall hits
system.l23.overall_hits::total                   3745                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1923                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1967                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1925                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1969                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1925                       # number of overall misses
system.l23.overall_misses::total                 1969                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     12559047                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    286073164                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      298632211                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       299957                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       299957                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     12559047                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    286373121                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       298932168                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     12559047                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    286373121                       # number of overall miss cycles
system.l23.overall_miss_latency::total      298932168                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5615                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5660                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2096                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2096                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5669                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5714                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5669                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5714                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.342476                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.347527                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.339566                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.344592                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.339566                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.344592                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 285432.886364                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148763.995840                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151821.154550                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 149978.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 149978.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 285432.886364                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148765.257662                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151819.282885                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 285432.886364                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148765.257662                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151819.282885                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1105                       # number of writebacks
system.l23.writebacks::total                     1105                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1923                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1967                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1925                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1969                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1925                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1969                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12057037                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    264100498                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    276157535                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       277297                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       277297                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12057037                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    264377795                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    276434832                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12057037                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    264377795                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    276434832                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.342476                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.347527                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.339566                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.344592                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.339566                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.344592                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274023.568182                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137337.752470                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140395.289781                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 138648.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 138648.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 274023.568182                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137339.114286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140393.515490                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 274023.568182                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137339.114286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140393.515490                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.659494                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641180                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.390119                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.881066                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.778428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067117                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860222                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927339                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632486                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632486                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632486                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19663057                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19663057                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19663057                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19663057                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19663057                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19663057                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632560                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632560                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632560                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632560                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 265716.986486                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 265716.986486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 265716.986486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374016                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16317.987647                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.375675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.624325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129252                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907733                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907733                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907733                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907733                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2424850931                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2424850931                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4874143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4874143                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2429725074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2429725074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2429725074                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2429725074                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945150                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945150                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945150                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945150                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65091.427026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65091.427026                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29720.384146                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29720.384146                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64936.394527                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64936.394527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64936.394527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64936.394527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1172                       # number of writebacks
system.cpu0.dcache.writebacks::total             1172                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    584495560                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    584495560                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    585362215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    585362215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    585362215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    585362215                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56298.936621                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56298.936621                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56122.935283                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56122.935283                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56122.935283                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56122.935283                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               558.046864                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913315204                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616487.086726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.705885                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.340980                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068439                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825867                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894306                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1873895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1873895                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1873895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1873895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1873895                       # number of overall hits
system.cpu1.icache.overall_hits::total        1873895                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14561727                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14561727                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14561727                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14561727                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14561727                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14561727                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1873954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1873954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1873954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1873954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1873954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1873954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 246808.932203                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 246808.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 246808.932203                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12219423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12219423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12219423                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259987.723404                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5779                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206930039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6035                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34288.324606                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.559000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.441000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2237579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2237579                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       481658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        481658                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1122                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1122                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2719237                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2719237                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2719237                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2719237                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19265                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19265                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19265                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1806805881                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1806805881                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2280125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2280125                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1809086006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1809086006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1809086006                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1809086006                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2256772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2256772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       481730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       481730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2738502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2738502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2738502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2738502                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008505                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007035                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94138.794404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94138.794404                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31668.402778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31668.402778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93905.320841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93905.320841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93905.320841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93905.320841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu1.dcache.writebacks::total              852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13438                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13438                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5755                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5755                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5779                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    332110946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    332110946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       501379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       501379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    332612325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    332612325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    332612325                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    332612325                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57708.244309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57708.244309                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20890.791667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20890.791667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57555.342620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57555.342620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57555.342620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57555.342620                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.730597                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004733607                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981723.090730                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.730597                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063671                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804055                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1685044                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1685044                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1685044                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1685044                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1685044                       # number of overall hits
system.cpu2.icache.overall_hits::total        1685044                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     16890531                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16890531                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     16890531                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16890531                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     16890531                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16890531                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1685111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1685111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1685111                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1685111                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1685111                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1685111                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 252097.477612                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 252097.477612                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 252097.477612                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 252097.477612                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 252097.477612                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 252097.477612                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     11131134                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11131134                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     11131134                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11131134                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     11131134                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11131134                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 247358.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 247358.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 247358.533333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 247358.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 247358.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 247358.533333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4682                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153878210                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4938                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31162.051438                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.451310                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.548690                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884575                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115425                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1130415                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1130415                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       737828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        737828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1787                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1786                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1786                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1868243                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1868243                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1868243                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1868243                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11551                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11551                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11717                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11717                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11717                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11717                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    907730389                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    907730389                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5475749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5475749                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    913206138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    913206138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    913206138                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    913206138                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1141966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1141966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       737994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       737994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1879960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1879960                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1879960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1879960                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010115                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010115                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006233                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006233                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006233                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006233                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 78584.571812                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78584.571812                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32986.439759                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32986.439759                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 77938.562601                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77938.562601                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 77938.562601                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77938.562601                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1038                       # number of writebacks
system.cpu2.dcache.writebacks::total             1038                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6921                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6921                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7035                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7035                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7035                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7035                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4630                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4630                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4682                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4682                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    241096877                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    241096877                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1191214                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1191214                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    242288091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    242288091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    242288091                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    242288091                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52072.759611                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52072.759611                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22907.961538                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22907.961538                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 51748.844724                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51748.844724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 51748.844724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51748.844724                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.043037                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004759859                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935953.485549                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.043037                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062569                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822184                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1543195                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1543195                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1543195                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1543195                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1543195                       # number of overall hits
system.cpu3.icache.overall_hits::total        1543195                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     17349973                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17349973                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     17349973                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17349973                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     17349973                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17349973                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1543259                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1543259                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1543259                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1543259                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1543259                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1543259                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 271093.328125                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 271093.328125                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 271093.328125                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 271093.328125                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 271093.328125                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 271093.328125                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12687463                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12687463                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12687463                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12687463                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12687463                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12687463                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 281943.622222                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 281943.622222                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 281943.622222                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 281943.622222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 281943.622222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 281943.622222                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5668                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158223665                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5924                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26708.923869                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.770567                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.229433                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881916                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118084                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1074450                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1074450                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731975                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731975                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1918                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1918                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1721                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1806425                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1806425                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1806425                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1806425                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14155                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          581                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          581                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14736                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14736                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14736                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14736                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1175088994                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1175088994                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     51271978                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     51271978                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1226360972                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1226360972                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1226360972                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1226360972                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1088605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1088605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1821161                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1821161                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1821161                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1821161                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013003                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013003                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000793                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000793                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008092                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008092                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008092                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008092                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 83015.824373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83015.824373                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88247.810671                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88247.810671                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 83222.107220                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83222.107220                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 83222.107220                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83222.107220                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        77231                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        77231                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2096                       # number of writebacks
system.cpu3.dcache.writebacks::total             2096                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8540                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8540                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9067                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9067                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5615                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5615                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5669                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    320322110                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    320322110                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1422607                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1422607                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    321744717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    321744717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    321744717                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    321744717                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003113                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003113                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003113                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003113                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57047.570793                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57047.570793                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26344.574074                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26344.574074                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56755.109720                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56755.109720                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56755.109720                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56755.109720                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
