#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Jan 17 13:24:06 2017
# Process ID: 4086
# Current directory: /home/carson/Desktop/RAT_MCU/fab
# Command line: vivado
# Log file: /home/carson/Desktop/RAT_MCU/fab/vivado.log
# Journal file: /home/carson/Desktop/RAT_MCU/fab/vivado.jou
#-----------------------------------------------------------
start_gui
create_project RAT_MCU . -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5866.082 ; gain = 37.207 ; free physical = 11575 ; free virtual = 21564
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/home/carson/Desktop/RAT_MCU/src/ProgramCounter.vhd /home/carson/Desktop/RAT_MCU/src/PC_MUX.vhd /home/carson/Desktop/RAT_MCU/src/PCWrapper.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/carson/Desktop/RAT_MCU/sim/PCWrapper_tb.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PCWrapperTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav'
xvhdl -m64 --relax -prj PCWrapperTestBench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/PC_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/PCWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCWrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/sim/PCWrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCWrapperTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 49acbf43991e48bb8ce5ab7ba8dd6c14 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PCWrapperTestBench_behav xil_defaultlib.PCWrapperTestBench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] prog_rom remains a black-box since it has no binding entity [/home/carson/Desktop/RAT_MCU/src/PCWrapper.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC_MUX [pc_mux_default]
Compiling architecture pc_arch of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PCWrapper [pcwrapper_default]
Compiling architecture behavior of entity xil_defaultlib.pcwrappertestbench
Built simulation snapshot PCWrapperTestBench_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav/xsim.dir/PCWrapperTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav/xsim.dir/PCWrapperTestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 17 13:27:40 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 17 13:27:40 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5874.254 ; gain = 0.000 ; free physical = 11398 ; free virtual = 21488
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCWrapperTestBench_behav -key {Behavioral:sim_1:Functional:PCWrapperTestBench} -tclbatch {PCWrapperTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source PCWrapperTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCWrapperTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5930.488 ; gain = 56.234 ; free physical = 11377 ; free virtual = 21484
add_files -norecurse /home/carson/Desktop/RAT_MCU/src/prog_rom.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PCWrapperTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav'
xvhdl -m64 --relax -prj PCWrapperTestBench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/PC_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/src/PCWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCWrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carson/Desktop/RAT_MCU/sim/PCWrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCWrapperTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 49acbf43991e48bb8ce5ab7ba8dd6c14 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PCWrapperTestBench_behav xil_defaultlib.PCWrapperTestBench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.PC_MUX [pc_mux_default]
Compiling architecture pc_arch of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.PCWrapper [pcwrapper_default]
Compiling architecture behavior of entity xil_defaultlib.pcwrappertestbench
Built simulation snapshot PCWrapperTestBench_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav/xsim.dir/PCWrapperTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav/xsim.dir/PCWrapperTestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 17 13:30:24 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 17 13:30:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/carson/Desktop/RAT_MCU/fab/RAT_MCU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCWrapperTestBench_behav -key {Behavioral:sim_1:Functional:PCWrapperTestBench} -tclbatch {PCWrapperTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source PCWrapperTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCWrapperTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5933.984 ; gain = 0.000 ; free physical = 11392 ; free virtual = 21534
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 17 13:30:55 2017...
