// Seed: 3508035810
module module_0;
  logic id_1[1 : -1];
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  final $unsigned(63);
  ;
  wire id_5;
  always if (1) $signed(38);
  ;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
program module_3 (
    input tri id_0
    , id_10,
    input wor id_1,
    output tri1 id_2,
    output logic id_3,
    input uwire id_4,
    input tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_10 <= id_8;
  always id_3 <= 1;
  parameter id_11 = 1;
  assign id_2 = id_4;
  wire id_12;
endprogram
