$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Fri Jul 07 06:24:31 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALUControlUnit_vlg_vec_tst $end
$var reg 2 ! ALUOp [1:0] $end
$var reg 6 " Funct [5:0] $end
$var wire 1 # ALUControl [2] $end
$var wire 1 $ ALUControl [1] $end
$var wire 1 % ALUControl [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Funct[1]~input_o $end
$var wire 1 . Funct[3]~input_o $end
$var wire 1 / Funct[4]~input_o $end
$var wire 1 0 Funct[5]~input_o $end
$var wire 1 1 ALUControl[0]~output_o $end
$var wire 1 2 ALUControl[1]~output_o $end
$var wire 1 3 ALUControl[2]~output_o $end
$var wire 1 4 ALUOp[0]~input_o $end
$var wire 1 5 ALUOp[1]~input_o $end
$var wire 1 6 Funct[0]~input_o $end
$var wire 1 7 Funct[2]~input_o $end
$var wire 1 8 ALUControl~0_combout $end
$var wire 1 9 ALUControl~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
bx "
0%
1$
0#
x&
0'
1(
x)
1*
1+
1,
x-
x.
x/
x0
01
12
03
04
05
x6
x7
08
19
$end
#50000
b10 !
bx0xx "
bx0x0 "
06
07
15
0&
#100000
bx1x0 "
17
1&
09
02
0$
#150000
bx1x1 "
16
0&
18
11
1%
#200000
b11 !
b1 !
bx1 "
bx "
x6
x7
05
1&
14
13
1#
19
08
12
01
1$
0%
#250000
b11 !
15
0&
18
11
1%
#300000
