{
  "design": {
    "design_info": {
      "boundary_crc": "0x388B59E477E678E5",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../neo32rv_axi.gen/sources_1/bd/neorv32_axi",
      "name": "neorv32_axi",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "mig_7series_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_83M": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlconcat_0": "",
      "axi_gpio_0": "",
      "neorv32_SystemTop_ax_0": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "rgb_led": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset"
          },
          "CLK_DOMAIN": {
            "value": "neorv32_axi_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "uart1_rxd_i": {
        "direction": "I"
      },
      "uart0_rxd_i": {
        "direction": "I"
      },
      "spi_sdi_i": {
        "direction": "I"
      },
      "uart1_txd_o": {
        "direction": "O"
      },
      "spi_sdo_o": {
        "direction": "O"
      },
      "spi_sck_o": {
        "direction": "O"
      },
      "twi_sda_io": {
        "direction": "IO"
      },
      "twi_scl_io": {
        "direction": "IO"
      },
      "spi_csno": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "gpio": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "uart0_txd_o": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "neorv32_axi_clk_wiz_0_0",
        "xci_path": "ip\\neorv32_axi_clk_wiz_0_0\\neorv32_axi_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "118.758"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "166.66667"
          },
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_JITTER": {
            "value": "130.958"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "neorv32_axi_mig_7series_0_0",
        "xci_path": "ip\\neorv32_axi_mig_7series_0_0\\neorv32_axi_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr3_sdram"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "neorv32_axi_axi_smc_0",
        "xci_path": "ip\\neorv32_axi_axi_smc_0\\neorv32_axi_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          }
        }
      },
      "rst_mig_7series_0_83M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "neorv32_axi_rst_mig_7series_0_83M_0",
        "xci_path": "ip\\neorv32_axi_rst_mig_7series_0_83M_0\\neorv32_axi_rst_mig_7series_0_83M_0.xci",
        "inst_hier_path": "rst_mig_7series_0_83M"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "neorv32_axi_xlconstant_0_0",
        "xci_path": "ip\\neorv32_axi_xlconstant_0_0\\neorv32_axi_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "neorv32_axi_xlconstant_1_0",
        "xci_path": "ip\\neorv32_axi_xlconstant_1_0\\neorv32_axi_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "neorv32_axi_xlconstant_2_0",
        "xci_path": "ip\\neorv32_axi_xlconstant_2_0\\neorv32_axi_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "neorv32_axi_xlconstant_3_0",
        "xci_path": "ip\\neorv32_axi_xlconstant_3_0\\neorv32_axi_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "neorv32_axi_xlslice_0_0",
        "xci_path": "ip\\neorv32_axi_xlslice_0_0\\neorv32_axi_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "neorv32_axi_xlslice_1_0",
        "xci_path": "ip\\neorv32_axi_xlslice_1_0\\neorv32_axi_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "64"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "neorv32_axi_xlslice_1_1",
        "xci_path": "ip\\neorv32_axi_xlslice_1_1\\neorv32_axi_xlslice_1_1.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "64"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "neorv32_axi_xlslice_3_0",
        "xci_path": "ip\\neorv32_axi_xlslice_3_0\\neorv32_axi_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_3"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "neorv32_axi_xlconcat_0_0",
        "xci_path": "ip\\neorv32_axi_xlconcat_0_0\\neorv32_axi_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "neorv32_axi_axi_gpio_0_0",
        "xci_path": "ip\\neorv32_axi_axi_gpio_0_0\\neorv32_axi_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "rgb_led"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "neorv32_SystemTop_ax_0": {
        "vlnv": "xilinx.com:module_ref:neorv32_SystemTop_axi4lite:1.0",
        "xci_name": "neorv32_axi_neorv32_SystemTop_ax_0_0",
        "xci_path": "ip\\neorv32_axi_neorv32_SystemTop_ax_0_0\\neorv32_axi_neorv32_SystemTop_ax_0_0.xci",
        "inst_hier_path": "neorv32_SystemTop_ax_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "neorv32_SystemTop_axi4lite",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            },
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "83333333",
                "value_src": "default_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "neorv32_axi_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "m_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "m_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "83333333",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "neorv32_axi_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "jtag_trst_i": {
            "direction": "I"
          },
          "jtag_tck_i": {
            "direction": "I"
          },
          "jtag_tdi_i": {
            "direction": "I"
          },
          "jtag_tdo_o": {
            "direction": "O"
          },
          "jtag_tms_i": {
            "direction": "I"
          },
          "gpio_o": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "gpio_i": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "uart0_txd_o": {
            "direction": "O"
          },
          "uart0_rxd_i": {
            "direction": "I"
          },
          "uart0_rts_o": {
            "direction": "O"
          },
          "uart0_cts_i": {
            "direction": "I"
          },
          "uart1_txd_o": {
            "direction": "O"
          },
          "uart1_rxd_i": {
            "direction": "I"
          },
          "uart1_rts_o": {
            "direction": "O"
          },
          "uart1_cts_i": {
            "direction": "I"
          },
          "spi_sck_o": {
            "direction": "O"
          },
          "spi_sdo_o": {
            "direction": "O"
          },
          "spi_sdi_i": {
            "direction": "I"
          },
          "spi_csn_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "twi_sda_io": {
            "direction": "IO"
          },
          "twi_scl_io": {
            "direction": "IO"
          },
          "pwm_o": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "cfs_in_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "cfs_out_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "neoled_o": {
            "direction": "O"
          },
          "xirq_i": {
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "msw_irq_i": {
            "direction": "I"
          },
          "mext_irq_i": {
            "direction": "I"
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "neorv32_SystemTop_ax_0_m_axi": {
        "interface_ports": [
          "neorv32_SystemTop_ax_0/m_axi",
          "axi_smc/S00_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "rgb_led",
          "axi_gpio_0/GPIO"
        ]
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn",
          "mig_7series_0/sys_rst"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_smc/aclk",
          "rst_mig_7series_0_83M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "neorv32_SystemTop_ax_0/m_axi_aclk"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_83M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_83M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_83M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_83M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_smc/aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "neorv32_SystemTop_ax_0/m_axi_aresetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "neorv32_SystemTop_ax_0/jtag_trst_i",
          "neorv32_SystemTop_ax_0/jtag_tck_i",
          "neorv32_SystemTop_ax_0/jtag_tdi_i",
          "neorv32_SystemTop_ax_0/jtag_tms_i"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "neorv32_SystemTop_ax_0/gpio_i"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "neorv32_SystemTop_ax_0/cfs_in_i"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "neorv32_SystemTop_ax_0/msw_irq_i",
          "neorv32_SystemTop_ax_0/mext_irq_i"
        ]
      },
      "uart1_rxd_i_0_1": {
        "ports": [
          "uart1_rxd_i",
          "neorv32_SystemTop_ax_0/uart1_rxd_i"
        ]
      },
      "uart0_rxd_i_0_1": {
        "ports": [
          "uart0_rxd_i",
          "neorv32_SystemTop_ax_0/uart0_rxd_i"
        ]
      },
      "spi_sdi_i_0_1": {
        "ports": [
          "spi_sdi_i",
          "neorv32_SystemTop_ax_0/spi_sdi_i"
        ]
      },
      "neorv32_SystemTop_ax_0_uart0_rts_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/uart0_rts_o",
          "neorv32_SystemTop_ax_0/uart0_cts_i"
        ]
      },
      "neorv32_SystemTop_ax_0_uart1_rts_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/uart1_rts_o",
          "neorv32_SystemTop_ax_0/uart1_cts_i"
        ]
      },
      "neorv32_SystemTop_ax_0_uart1_txd_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/uart1_txd_o",
          "uart1_txd_o"
        ]
      },
      "neorv32_SystemTop_ax_0_spi_sdo_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/spi_sdo_o",
          "spi_sdo_o"
        ]
      },
      "neorv32_SystemTop_ax_0_spi_sck_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/spi_sck_o",
          "spi_sck_o"
        ]
      },
      "Net": {
        "ports": [
          "twi_sda_io",
          "neorv32_SystemTop_ax_0/twi_sda_io"
        ]
      },
      "Net1": {
        "ports": [
          "twi_scl_io",
          "neorv32_SystemTop_ax_0/twi_scl_io"
        ]
      },
      "neorv32_SystemTop_ax_0_spi_csn_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/spi_csn_o",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "spi_csno"
        ]
      },
      "neorv32_SystemTop_ax_0_gpio_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/gpio_o",
          "xlslice_1/Din",
          "xlslice_2/Din"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "led"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "gpio"
        ]
      },
      "neorv32_SystemTop_ax_0_cfs_out_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/cfs_out_o",
          "xlslice_3/Din"
        ]
      },
      "neorv32_SystemTop_ax_0_neoled_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/neoled_o",
          "xlconcat_0/In1"
        ]
      },
      "neorv32_SystemTop_ax_0_pwm_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/pwm_o",
          "xlconcat_0/In0"
        ]
      },
      "neorv32_SystemTop_ax_0_uart0_txd_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/uart0_txd_o",
          "uart0_txd_o"
        ]
      },
      "neorv32_SystemTop_ax_0_jtag_tdo_o": {
        "ports": [
          "neorv32_SystemTop_ax_0/jtag_tdo_o",
          "xlconcat_0/In2"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "neorv32_SystemTop_ax_0/xirq_i"
        ]
      }
    },
    "addressing": {
      "/neorv32_SystemTop_ax_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}