

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Tue Dec 31 23:42:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   96|  14946|   96|  14946|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |   94|  14944| 94 ~ 934 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|         1|          1|          1| 10 ~ 31 |    yes   |
        | + Loop 1.2      |   70|    868|  10 ~ 31 |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |    7|     28|         2|          1|          1|  7 ~ 28 |    yes   |
        | + Loop 1.3      |    8|     29|         1|          1|          1|  8 ~ 29 |    yes   |
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    613|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    260|    -|
|Register         |        -|      -|     394|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     394|    873|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_338_p2     |     *    |      0|  0|  33|           7|           5|
    |mul_ln13_fu_369_p2       |     *    |      0|  0|  33|           7|           7|
    |add_ln13_11_fu_614_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_12_fu_619_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_412_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_2_fu_417_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_3_fu_427_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_436_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_5_fu_441_p2     |     +    |      0|  0|  16|           5|           5|
    |add_ln13_6_fu_604_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_609_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_446_p2     |     +    |      0|  0|  16|           1|           5|
    |add_ln13_9_fu_452_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_fu_324_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln24_1_fu_525_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln24_2_fu_557_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln24_fu_488_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln27_1_fu_504_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln27_3_fu_578_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln27_fu_499_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln36_1_fu_540_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln36_fu_520_p2       |     +    |      0|  0|  19|          14|          14|
    |add_ln45_fu_567_p2       |     +    |      0|  0|  19|          14|           1|
    |depth_fu_467_p2          |     +    |      0|  0|  15|           5|           1|
    |empty_35_fu_378_p2       |     +    |      0|  0|  15|           2|           5|
    |empty_36_fu_399_p2       |     +    |      0|  0|  15|           1|           5|
    |height_fu_514_p2         |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_494_p2        |     +    |      0|  0|  19|          14|          14|
    |o_count_4_fu_598_p2      |     +    |      0|  0|  23|          16|           1|
    |o_count_6_fu_546_p2      |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_462_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln16_fu_477_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln27_fu_509_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln31_fu_529_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln49_fu_587_p2      |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 613|         324|         259|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  50|         11|    1|         11|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_o_count_3_phi_fu_289_p4  |   9|          2|   14|         28|
    |depth_0_reg_221                     |   9|          2|    5|         10|
    |height_0_reg_275                    |   9|          2|    5|         10|
    |i_count_0_reg_209                   |   9|          2|   14|         28|
    |i_count_1_reg_264                   |   9|          2|   14|         28|
    |i_count_2_reg_297                   |   9|          2|   14|         28|
    |indvars_iv10_reg_187                |   9|          2|   14|         28|
    |indvars_iv2_reg_157                 |   9|          2|    5|         10|
    |indvars_iv_reg_167                  |   9|          2|    5|         10|
    |o_count_0_reg_197                   |   9|          2|   16|         32|
    |o_count_1_reg_232                   |   9|          2|   16|         32|
    |o_count_2_reg_253                   |   9|          2|   14|         28|
    |o_count_3_reg_286                   |   9|          2|   14|         28|
    |o_count_5_reg_307                   |   9|          2|   16|         32|
    |o_count_reg_242                     |   9|          2|   14|         28|
    |output_r_address0                   |  21|          4|   14|         56|
    |output_r_address1                   |  15|          3|   14|         42|
    |output_r_d0                         |  15|          3|   16|         48|
    |phi_ln13_reg_177                    |   9|          2|   14|         28|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 260|         56|  240|        548|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln13_9_reg_724       |   5|   0|    5|          0|
    |add_ln13_reg_642         |   5|   0|    5|          0|
    |add_ln24_1_reg_777       |  16|   0|   16|          0|
    |add_ln27_1_reg_757       |  16|   0|   16|          0|
    |add_ln36_reg_772         |  14|   0|   14|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |depth_0_reg_221          |   5|   0|    5|          0|
    |depth_reg_739            |   5|   0|    5|          0|
    |empty_reg_652            |  10|   0|   10|          0|
    |height_0_reg_275         |   5|   0|    5|          0|
    |height_reg_767           |   5|   0|    5|          0|
    |i_count_0_reg_209        |  14|   0|   14|          0|
    |i_count_1_reg_264        |  14|   0|   14|          0|
    |i_count_2_reg_297        |  14|   0|   14|          0|
    |i_count_reg_752          |  14|   0|   14|          0|
    |icmp_ln31_reg_782        |   1|   0|    1|          0|
    |indvars_iv10_reg_187     |  14|   0|   14|          0|
    |indvars_iv2_reg_157      |   5|   0|    5|          0|
    |indvars_iv_reg_167       |   5|   0|    5|          0|
    |mul_ln13_1_reg_647       |  12|   0|   12|          0|
    |mul_ln13_reg_678         |  14|   0|   14|          0|
    |o_count_0_reg_197        |  16|   0|   16|          0|
    |o_count_1_reg_232        |  16|   0|   16|          0|
    |o_count_2_reg_253        |  14|   0|   14|          0|
    |o_count_3_reg_286        |  14|   0|   14|          0|
    |o_count_5_reg_307        |  16|   0|   16|          0|
    |o_count_6_reg_796        |  14|   0|   14|          0|
    |o_count_reg_242          |  14|   0|   14|          0|
    |p_cast5_reg_703          |   5|   0|   16|         11|
    |p_cast9_reg_693          |   5|   0|   16|         11|
    |phi_ln13_reg_177         |  14|   0|   14|          0|
    |sext_ln5_1_reg_630       |   7|   0|    7|          0|
    |trunc_ln13_1_reg_657     |   5|   0|    5|          0|
    |trunc_ln13_2_reg_730     |   5|   0|    5|          0|
    |trunc_ln13_reg_635       |   5|   0|    5|          0|
    |trunc_ln27_reg_662       |   5|   0|    5|          0|
    |zext_ln13_2_reg_673      |   7|   0|   14|          7|
    |zext_ln13_5_reg_683      |  12|   0|   16|          4|
    |zext_ln13_6_reg_708      |  10|   0|   14|          4|
    |zext_ln13_reg_667        |   5|   0|   14|          9|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 394|   0|  440|         46|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
|output_r_address1  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce1       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we1       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d1        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 1, States = { 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 10 
7 --> 9 8 
8 --> 7 
9 --> 6 
10 --> 11 10 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/padding2d.cpp:5]   --->   Operation 12 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/padding2d.cpp:5]   --->   Operation 13 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i6 %input_height_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 14 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i6 %input_width_read to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 15 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 2, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 16 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %add_ln13 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 17 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %sext_ln5_1 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 18 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.74ns)   --->   "%mul_ln13_1 = mul i12 %zext_ln13_4, %zext_ln13_1" [../layers_c/padding2d.cpp:13]   --->   Operation 19 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i12 %mul_ln13_1 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i12 %mul_ln13_1 to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 21 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i6 %input_height_read to i5" [../layers_c/padding2d.cpp:27]   --->   Operation 22 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)" [../layers_c/padding2d.cpp:5]   --->   Operation 23 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i6 %input_width_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 24 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %add_ln13 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 25 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %sext_ln5 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 26 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i7 %sext_ln5_1 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 27 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i14 %zext_ln13_3, %zext_ln13_2" [../layers_c/padding2d.cpp:13]   --->   Operation 28 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %mul_ln13_1 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 29 'zext' 'zext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%empty_35 = add i5 3, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 30 'add' 'empty_35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast9 = zext i5 %empty_35 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 31 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_35 to i6" [../layers_c/padding2d.cpp:13]   --->   Operation 32 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast7 = zext i5 %empty_35 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 33 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_35 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 34 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%empty_36 = add i5 1, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 35 'add' 'empty_36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %empty_36 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 36 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %empty_36 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 37 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i10 %empty, %p_cast7" [../layers_c/padding2d.cpp:13]   --->   Operation 38 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln13_2 = add i10 %p_cast4, %add_ln13_1" [../layers_c/padding2d.cpp:13]   --->   Operation 39 'add' 'add_ln13_2' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i10 %add_ln13_2 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 40 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i6 %input_width_read, %p_cast8" [../layers_c/padding2d.cpp:13]   --->   Operation 41 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i6 %add_ln13_3 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 42 'zext' 'zext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln13_4 = add i5 %empty_35, %trunc_ln13_1" [../layers_c/padding2d.cpp:13]   --->   Operation 43 'add' 'add_ln13_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_5 = add i5 %add_ln13_4, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 44 'add' 'add_ln13_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln13_8 = add i5 1, %add_ln13_5" [../layers_c/padding2d.cpp:13]   --->   Operation 45 'add' 'add_ln13_8' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln13_9 = add i5 %empty_36, %add_ln13_4" [../layers_c/padding2d.cpp:13]   --->   Operation 46 'add' 'add_ln13_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i7 %input_depth_read to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 47 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i5 [ %add_ln13_12, %hls_label_0_end ], [ %empty_35, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 49 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %add_ln13_11, %hls_label_0_end ], [ %add_ln13_8, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 50 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i14 [ %add_ln13_7, %hls_label_0_end ], [ %zext_ln13_7, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 51 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%indvars_iv10 = phi i14 [ %add_ln13_6, %hls_label_0_end ], [ %p_cast6, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 52 'phi' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%o_count_0 = phi i16 [ %add_ln24_1, %hls_label_0_end ], [ 0, %0 ]" [../layers_c/padding2d.cpp:24]   --->   Operation 53 'phi' 'o_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_count_0 = phi i14 [ %i_count, %hls_label_0_end ], [ 0, %0 ]"   --->   Operation 54 'phi' 'i_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%depth_0 = phi i5 [ %depth, %hls_label_0_end ], [ 0, %0 ]"   --->   Operation 55 'phi' 'depth_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.36ns)   --->   "%icmp_ln13 = icmp eq i5 %depth_0, %trunc_ln13_2" [../layers_c/padding2d.cpp:13]   --->   Operation 56 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 57 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%depth = add i5 %depth_0, 1" [../layers_c/padding2d.cpp:13]   --->   Operation 58 'add' 'depth' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %8, label %hls_label_0_begin" [../layers_c/padding2d.cpp:13]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [../layers_c/padding2d.cpp:13]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:14]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/padding2d.cpp:16]   --->   Operation 62 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 63 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %o_count_0, %hls_label_0_begin ], [ %add_ln24, %hls_label_1 ]" [../layers_c/padding2d.cpp:24]   --->   Operation 64 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 65 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i16 %o_count_1 to i5" [../layers_c/padding2d.cpp:16]   --->   Operation 66 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %trunc_ln16, %indvars_iv2" [../layers_c/padding2d.cpp:16]   --->   Operation 67 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %3, label %hls_label_1" [../layers_c/padding2d.cpp:16]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str211)" [../layers_c/padding2d.cpp:19]   --->   Operation 69 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:22]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i16 %o_count_1 to i64" [../layers_c/padding2d.cpp:23]   --->   Operation 71 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln23" [../layers_c/padding2d.cpp:23]   --->   Operation 72 'getelementptr' 'output_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [../layers_c/padding2d.cpp:23]   --->   Operation 73 'store' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 74 [1/1] (2.07ns)   --->   "%add_ln24 = add i16 %o_count_1, 1" [../layers_c/padding2d.cpp:24]   --->   Operation 74 'add' 'add_ln24' <Predicate = (!icmp_ln16)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str211, i32 %tmp_s)" [../layers_c/padding2d.cpp:25]   --->   Operation 75 'specregionend' 'empty_39' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/padding2d.cpp:19]   --->   Operation 76 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 77 [1/1] (1.81ns)   --->   "%i_count = add i14 %mul_ln13, %i_count_0" [../layers_c/padding2d.cpp:36]   --->   Operation 77 'add' 'i_count' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i16 %p_cast9, %o_count_0" [../layers_c/padding2d.cpp:27]   --->   Operation 78 'add' 'add_ln27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln27_1 = add i16 %add_ln27, %zext_ln13_5" [../layers_c/padding2d.cpp:27]   --->   Operation 79 'add' 'add_ln27_1' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (1.76ns)   --->   "br label %4" [../layers_c/padding2d.cpp:27]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%o_count = phi i14 [ %add_ln27_3, %hls_label_2_end ], [ %phi_ln13, %3 ]" [../layers_c/padding2d.cpp:27]   --->   Operation 81 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %add_ln24_2, %hls_label_2_end ], [ %indvars_iv10, %3 ]" [../layers_c/padding2d.cpp:24]   --->   Operation 82 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %add_ln36, %hls_label_2_end ], [ %i_count_0, %3 ]" [../layers_c/padding2d.cpp:36]   --->   Operation 83 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%height_0 = phi i5 [ %height, %hls_label_2_end ], [ 0, %3 ]"   --->   Operation 84 'phi' 'height_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.36ns)   --->   "%icmp_ln27 = icmp eq i5 %height_0, %trunc_ln27" [../layers_c/padding2d.cpp:27]   --->   Operation 85 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 86 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.78ns)   --->   "%height = add i5 %height_0, 1" [../layers_c/padding2d.cpp:27]   --->   Operation 87 'add' 'height' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %6, label %hls_label_2_begin" [../layers_c/padding2d.cpp:27]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str312)" [../layers_c/padding2d.cpp:27]   --->   Operation 89 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:30]   --->   Operation 90 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.81ns)   --->   "%add_ln36 = add i14 %zext_ln13_2, %i_count_1" [../layers_c/padding2d.cpp:36]   --->   Operation 91 'add' 'add_ln36' <Predicate = (!icmp_ln27)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %5" [../layers_c/padding2d.cpp:31]   --->   Operation 92 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (2.07ns)   --->   "%add_ln24_1 = add i16 %add_ln27_1, %p_cast5" [../layers_c/padding2d.cpp:24]   --->   Operation 93 'add' 'add_ln24_1' <Predicate = (icmp_ln27)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.76ns)   --->   "br label %7" [../layers_c/padding2d.cpp:49]   --->   Operation 94 'br' <Predicate = (icmp_ln27)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %hls_label_2_begin ], [ %o_count_6, %hls_label_3 ]"   --->   Operation 95 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %hls_label_2_begin ], [ %add_ln36_1, %hls_label_3 ]" [../layers_c/padding2d.cpp:36]   --->   Operation 96 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.20ns)   --->   "%icmp_ln31 = icmp eq i14 %o_count_3, %o_count" [../layers_c/padding2d.cpp:31]   --->   Operation 97 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 98 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %hls_label_2_end, label %hls_label_3" [../layers_c/padding2d.cpp:31]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i14 %i_count_2 to i64" [../layers_c/padding2d.cpp:35]   --->   Operation 100 'zext' 'zext_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35" [../layers_c/padding2d.cpp:35]   --->   Operation 101 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:35]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 103 [1/1] (1.81ns)   --->   "%add_ln36_1 = add i14 %i_count_2, 1" [../layers_c/padding2d.cpp:36]   --->   Operation 103 'add' 'add_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.81ns)   --->   "%o_count_6 = add i14 %o_count_3, 1" [../layers_c/padding2d.cpp:37]   --->   Operation 104 'add' 'o_count_6' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str413)" [../layers_c/padding2d.cpp:31]   --->   Operation 105 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:34]   --->   Operation 106 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:35]   --->   Operation 107 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i14 %o_count_3 to i64" [../layers_c/padding2d.cpp:35]   --->   Operation 108 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln35_1" [../layers_c/padding2d.cpp:35]   --->   Operation 109 'getelementptr' 'output_addr_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_4, align 2" [../layers_c/padding2d.cpp:35]   --->   Operation 110 'store' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str413, i32 %tmp_4)" [../layers_c/padding2d.cpp:38]   --->   Operation 111 'specregionend' 'empty_42' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br label %5" [../layers_c/padding2d.cpp:31]   --->   Operation 112 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.06>
ST_9 : Operation 113 [1/1] (1.81ns)   --->   "%add_ln24_2 = add i14 %zext_ln13, %o_count_2" [../layers_c/padding2d.cpp:24]   --->   Operation 113 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i14 %o_count to i64" [../layers_c/padding2d.cpp:44]   --->   Operation 114 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln44" [../layers_c/padding2d.cpp:44]   --->   Operation 115 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_2, align 2" [../layers_c/padding2d.cpp:44]   --->   Operation 116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 117 [1/1] (1.81ns)   --->   "%add_ln45 = add i14 %o_count, 1" [../layers_c/padding2d.cpp:45]   --->   Operation 117 'add' 'add_ln45' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i14 %add_ln45 to i64" [../layers_c/padding2d.cpp:44]   --->   Operation 118 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln44_1" [../layers_c/padding2d.cpp:44]   --->   Operation 119 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [../layers_c/padding2d.cpp:44]   --->   Operation 120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str312, i32 %tmp_2)" [../layers_c/padding2d.cpp:47]   --->   Operation 121 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.81ns)   --->   "%add_ln27_3 = add i14 %zext_ln13, %o_count" [../layers_c/padding2d.cpp:27]   --->   Operation 122 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "br label %4" [../layers_c/padding2d.cpp:27]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %add_ln27_1, %6 ], [ %o_count_4, %hls_label_5 ]"   --->   Operation 124 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 125 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i16 %o_count_5 to i5" [../layers_c/padding2d.cpp:49]   --->   Operation 126 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.36ns)   --->   "%icmp_ln49 = icmp eq i5 %trunc_ln49, %indvars_iv" [../layers_c/padding2d.cpp:49]   --->   Operation 127 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %hls_label_0_end, label %hls_label_5" [../layers_c/padding2d.cpp:49]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [../layers_c/padding2d.cpp:52]   --->   Operation 129 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:55]   --->   Operation 130 'specpipeline' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %o_count_5 to i64" [../layers_c/padding2d.cpp:56]   --->   Operation 131 'zext' 'zext_ln56' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln56" [../layers_c/padding2d.cpp:56]   --->   Operation 132 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [../layers_c/padding2d.cpp:56]   --->   Operation 133 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 134 [1/1] (2.07ns)   --->   "%o_count_4 = add i16 %o_count_5, 1" [../layers_c/padding2d.cpp:57]   --->   Operation 134 'add' 'o_count_4' <Predicate = (!icmp_ln49)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3)" [../layers_c/padding2d.cpp:58]   --->   Operation 135 'specregionend' 'empty_45' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "br label %7" [../layers_c/padding2d.cpp:52]   --->   Operation 136 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 1.81>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [../layers_c/padding2d.cpp:59]   --->   Operation 137 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.81ns)   --->   "%add_ln13_6 = add i14 %zext_ln13_6, %indvars_iv10" [../layers_c/padding2d.cpp:13]   --->   Operation 138 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.81ns)   --->   "%add_ln13_7 = add i14 %zext_ln13_6, %phi_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 139 'add' 'add_ln13_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln13_11 = add i5 %add_ln13_9, %indvars_iv" [../layers_c/padding2d.cpp:13]   --->   Operation 140 'add' 'add_ln13_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln13_12 = add i5 %add_ln13_9, %indvars_iv2" [../layers_c/padding2d.cpp:13]   --->   Operation 141 'add' 'add_ln13_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read  (read             ) [ 001000000000]
input_height_read (read             ) [ 000000000000]
sext_ln5_1        (sext             ) [ 001000000000]
trunc_ln13        (trunc            ) [ 001000000000]
add_ln13          (add              ) [ 001000000000]
zext_ln13_1       (zext             ) [ 000000000000]
zext_ln13_4       (zext             ) [ 000000000000]
mul_ln13_1        (mul              ) [ 001000000000]
empty             (trunc            ) [ 001000000000]
trunc_ln13_1      (trunc            ) [ 001000000000]
trunc_ln27        (trunc            ) [ 001111111111]
input_depth_read  (read             ) [ 000000000000]
sext_ln5          (sext             ) [ 000000000000]
zext_ln13         (zext             ) [ 000111111111]
zext_ln13_2       (zext             ) [ 000111111111]
zext_ln13_3       (zext             ) [ 000000000000]
mul_ln13          (mul              ) [ 000111111111]
zext_ln13_5       (zext             ) [ 000111111111]
empty_35          (add              ) [ 001111111111]
p_cast9           (zext             ) [ 000111111111]
p_cast8           (zext             ) [ 000000000000]
p_cast7           (zext             ) [ 000000000000]
p_cast6           (zext             ) [ 001111111111]
empty_36          (add              ) [ 000000000000]
p_cast5           (zext             ) [ 000111111111]
p_cast4           (zext             ) [ 000000000000]
add_ln13_1        (add              ) [ 000000000000]
add_ln13_2        (add              ) [ 000000000000]
zext_ln13_6       (zext             ) [ 000111111111]
add_ln13_3        (add              ) [ 000000000000]
zext_ln13_7       (zext             ) [ 001111111111]
add_ln13_4        (add              ) [ 000000000000]
add_ln13_5        (add              ) [ 000000000000]
add_ln13_8        (add              ) [ 001111111111]
add_ln13_9        (add              ) [ 000111111111]
trunc_ln13_2      (trunc            ) [ 000111111111]
br_ln13           (br               ) [ 001111111111]
indvars_iv2       (phi              ) [ 000111111111]
indvars_iv        (phi              ) [ 000111111111]
phi_ln13          (phi              ) [ 000111111111]
indvars_iv10      (phi              ) [ 000111111111]
o_count_0         (phi              ) [ 000111000000]
i_count_0         (phi              ) [ 000111111100]
depth_0           (phi              ) [ 000100000000]
icmp_ln13         (icmp             ) [ 000111111111]
empty_37          (speclooptripcount) [ 000000000000]
depth             (add              ) [ 001111111111]
br_ln13           (br               ) [ 000000000000]
tmp               (specregionbegin  ) [ 000011111111]
specpipeline_ln14 (specpipeline     ) [ 000000000000]
br_ln16           (br               ) [ 000111111111]
ret_ln0           (ret              ) [ 000000000000]
o_count_1         (phi              ) [ 000010000000]
empty_38          (speclooptripcount) [ 000000000000]
trunc_ln16        (trunc            ) [ 000000000000]
icmp_ln16         (icmp             ) [ 000111111111]
br_ln16           (br               ) [ 000000000000]
tmp_s             (specregionbegin  ) [ 000000000000]
specpipeline_ln22 (specpipeline     ) [ 000000000000]
zext_ln23         (zext             ) [ 000000000000]
output_addr       (getelementptr    ) [ 000000000000]
store_ln23        (store            ) [ 000000000000]
add_ln24          (add              ) [ 000111111111]
empty_39          (specregionend    ) [ 000000000000]
br_ln19           (br               ) [ 000111111111]
i_count           (add              ) [ 001100111111]
add_ln27          (add              ) [ 000000000000]
add_ln27_1        (add              ) [ 000000111110]
br_ln27           (br               ) [ 000111111111]
o_count           (phi              ) [ 000000111100]
o_count_2         (phi              ) [ 000000111100]
i_count_1         (phi              ) [ 000000111000]
height_0          (phi              ) [ 000000100000]
icmp_ln27         (icmp             ) [ 000111111111]
empty_40          (speclooptripcount) [ 000000000000]
height            (add              ) [ 000111111111]
br_ln27           (br               ) [ 000000000000]
tmp_2             (specregionbegin  ) [ 000000011100]
specpipeline_ln30 (specpipeline     ) [ 000000000000]
add_ln36          (add              ) [ 000111111111]
br_ln31           (br               ) [ 000111111111]
add_ln24_1        (add              ) [ 001100000011]
br_ln49           (br               ) [ 000111111111]
o_count_3         (phi              ) [ 000000011000]
i_count_2         (phi              ) [ 000000010000]
icmp_ln31         (icmp             ) [ 000111111111]
empty_41          (speclooptripcount) [ 000000000000]
br_ln31           (br               ) [ 000000000000]
zext_ln35         (zext             ) [ 000000000000]
input_addr        (getelementptr    ) [ 000000011000]
add_ln36_1        (add              ) [ 000111111111]
o_count_6         (add              ) [ 000111111111]
tmp_4             (specregionbegin  ) [ 000000000000]
specpipeline_ln34 (specpipeline     ) [ 000000000000]
input_load        (load             ) [ 000000000000]
zext_ln35_1       (zext             ) [ 000000000000]
output_addr_4     (getelementptr    ) [ 000000000000]
store_ln35        (store            ) [ 000000000000]
empty_42          (specregionend    ) [ 000000000000]
br_ln31           (br               ) [ 000111111111]
add_ln24_2        (add              ) [ 000111111111]
zext_ln44         (zext             ) [ 000000000000]
output_addr_2     (getelementptr    ) [ 000000000000]
store_ln44        (store            ) [ 000000000000]
add_ln45          (add              ) [ 000000000000]
zext_ln44_1       (zext             ) [ 000000000000]
output_addr_3     (getelementptr    ) [ 000000000000]
store_ln44        (store            ) [ 000000000000]
empty_43          (specregionend    ) [ 000000000000]
add_ln27_3        (add              ) [ 000111111111]
br_ln27           (br               ) [ 000111111111]
o_count_5         (phi              ) [ 000000000010]
empty_44          (speclooptripcount) [ 000000000000]
trunc_ln49        (trunc            ) [ 000000000000]
icmp_ln49         (icmp             ) [ 000111111111]
br_ln49           (br               ) [ 000000000000]
tmp_3             (specregionbegin  ) [ 000000000000]
specpipeline_ln55 (specpipeline     ) [ 000000000000]
zext_ln56         (zext             ) [ 000000000000]
output_addr_1     (getelementptr    ) [ 000000000000]
store_ln56        (store            ) [ 000000000000]
o_count_4         (add              ) [ 000111111111]
empty_45          (specregionend    ) [ 000000000000]
br_ln52           (br               ) [ 000111111111]
empty_46          (specregionend    ) [ 000000000000]
add_ln13_6        (add              ) [ 001111111111]
add_ln13_7        (add              ) [ 001111111111]
add_ln13_11       (add              ) [ 001111111111]
add_ln13_12       (add              ) [ 001111111111]
br_ln13           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="input_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_depth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="14" slack="0"/>
<pin id="144" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 store_ln35/8 store_ln44/9 store_ln44/9 store_ln56/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="14" slack="0"/>
<pin id="110" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_addr_4_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="14" slack="0"/>
<pin id="132" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/10 "/>
</bind>
</comp>

<comp id="157" class="1005" name="indvars_iv2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvars_iv2_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="5" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvars_iv_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="4"/>
<pin id="169" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvars_iv_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="5" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="phi_ln13_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="3"/>
<pin id="179" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_ln13_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="6" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvars_iv10_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="3"/>
<pin id="189" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv10 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvars_iv10_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="5" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv10/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="o_count_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="o_count_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_0/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_count_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="1"/>
<pin id="211" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_count_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_0/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="depth_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="depth_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth_0/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="o_count_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="234" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="o_count_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="16" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="o_count_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="1"/>
<pin id="244" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="o_count_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="14" slack="3"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="o_count_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="o_count_2_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="14" slack="3"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/6 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_count_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="1"/>
<pin id="266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_count_1_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="14" slack="3"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/6 "/>
</bind>
</comp>

<comp id="275" class="1005" name="height_0_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height_0 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="height_0_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height_0/6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="o_count_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="1"/>
<pin id="288" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="o_count_3_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="14" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/7 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_count_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="299" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_count_2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="14" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/7 "/>
</bind>
</comp>

<comp id="307" class="1005" name="o_count_5_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="309" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="o_count_5_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="2"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln5_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln13_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln13_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln13_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mul_ln13_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln13_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln27_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln13_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln13_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="mul_ln13_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln13_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_35_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="1"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_cast9_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_cast8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_cast7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_cast6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_36_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="1"/>
<pin id="402" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_cast5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_cast4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln13_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="1"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln13_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln13_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln13_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="1"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln13_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln13_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="1"/>
<pin id="439" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln13_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="1"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln13_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_8/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln13_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_9/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln13_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln13_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="1"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="depth_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln16_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln16_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln23_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln24_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="i_count_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="3"/>
<pin id="496" dir="0" index="1" bw="14" slack="2"/>
<pin id="497" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln27_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="3"/>
<pin id="501" dir="0" index="1" bw="16" slack="2"/>
<pin id="502" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln27_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="12" slack="3"/>
<pin id="507" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln27_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="5"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="height_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln36_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="4"/>
<pin id="522" dir="0" index="1" bw="14" slack="0"/>
<pin id="523" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln24_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="0" index="1" bw="5" slack="4"/>
<pin id="528" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln31_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="0"/>
<pin id="531" dir="0" index="1" bw="14" slack="1"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln35_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln36_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="o_count_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_6/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln35_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln24_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="6"/>
<pin id="559" dir="0" index="1" bw="14" slack="2"/>
<pin id="560" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln44_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="14" slack="2"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln45_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="2"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln44_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln27_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="6"/>
<pin id="580" dir="0" index="1" bw="14" slack="2"/>
<pin id="581" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln49_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln49_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="4"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln56_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="o_count_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_4/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln13_6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="6"/>
<pin id="606" dir="0" index="1" bw="14" slack="5"/>
<pin id="607" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln13_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="6"/>
<pin id="611" dir="0" index="1" bw="14" slack="5"/>
<pin id="612" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln13_11_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="6"/>
<pin id="616" dir="0" index="1" bw="5" slack="5"/>
<pin id="617" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_11/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln13_12_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="6"/>
<pin id="621" dir="0" index="1" bw="5" slack="5"/>
<pin id="622" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_12/11 "/>
</bind>
</comp>

<comp id="624" class="1005" name="input_width_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="1"/>
<pin id="626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="sext_ln5_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="1"/>
<pin id="632" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln13_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="1"/>
<pin id="637" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="642" class="1005" name="add_ln13_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="647" class="1005" name="mul_ln13_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="12" slack="1"/>
<pin id="649" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="empty_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="1"/>
<pin id="654" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="657" class="1005" name="trunc_ln13_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="trunc_ln27_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="5"/>
<pin id="664" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="667" class="1005" name="zext_ln13_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="6"/>
<pin id="669" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="673" class="1005" name="zext_ln13_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="4"/>
<pin id="675" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="mul_ln13_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="14" slack="3"/>
<pin id="680" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="683" class="1005" name="zext_ln13_5_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="3"/>
<pin id="685" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_5 "/>
</bind>
</comp>

<comp id="688" class="1005" name="empty_35_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="693" class="1005" name="p_cast9_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="3"/>
<pin id="695" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="698" class="1005" name="p_cast6_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="1"/>
<pin id="700" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="703" class="1005" name="p_cast5_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="4"/>
<pin id="705" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln13_6_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="6"/>
<pin id="710" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13_6 "/>
</bind>
</comp>

<comp id="714" class="1005" name="zext_ln13_7_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="14" slack="1"/>
<pin id="716" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_7 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln13_8_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="1"/>
<pin id="721" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_8 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln13_9_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="6"/>
<pin id="726" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln13_9 "/>
</bind>
</comp>

<comp id="730" class="1005" name="trunc_ln13_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="1"/>
<pin id="732" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln13_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="739" class="1005" name="depth_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="747" class="1005" name="add_ln24_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="752" class="1005" name="i_count_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="14" slack="1"/>
<pin id="754" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count "/>
</bind>
</comp>

<comp id="757" class="1005" name="add_ln27_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="1"/>
<pin id="759" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln27_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="767" class="1005" name="height_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln36_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="14" slack="0"/>
<pin id="774" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln24_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="icmp_ln31_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="786" class="1005" name="input_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="14" slack="1"/>
<pin id="788" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln36_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="0"/>
<pin id="793" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="o_count_6_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="0"/>
<pin id="798" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_6 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln24_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="1"/>
<pin id="803" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="add_ln27_3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="1"/>
<pin id="808" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="814" class="1005" name="o_count_4_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="0"/>
<pin id="816" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_4 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln13_6_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="14" slack="1"/>
<pin id="821" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_6 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln13_7_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="1"/>
<pin id="826" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_7 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln13_11_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="1"/>
<pin id="831" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_11 "/>
</bind>
</comp>

<comp id="834" class="1005" name="add_ln13_12_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="1"/>
<pin id="836" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="113" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="170" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="186"><net_src comp="180" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="196"><net_src comp="190" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="241"><net_src comp="197" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="251"><net_src comp="177" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="187" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="209" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="295"><net_src comp="253" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="306"><net_src comp="264" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="319"><net_src comp="80" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="74" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="316" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="80" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="378" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="378" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="391" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="408" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="387" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="378" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="18" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="399" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="436" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="86" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="225" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="225" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="18" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="235" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="157" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="235" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="492"><net_src comp="235" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="209" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="197" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="279" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="279" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="18" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="267" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="533"><net_src comp="289" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="242" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="300" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="544"><net_src comp="300" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="289" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="64" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="286" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="561"><net_src comp="253" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="242" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="571"><net_src comp="242" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="64" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="582"><net_src comp="242" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="310" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="167" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="310" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="602"><net_src comp="310" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="54" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="187" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="177" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="167" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="157" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="74" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="633"><net_src comp="316" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="638"><net_src comp="320" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="645"><net_src comp="324" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="650"><net_src comp="338" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="655"><net_src comp="344" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="660"><net_src comp="348" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="665"><net_src comp="352" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="670"><net_src comp="359" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="676"><net_src comp="362" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="681"><net_src comp="369" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="686"><net_src comp="375" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="691"><net_src comp="378" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="696"><net_src comp="383" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="701"><net_src comp="395" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="706"><net_src comp="404" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="711"><net_src comp="423" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="717"><net_src comp="432" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="722"><net_src comp="446" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="727"><net_src comp="452" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="733"><net_src comp="458" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="738"><net_src comp="462" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="467" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="750"><net_src comp="488" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="755"><net_src comp="494" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="760"><net_src comp="504" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="766"><net_src comp="509" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="514" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="775"><net_src comp="520" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="780"><net_src comp="525" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="785"><net_src comp="529" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="106" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="794"><net_src comp="540" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="799"><net_src comp="546" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="804"><net_src comp="557" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="809"><net_src comp="578" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="817"><net_src comp="598" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="822"><net_src comp="604" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="827"><net_src comp="609" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="832"><net_src comp="614" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="837"><net_src comp="619" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 8 9 10 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {2 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {7 8 }
  - Chain level:
	State 1
		add_ln13 : 1
		zext_ln13_1 : 2
		zext_ln13_4 : 1
		mul_ln13_1 : 3
		empty : 4
		trunc_ln13_1 : 4
	State 2
		zext_ln13_2 : 1
		mul_ln13 : 2
		p_cast9 : 1
		p_cast8 : 1
		p_cast7 : 1
		p_cast6 : 1
		p_cast5 : 1
		p_cast4 : 1
		add_ln13_1 : 2
		add_ln13_2 : 3
		zext_ln13_6 : 4
		add_ln13_3 : 2
		zext_ln13_7 : 3
		add_ln13_4 : 1
		add_ln13_5 : 2
		add_ln13_8 : 3
		add_ln13_9 : 2
	State 3
		icmp_ln13 : 1
		depth : 1
		br_ln13 : 2
	State 4
		trunc_ln16 : 1
		icmp_ln16 : 2
		br_ln16 : 3
		zext_ln23 : 1
		output_addr : 2
		store_ln23 : 3
		add_ln24 : 1
		empty_39 : 1
	State 5
		add_ln27_1 : 1
	State 6
		icmp_ln27 : 1
		height : 1
		br_ln27 : 2
		add_ln36 : 1
	State 7
		icmp_ln31 : 1
		br_ln31 : 2
		zext_ln35 : 1
		input_addr : 2
		input_load : 3
		add_ln36_1 : 1
		o_count_6 : 1
	State 8
		output_addr_4 : 1
		store_ln35 : 2
		empty_42 : 1
	State 9
		output_addr_2 : 1
		store_ln44 : 2
		zext_ln44_1 : 1
		output_addr_3 : 2
		store_ln44 : 3
	State 10
		trunc_ln49 : 1
		icmp_ln49 : 2
		br_ln49 : 3
		zext_ln56 : 1
		output_addr_1 : 2
		store_ln56 : 3
		o_count_4 : 1
		empty_45 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln13_fu_324       |    0    |    0    |    15   |
|          |        empty_35_fu_378       |    0    |    0    |    15   |
|          |        empty_36_fu_399       |    0    |    0    |    15   |
|          |       add_ln13_1_fu_412      |    0    |    0    |    16   |
|          |       add_ln13_2_fu_417      |    0    |    0    |    16   |
|          |       add_ln13_3_fu_427      |    0    |    0    |    15   |
|          |       add_ln13_4_fu_436      |    0    |    0    |    15   |
|          |       add_ln13_5_fu_441      |    0    |    0    |    16   |
|          |       add_ln13_8_fu_446      |    0    |    0    |    16   |
|          |       add_ln13_9_fu_452      |    0    |    0    |    15   |
|          |         depth_fu_467         |    0    |    0    |    15   |
|          |        add_ln24_fu_488       |    0    |    0    |    23   |
|          |        i_count_fu_494        |    0    |    0    |    19   |
|    add   |        add_ln27_fu_499       |    0    |    0    |    16   |
|          |       add_ln27_1_fu_504      |    0    |    0    |    16   |
|          |         height_fu_514        |    0    |    0    |    15   |
|          |        add_ln36_fu_520       |    0    |    0    |    19   |
|          |       add_ln24_1_fu_525      |    0    |    0    |    23   |
|          |       add_ln36_1_fu_540      |    0    |    0    |    19   |
|          |       o_count_6_fu_546       |    0    |    0    |    19   |
|          |       add_ln24_2_fu_557      |    0    |    0    |    19   |
|          |        add_ln45_fu_567       |    0    |    0    |    19   |
|          |       add_ln27_3_fu_578      |    0    |    0    |    19   |
|          |       o_count_4_fu_598       |    0    |    0    |    23   |
|          |       add_ln13_6_fu_604      |    0    |    0    |    19   |
|          |       add_ln13_7_fu_609      |    0    |    0    |    19   |
|          |      add_ln13_11_fu_614      |    0    |    0    |    15   |
|          |      add_ln13_12_fu_619      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln13_1_fu_338      |    0    |    0    |    33   |
|          |        mul_ln13_fu_369       |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln13_fu_462       |    0    |    0    |    11   |
|          |       icmp_ln16_fu_477       |    0    |    0    |    11   |
|   icmp   |       icmp_ln27_fu_509       |    0    |    0    |    11   |
|          |       icmp_ln31_fu_529       |    0    |    0    |    13   |
|          |       icmp_ln49_fu_587       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_74 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_80 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_86 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln5_1_fu_316      |    0    |    0    |    0    |
|          |        sext_ln5_fu_356       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln13_fu_320      |    0    |    0    |    0    |
|          |         empty_fu_344         |    0    |    0    |    0    |
|          |      trunc_ln13_1_fu_348     |    0    |    0    |    0    |
|   trunc  |       trunc_ln27_fu_352      |    0    |    0    |    0    |
|          |      trunc_ln13_2_fu_458     |    0    |    0    |    0    |
|          |       trunc_ln16_fu_473      |    0    |    0    |    0    |
|          |       trunc_ln49_fu_583      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln13_1_fu_330      |    0    |    0    |    0    |
|          |      zext_ln13_4_fu_334      |    0    |    0    |    0    |
|          |       zext_ln13_fu_359       |    0    |    0    |    0    |
|          |      zext_ln13_2_fu_362      |    0    |    0    |    0    |
|          |      zext_ln13_3_fu_366      |    0    |    0    |    0    |
|          |      zext_ln13_5_fu_375      |    0    |    0    |    0    |
|          |        p_cast9_fu_383        |    0    |    0    |    0    |
|          |        p_cast8_fu_387        |    0    |    0    |    0    |
|          |        p_cast7_fu_391        |    0    |    0    |    0    |
|   zext   |        p_cast6_fu_395        |    0    |    0    |    0    |
|          |        p_cast5_fu_404        |    0    |    0    |    0    |
|          |        p_cast4_fu_408        |    0    |    0    |    0    |
|          |      zext_ln13_6_fu_423      |    0    |    0    |    0    |
|          |      zext_ln13_7_fu_432      |    0    |    0    |    0    |
|          |       zext_ln23_fu_483       |    0    |    0    |    0    |
|          |       zext_ln35_fu_535       |    0    |    0    |    0    |
|          |      zext_ln35_1_fu_552      |    0    |    0    |    0    |
|          |       zext_ln44_fu_562       |    0    |    0    |    0    |
|          |      zext_ln44_1_fu_573      |    0    |    0    |    0    |
|          |       zext_ln56_fu_593       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   609   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln13_11_reg_829  |    5   |
|   add_ln13_12_reg_834  |    5   |
|   add_ln13_6_reg_819   |   14   |
|   add_ln13_7_reg_824   |   14   |
|   add_ln13_8_reg_719   |    5   |
|   add_ln13_9_reg_724   |    5   |
|    add_ln13_reg_642    |    5   |
|   add_ln24_1_reg_777   |   16   |
|   add_ln24_2_reg_801   |   14   |
|    add_ln24_reg_747    |   16   |
|   add_ln27_1_reg_757   |   16   |
|   add_ln27_3_reg_806   |   14   |
|   add_ln36_1_reg_791   |   14   |
|    add_ln36_reg_772    |   14   |
|     depth_0_reg_221    |    5   |
|      depth_reg_739     |    5   |
|    empty_35_reg_688    |    5   |
|      empty_reg_652     |   10   |
|    height_0_reg_275    |    5   |
|     height_reg_767     |    5   |
|    i_count_0_reg_209   |   14   |
|    i_count_1_reg_264   |   14   |
|    i_count_2_reg_297   |   14   |
|     i_count_reg_752    |   14   |
|    icmp_ln13_reg_735   |    1   |
|    icmp_ln27_reg_763   |    1   |
|    icmp_ln31_reg_782   |    1   |
|  indvars_iv10_reg_187  |   14   |
|   indvars_iv2_reg_157  |    5   |
|   indvars_iv_reg_167   |    5   |
|   input_addr_reg_786   |   14   |
|input_width_read_reg_624|    6   |
|   mul_ln13_1_reg_647   |   12   |
|    mul_ln13_reg_678    |   14   |
|    o_count_0_reg_197   |   16   |
|    o_count_1_reg_232   |   16   |
|    o_count_2_reg_253   |   14   |
|    o_count_3_reg_286   |   14   |
|    o_count_4_reg_814   |   16   |
|    o_count_5_reg_307   |   16   |
|    o_count_6_reg_796   |   14   |
|     o_count_reg_242    |   14   |
|     p_cast5_reg_703    |   16   |
|     p_cast6_reg_698    |   14   |
|     p_cast9_reg_693    |   16   |
|    phi_ln13_reg_177    |   14   |
|   sext_ln5_1_reg_630   |    7   |
|  trunc_ln13_1_reg_657  |    5   |
|  trunc_ln13_2_reg_730  |    5   |
|   trunc_ln13_reg_635   |    5   |
|   trunc_ln27_reg_662   |    5   |
|   zext_ln13_2_reg_673  |   14   |
|   zext_ln13_5_reg_683  |   16   |
|   zext_ln13_6_reg_708  |   14   |
|   zext_ln13_7_reg_714  |   14   |
|    zext_ln13_reg_667   |   14   |
+------------------------+--------+
|          Total         |   600  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   3  |  14  |   42   ||    15   |
|  grp_access_fu_99 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_113 |  p0  |   2  |  14  |   28   ||    9    |
| o_count_0_reg_197 |  p0  |   2  |  16  |   32   ||    9    |
| i_count_0_reg_209 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  || 10.6597 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   609  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   60   |
|  Register |    -   |    -   |   600  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   600  |   669  |
+-----------+--------+--------+--------+--------+
