LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY TEST7 IS
PORT ( SW   : IN  STD_LOGIC_VECTOR(9  DOWNTO 0);
		 ARDUINO_IO : OUT STD_LOGIC_VECTOR(16 DOWNTO 0);
		 GPIO : OUT STD_LOGIC_VECTOR(36 DOWNTO 0)
		 );
END ENTITY TEST7;


ARCHITECTURE behaviour OF TEST7 IS

SIGNAL STRT : STD_LOGIC;
SIGNAL SET  : STD_LOGIC;

BEGIN

GPIO(5)  <= SET;
STRT     <= ARDUINO_IO(7);

PROCESS(STRT)
BEGIN
IF STRT = '1' THEN
	SET <= '1';
ELSE
	SET <= '0';
END IF;

END PROCESS;
END behaviour;
