Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 19 11:16:07 2020
| Host         : DESKTOP-PGG00VI running 64-bit major release  (build 9200)
| Command      : report_drc -file lfsr_wrapper_drc_routed.rpt -pb lfsr_wrapper_drc_routed.pb -rpx lfsr_wrapper_drc_routed.rpx
| Design       : lfsr_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_lfsr_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 4          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_1__2/O, cell LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__1/O, cell LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__0/O, cell LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1/O, cell LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


