INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 16:13:14 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 oehb7/fifo/Memory_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli0/multiply_unit/q2_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.517ns (16.932%)  route 2.536ns (83.068%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 5.203 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=649, unset)          1.282     1.282    oehb7/fifo/clk
    SLICE_X12Y111        FDRE                                         r  oehb7/fifo/Memory_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.259     1.541 r  oehb7/fifo/Memory_reg[2][0]/Q
                         net (fo=2, routed)           0.454     1.995    oehb7/fifo/Memory_reg[2]_0
    SLICE_X12Y111        LUT5 (Prop_lut5_I0_O)        0.043     2.038 f  oehb7/fifo/outC_we0_INST_0_i_1/O
                         net (fo=3, routed)           0.255     2.293    oehb7/tehb/outC_ce0
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.043     2.336 f  oehb7/tehb/full_reg_i_5__3/O
                         net (fo=4, routed)           0.311     2.648    oehb7/tehb/data_reg_reg[0]_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.043     2.691 r  oehb7/tehb/full_reg_i_4__5/O
                         net (fo=1, routed)           0.325     3.016    oehb6/tehb/validArray_reg[0]_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I0_O)        0.043     3.059 r  oehb6/tehb/full_reg_i_3__4/O
                         net (fo=7, routed)           0.309     3.368    oehb7/tehb/data_reg_reg[31]
    SLICE_X14Y110        LUT6 (Prop_lut6_I0_O)        0.043     3.411 f  oehb7/tehb/full_reg_i_2__9/O
                         net (fo=5, routed)           0.319     3.730    oehb7/tehb/full_reg_reg_1
    SLICE_X14Y111        LUT6 (Prop_lut6_I2_O)        0.043     3.773 r  oehb7/tehb/q0_reg_i_1/O
                         net (fo=46, routed)          0.562     4.335    muli0/multiply_unit/oehb_ready
    DSP48_X1Y46          DSP48E1                                      r  muli0/multiply_unit/q2_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=649, unset)          1.203     5.203    muli0/multiply_unit/clk
    DSP48_X1Y46          DSP48E1                                      r  muli0/multiply_unit/q2_reg/CLK
                         clock pessimism              0.085     5.288    
                         clock uncertainty           -0.035     5.252    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     4.892    muli0/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  0.557    




