
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116814                       # Number of seconds simulated
sim_ticks                                116813899909                       # Number of ticks simulated
final_tick                               1168159879901                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34269                       # Simulator instruction rate (inst/s)
host_op_rate                                    43160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3639205                       # Simulator tick rate (ticks/s)
host_mem_usage                               16880112                       # Number of bytes of host memory used
host_seconds                                 32098.74                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1385376080                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       359936                       # Number of bytes read from this memory
system.physmem.bytes_read::total               361856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       260992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            260992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2812                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2827                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2039                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2039                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        16436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      3081277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3097714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        16436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              16436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2234255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2234255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2234255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        16436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      3081277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5331968                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                140232774                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23663593                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19385340                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2005895                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9670620                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          9359322                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2421064                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        92435                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    105037337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              127014461                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23663593                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11780386                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              27518346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5997201                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3197090                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12287539                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1567172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    139726786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.112081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.536419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        112208440     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2218849      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3777124      2.70%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2193906      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1718508      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1513196      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           927304      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2326805      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12842654      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    139726786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.168745                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.905740                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        104377518                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4366412                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          26938090                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         70954                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3973804                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3880583                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           211                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      153075416                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1190                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3973804                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        104901585                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          598829                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2870632                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26467726                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        914203                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      152042812                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          93399                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        527939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    214678767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     707346167                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    707346167                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     171990357                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         42688392                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2660341                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14105304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7223734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        70019                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1643815                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          147065216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         138101492                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        86310                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21817191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48312006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    139726786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.988368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.548105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     83367243     59.66%     59.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21640538     15.49%     75.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11643555      8.33%     83.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8654387      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8435458      6.04%     95.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3119784      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2369609      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       317419      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       178793      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    139726786                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          123390     28.14%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         163478     37.28%     65.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        151696     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     116564806     84.41%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1869450      1.35%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12451322      9.02%     94.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7198827      5.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      138101492                       # Type of FU issued
system.switch_cpus.iq.rate                   0.984802                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              438564                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    416454638                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    168916869                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    135159541                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138540056                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       282568                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2929497                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       116711                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3973804                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          401036                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         53444                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    147099444                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       765454                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14105304                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7223734                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          43261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1155250                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1063981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2219231                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     135953346                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12142935                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2148140                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19341555                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19242081                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7198620                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.969483                       # Inst execution rate
system.switch_cpus.iew.wb_sent              135159604                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             135159541                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          79910122                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         221335155                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.963823                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.361037                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23835542                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2022826                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    135752982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.908003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.715843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     85901516     63.28%     63.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     24023511     17.70%     80.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9396075      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4945425      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4206162      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2028127      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       947968      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1474459      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2829739      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135752982                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      123264152                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18282827                       # Number of memory references committed
system.switch_cpus.commit.loads              11175804                       # Number of loads committed
system.switch_cpus.commit.membars               17088                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17884103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110969711                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2829739                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            280022937                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           298174907                       # The number of ROB writes
system.switch_cpus.timesIdled                   23576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  505988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.402328                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.402328                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.713100                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.713100                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        611393406                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       188710874                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       142944244                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          34176                       # number of misc regfile writes
system.l2.replacements                           2827                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           357101                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19211                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.588361                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1319.403347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      14.997291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1390.490986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              15.652274                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           13643.456102                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.080530                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.084869                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000955                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.832730                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        30170                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30170                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9839                       # number of Writeback hits
system.l2.Writeback_hits::total                  9839                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         30170                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30170                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        30170                       # number of overall hits
system.l2.overall_hits::total                   30170                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2812                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2827                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2812                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2827                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2812                       # number of overall misses
system.l2.overall_misses::total                  2827                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2821400                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    622810359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       625631759                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2821400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    622810359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        625631759                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2821400                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    622810359                       # number of overall miss cycles
system.l2.overall_miss_latency::total       625631759                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        32982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               32997                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9839                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9839                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        32982                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32997                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        32982                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32997                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.085259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.085674                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.085259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085674                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.085259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085674                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 188093.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 221483.057966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 221305.892819                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 188093.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 221483.057966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 221305.892819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 188093.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 221483.057966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 221305.892819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2039                       # number of writebacks
system.l2.writebacks::total                      2039                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2812                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2827                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2827                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1947448                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    458928038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    460875486                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1947448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    458928038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    460875486                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1947448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    458928038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    460875486                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.085259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.085674                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.085259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.085259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085674                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 129829.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 163203.427454                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 163026.348072                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 129829.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 163203.427454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 163026.348072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 129829.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 163203.427454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 163026.348072                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                460.997284                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012295176                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    461                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2195868.060738                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.997284                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            446                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.024034                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.714744                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.738778                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12287524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12287524                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12287524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12287524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12287524                       # number of overall hits
system.cpu.icache.overall_hits::total        12287524                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3103400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3103400                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3103400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3103400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3103400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3103400                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12287539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12287539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12287539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12287539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12287539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12287539                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 206893.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 206893.333333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 206893.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 206893.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 206893.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 206893.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2946500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2946500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2946500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2946500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2946500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2946500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 196433.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 196433.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 196433.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 196433.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 196433.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 196433.333333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  32982                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                162336068                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  33238                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4884.050424                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.414707                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.585293                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.903964                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.096036                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9055465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9055465                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7072849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7072849                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17114                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        17088                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16128314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16128314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16128314                       # number of overall hits
system.cpu.dcache.overall_hits::total        16128314                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        84309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84309                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        84309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        84309                       # number of overall misses
system.cpu.dcache.overall_misses::total         84309                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   7529470519                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7529470519                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7529470519                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7529470519                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7529470519                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7529470519                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9139774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9139774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16212623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16212623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16212623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16212623                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009224                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005200                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 89308.027838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89308.027838                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 89308.027838                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89308.027838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 89308.027838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89308.027838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9839                       # number of writebacks
system.cpu.dcache.writebacks::total              9839                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        51327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51327                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        51327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        51327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51327                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        32982                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32982                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        32982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        32982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32982                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2615393731                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2615393731                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2615393731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2615393731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2615393731                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2615393731                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79297.608726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79297.608726                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79297.608726                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79297.608726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79297.608726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79297.608726                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
