

================================================================
== Vivado HLS Report for 'Block_codeRepl1_proc'
================================================================
* Date:           Tue Apr 23 23:53:36 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mixer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   22|   22|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
* FSM state operations: 

 <State 1>: 6.79ns
ST_1: lev0_read (18)  [1/1] 0.00ns
newFuncRoot:8  %lev0_read = call float @_ssdm_op_Read.ap_auto.float(float %lev0)

ST_1: tmp_9 (25)  [1/1] 6.79ns  loc: mixer.cpp:29
newFuncRoot:15  %tmp_9 = fcmp olt float %lev0_read, 0xBFA99999A0000000

ST_1: tmp_1 (26)  [1/1] 6.79ns  loc: mixer.cpp:29
newFuncRoot:16  %tmp_1 = fcmp ogt float %lev0_read, 0x3FA99999A0000000


 <State 2>: 6.86ns
ST_2: StgValue_27 (10)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %in0_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_28 (11)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %in1_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_29 (12)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(float* %in2_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_30 (13)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(float* %in3_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_31 (14)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: lev3_read (15)  [1/1] 0.00ns
newFuncRoot:5  %lev3_read = call float @_ssdm_op_Read.ap_auto.float(float %lev3)

ST_2: lev2_read (16)  [1/1] 0.00ns
newFuncRoot:6  %lev2_read = call float @_ssdm_op_Read.ap_auto.float(float %lev2)

ST_2: lev1_read (17)  [1/1] 0.00ns
newFuncRoot:7  %lev1_read = call float @_ssdm_op_Read.ap_auto.float(float %lev1)

ST_2: lev0_to_int (19)  [1/1] 0.00ns
newFuncRoot:9  %lev0_to_int = bitcast float %lev0_read to i32

ST_2: tmp_5 (20)  [1/1] 0.00ns
newFuncRoot:10  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lev0_to_int, i32 23, i32 30)

ST_2: tmp (21)  [1/1] 0.00ns
newFuncRoot:11  %tmp = trunc i32 %lev0_to_int to i23

ST_2: notlhs (22)  [1/1] 2.91ns
newFuncRoot:12  %notlhs = icmp ne i8 %tmp_5, -1

ST_2: notrhs (23)  [1/1] 3.20ns
newFuncRoot:13  %notrhs = icmp eq i23 %tmp, 0

ST_2: tmp_8 (24)  [1/1] 0.00ns (grouped into LUT with out node or_cond)
newFuncRoot:14  %tmp_8 = or i1 %notrhs, %notlhs

ST_2: tmp_2 (27)  [1/1] 0.00ns  loc: mixer.cpp:29 (grouped into LUT with out node or_cond)
newFuncRoot:17  %tmp_2 = or i1 %tmp_9, %tmp_1

ST_2: or_cond (28)  [1/1] 2.07ns  loc: mixer.cpp:29 (out node of the LUT)
newFuncRoot:18  %or_cond = and i1 %tmp_8, %tmp_2

ST_2: StgValue_43 (29)  [1/1] 1.59ns  loc: mixer.cpp:29
newFuncRoot:19  br i1 %or_cond, label %0, label %._crit_edge

ST_2: tmp_3 (31)  [2/2] 0.00ns  loc: mixer.cpp:30
:0  %tmp_3 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in0_V)


 <State 3>: 6.79ns
ST_3: tmp_3 (31)  [1/2] 0.00ns  loc: mixer.cpp:30
:0  %tmp_3 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in0_V)

ST_3: StgValue_46 (32)  [1/1] 1.59ns  loc: mixer.cpp:31
:1  br label %._crit_edge

ST_3: tmp_12 (41)  [1/1] 6.79ns  loc: mixer.cpp:32
._crit_edge:7  %tmp_12 = fcmp olt float %lev1_read, 0xBFA99999A0000000

ST_3: tmp_13 (42)  [1/1] 6.79ns  loc: mixer.cpp:32
._crit_edge:8  %tmp_13 = fcmp ogt float %lev1_read, 0x3FA99999A0000000


 <State 4>: 6.86ns
ST_4: tmp_7 (34)  [1/1] 0.00ns
._crit_edge:0  %tmp_7 = phi float [ %tmp_3, %0 ], [ 0.000000e+00, %newFuncRoot ]

ST_4: lev1_to_int (35)  [1/1] 0.00ns
._crit_edge:1  %lev1_to_int = bitcast float %lev1_read to i32

ST_4: tmp_4 (36)  [1/1] 0.00ns
._crit_edge:2  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lev1_to_int, i32 23, i32 30)

ST_4: tmp_6 (37)  [1/1] 0.00ns
._crit_edge:3  %tmp_6 = trunc i32 %lev1_to_int to i23

ST_4: notlhs2 (38)  [1/1] 2.91ns
._crit_edge:4  %notlhs2 = icmp ne i8 %tmp_4, -1

ST_4: notrhs2 (39)  [1/1] 3.20ns
._crit_edge:5  %notrhs2 = icmp eq i23 %tmp_6, 0

ST_4: tmp_11 (40)  [1/1] 0.00ns (grouped into LUT with out node or_cond1)
._crit_edge:6  %tmp_11 = or i1 %notrhs2, %notlhs2

ST_4: tmp_21 (43)  [1/1] 0.00ns  loc: mixer.cpp:32 (grouped into LUT with out node or_cond1)
._crit_edge:9  %tmp_21 = or i1 %tmp_12, %tmp_13

ST_4: or_cond1 (44)  [1/1] 2.07ns  loc: mixer.cpp:32 (out node of the LUT)
._crit_edge:10  %or_cond1 = and i1 %tmp_11, %tmp_21

ST_4: StgValue_58 (45)  [1/1] 1.59ns  loc: mixer.cpp:32
._crit_edge:11  br i1 %or_cond1, label %1, label %._crit_edge17

ST_4: tmp_22 (47)  [2/2] 0.00ns  loc: mixer.cpp:33
:0  %tmp_22 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in1_V)


 <State 5>: 6.79ns
ST_5: tmp_22 (47)  [1/2] 0.00ns  loc: mixer.cpp:33
:0  %tmp_22 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in1_V)

ST_5: StgValue_61 (48)  [1/1] 1.59ns  loc: mixer.cpp:34
:1  br label %._crit_edge17

ST_5: tmp_26 (57)  [1/1] 6.79ns  loc: mixer.cpp:35
._crit_edge17:7  %tmp_26 = fcmp olt float %lev2_read, 0xBFA99999A0000000

ST_5: tmp_27 (58)  [1/1] 6.79ns  loc: mixer.cpp:35
._crit_edge17:8  %tmp_27 = fcmp ogt float %lev2_read, 0x3FA99999A0000000


 <State 6>: 6.86ns
ST_6: tmp_s (50)  [1/1] 0.00ns
._crit_edge17:0  %tmp_s = phi float [ %tmp_22, %1 ], [ 0.000000e+00, %._crit_edge ]

ST_6: lev2_to_int (51)  [1/1] 0.00ns
._crit_edge17:1  %lev2_to_int = bitcast float %lev2_read to i32

ST_6: tmp_23 (52)  [1/1] 0.00ns
._crit_edge17:2  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lev2_to_int, i32 23, i32 30)

ST_6: tmp_24 (53)  [1/1] 0.00ns
._crit_edge17:3  %tmp_24 = trunc i32 %lev2_to_int to i23

ST_6: notlhs4 (54)  [1/1] 2.91ns
._crit_edge17:4  %notlhs4 = icmp ne i8 %tmp_23, -1

ST_6: notrhs4 (55)  [1/1] 3.20ns
._crit_edge17:5  %notrhs4 = icmp eq i23 %tmp_24, 0

ST_6: tmp_25 (56)  [1/1] 0.00ns (grouped into LUT with out node or_cond2)
._crit_edge17:6  %tmp_25 = or i1 %notrhs4, %notlhs4

ST_6: tmp_28 (59)  [1/1] 0.00ns  loc: mixer.cpp:35 (grouped into LUT with out node or_cond2)
._crit_edge17:9  %tmp_28 = or i1 %tmp_26, %tmp_27

ST_6: or_cond2 (60)  [1/1] 2.07ns  loc: mixer.cpp:35 (out node of the LUT)
._crit_edge17:10  %or_cond2 = and i1 %tmp_25, %tmp_28

ST_6: StgValue_73 (61)  [1/1] 1.59ns  loc: mixer.cpp:35
._crit_edge17:11  br i1 %or_cond2, label %2, label %._crit_edge18

ST_6: tmp_29 (63)  [2/2] 0.00ns  loc: mixer.cpp:36
:0  %tmp_29 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in2_V)


 <State 7>: 6.79ns
ST_7: tmp_29 (63)  [1/2] 0.00ns  loc: mixer.cpp:36
:0  %tmp_29 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in2_V)

ST_7: StgValue_76 (64)  [1/1] 1.59ns  loc: mixer.cpp:37
:1  br label %._crit_edge18

ST_7: tmp_33 (73)  [1/1] 6.79ns  loc: mixer.cpp:38
._crit_edge18:7  %tmp_33 = fcmp olt float %lev3_read, 0xBFA99999A0000000

ST_7: tmp_34 (74)  [1/1] 6.79ns  loc: mixer.cpp:38
._crit_edge18:8  %tmp_34 = fcmp ogt float %lev3_read, 0x3FA99999A0000000


 <State 8>: 6.86ns
ST_8: tmp_10 (66)  [1/1] 0.00ns
._crit_edge18:0  %tmp_10 = phi float [ %tmp_29, %2 ], [ 0.000000e+00, %._crit_edge17 ]

ST_8: lev3_to_int (67)  [1/1] 0.00ns
._crit_edge18:1  %lev3_to_int = bitcast float %lev3_read to i32

ST_8: tmp_30 (68)  [1/1] 0.00ns
._crit_edge18:2  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lev3_to_int, i32 23, i32 30)

ST_8: tmp_31 (69)  [1/1] 0.00ns
._crit_edge18:3  %tmp_31 = trunc i32 %lev3_to_int to i23

ST_8: notlhs6 (70)  [1/1] 2.91ns
._crit_edge18:4  %notlhs6 = icmp ne i8 %tmp_30, -1

ST_8: notrhs6 (71)  [1/1] 3.20ns
._crit_edge18:5  %notrhs6 = icmp eq i23 %tmp_31, 0

ST_8: tmp_32 (72)  [1/1] 0.00ns (grouped into LUT with out node or_cond3)
._crit_edge18:6  %tmp_32 = or i1 %notrhs6, %notlhs6

ST_8: tmp_35 (75)  [1/1] 0.00ns  loc: mixer.cpp:38 (grouped into LUT with out node or_cond3)
._crit_edge18:9  %tmp_35 = or i1 %tmp_33, %tmp_34

ST_8: or_cond3 (76)  [1/1] 2.07ns  loc: mixer.cpp:38 (out node of the LUT)
._crit_edge18:10  %or_cond3 = and i1 %tmp_32, %tmp_35

ST_8: StgValue_88 (77)  [1/1] 1.59ns  loc: mixer.cpp:38
._crit_edge18:11  br i1 %or_cond3, label %3, label %._crit_edge19

ST_8: tmp_36 (79)  [2/2] 0.00ns  loc: mixer.cpp:39
:0  %tmp_36 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in3_V)


 <State 9>: 7.29ns
ST_9: tmp_36 (79)  [1/2] 0.00ns  loc: mixer.cpp:39
:0  %tmp_36 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in3_V)

ST_9: StgValue_91 (80)  [1/1] 1.59ns  loc: mixer.cpp:40
:1  br label %._crit_edge19

ST_9: tmp_14 (82)  [1/1] 0.00ns
._crit_edge19:0  %tmp_14 = phi float [ %tmp_36, %3 ], [ 0.000000e+00, %._crit_edge18 ]

ST_9: tmp_15 (83)  [4/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:1  %tmp_15 = fmul float %tmp_7, %lev0_read

ST_9: tmp_16 (84)  [4/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:2  %tmp_16 = fmul float %tmp_s, %lev1_read

ST_9: tmp_18 (86)  [4/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:4  %tmp_18 = fmul float %tmp_10, %lev2_read

ST_9: tmp_19 (87)  [4/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:5  %tmp_19 = fmul float %tmp_14, %lev3_read


 <State 10>: 5.70ns
ST_10: tmp_15 (83)  [3/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:1  %tmp_15 = fmul float %tmp_7, %lev0_read

ST_10: tmp_16 (84)  [3/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:2  %tmp_16 = fmul float %tmp_s, %lev1_read

ST_10: tmp_18 (86)  [3/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:4  %tmp_18 = fmul float %tmp_10, %lev2_read

ST_10: tmp_19 (87)  [3/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:5  %tmp_19 = fmul float %tmp_14, %lev3_read


 <State 11>: 5.70ns
ST_11: tmp_15 (83)  [2/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:1  %tmp_15 = fmul float %tmp_7, %lev0_read

ST_11: tmp_16 (84)  [2/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:2  %tmp_16 = fmul float %tmp_s, %lev1_read

ST_11: tmp_18 (86)  [2/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:4  %tmp_18 = fmul float %tmp_10, %lev2_read

ST_11: tmp_19 (87)  [2/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:5  %tmp_19 = fmul float %tmp_14, %lev3_read


 <State 12>: 5.70ns
ST_12: tmp_15 (83)  [1/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:1  %tmp_15 = fmul float %tmp_7, %lev0_read

ST_12: tmp_16 (84)  [1/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:2  %tmp_16 = fmul float %tmp_s, %lev1_read

ST_12: tmp_18 (86)  [1/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:4  %tmp_18 = fmul float %tmp_10, %lev2_read

ST_12: tmp_19 (87)  [1/4] 5.70ns  loc: mixer.cpp:42
._crit_edge19:5  %tmp_19 = fmul float %tmp_14, %lev3_read


 <State 13>: 7.26ns
ST_13: tmp_17 (85)  [5/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:3  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_13: tmp_20 (88)  [5/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:6  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 14>: 7.26ns
ST_14: tmp_17 (85)  [4/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:3  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_14: tmp_20 (88)  [4/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:6  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 15>: 7.26ns
ST_15: tmp_17 (85)  [3/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:3  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_15: tmp_20 (88)  [3/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:6  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 16>: 7.26ns
ST_16: tmp_17 (85)  [2/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:3  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_16: tmp_20 (88)  [2/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:6  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 17>: 7.26ns
ST_17: tmp_17 (85)  [1/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:3  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_17: tmp_20 (88)  [1/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:6  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 18>: 7.26ns
ST_18: tmp_37 (89)  [5/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:7  %tmp_37 = fadd float %tmp_17, %tmp_20


 <State 19>: 7.26ns
ST_19: tmp_37 (89)  [4/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:7  %tmp_37 = fadd float %tmp_17, %tmp_20


 <State 20>: 7.26ns
ST_20: tmp_37 (89)  [3/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:7  %tmp_37 = fadd float %tmp_17, %tmp_20


 <State 21>: 7.26ns
ST_21: tmp_37 (89)  [2/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:7  %tmp_37 = fadd float %tmp_17, %tmp_20


 <State 22>: 7.26ns
ST_22: tmp_37 (89)  [1/5] 7.26ns  loc: mixer.cpp:42
._crit_edge19:7  %tmp_37 = fadd float %tmp_17, %tmp_20

ST_22: StgValue_124 (90)  [2/2] 0.00ns  loc: mixer.cpp:42
._crit_edge19:8  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %tmp_37)


 <State 23>: 0.00ns
ST_23: StgValue_125 (90)  [1/2] 0.00ns  loc: mixer.cpp:42
._crit_edge19:8  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %tmp_37)

ST_23: StgValue_126 (91)  [1/1] 0.00ns
._crit_edge19:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lev0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lev1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lev2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lev3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lev0_read    (read         ) [ 001111111111100000000000]
tmp_9        (fcmp         ) [ 001000000000000000000000]
tmp_1        (fcmp         ) [ 001000000000000000000000]
StgValue_27  (specinterface) [ 000000000000000000000000]
StgValue_28  (specinterface) [ 000000000000000000000000]
StgValue_29  (specinterface) [ 000000000000000000000000]
StgValue_30  (specinterface) [ 000000000000000000000000]
StgValue_31  (specinterface) [ 000000000000000000000000]
lev3_read    (read         ) [ 000111111111100000000000]
lev2_read    (read         ) [ 000111111111100000000000]
lev1_read    (read         ) [ 000111111111100000000000]
lev0_to_int  (bitcast      ) [ 000000000000000000000000]
tmp_5        (partselect   ) [ 000000000000000000000000]
tmp          (trunc        ) [ 000000000000000000000000]
notlhs       (icmp         ) [ 000000000000000000000000]
notrhs       (icmp         ) [ 000000000000000000000000]
tmp_8        (or           ) [ 000000000000000000000000]
tmp_2        (or           ) [ 000000000000000000000000]
or_cond      (and          ) [ 001100000000000000000000]
StgValue_43  (br           ) [ 001110000000000000000000]
tmp_3        (read         ) [ 001110000000000000000000]
StgValue_46  (br           ) [ 001110000000000000000000]
tmp_12       (fcmp         ) [ 000010000000000000000000]
tmp_13       (fcmp         ) [ 000010000000000000000000]
tmp_7        (phi          ) [ 000011111111100000000000]
lev1_to_int  (bitcast      ) [ 000000000000000000000000]
tmp_4        (partselect   ) [ 000000000000000000000000]
tmp_6        (trunc        ) [ 000000000000000000000000]
notlhs2      (icmp         ) [ 000000000000000000000000]
notrhs2      (icmp         ) [ 000000000000000000000000]
tmp_11       (or           ) [ 000000000000000000000000]
tmp_21       (or           ) [ 000000000000000000000000]
or_cond1     (and          ) [ 000011000000000000000000]
StgValue_58  (br           ) [ 000011100000000000000000]
tmp_22       (read         ) [ 000011100000000000000000]
StgValue_61  (br           ) [ 000011100000000000000000]
tmp_26       (fcmp         ) [ 000000100000000000000000]
tmp_27       (fcmp         ) [ 000000100000000000000000]
tmp_s        (phi          ) [ 000000111111100000000000]
lev2_to_int  (bitcast      ) [ 000000000000000000000000]
tmp_23       (partselect   ) [ 000000000000000000000000]
tmp_24       (trunc        ) [ 000000000000000000000000]
notlhs4      (icmp         ) [ 000000000000000000000000]
notrhs4      (icmp         ) [ 000000000000000000000000]
tmp_25       (or           ) [ 000000000000000000000000]
tmp_28       (or           ) [ 000000000000000000000000]
or_cond2     (and          ) [ 000000110000000000000000]
StgValue_73  (br           ) [ 000000111000000000000000]
tmp_29       (read         ) [ 000000111000000000000000]
StgValue_76  (br           ) [ 000000111000000000000000]
tmp_33       (fcmp         ) [ 000000001000000000000000]
tmp_34       (fcmp         ) [ 000000001000000000000000]
tmp_10       (phi          ) [ 000000001111100000000000]
lev3_to_int  (bitcast      ) [ 000000000000000000000000]
tmp_30       (partselect   ) [ 000000000000000000000000]
tmp_31       (trunc        ) [ 000000000000000000000000]
notlhs6      (icmp         ) [ 000000000000000000000000]
notrhs6      (icmp         ) [ 000000000000000000000000]
tmp_32       (or           ) [ 000000000000000000000000]
tmp_35       (or           ) [ 000000000000000000000000]
or_cond3     (and          ) [ 000000001100000000000000]
StgValue_88  (br           ) [ 000000001100000000000000]
tmp_36       (read         ) [ 000000000000000000000000]
StgValue_91  (br           ) [ 000000000000000000000000]
tmp_14       (phi          ) [ 000000000111100000000000]
tmp_15       (fmul         ) [ 000000000000011111000000]
tmp_16       (fmul         ) [ 000000000000011111000000]
tmp_18       (fmul         ) [ 000000000000011111000000]
tmp_19       (fmul         ) [ 000000000000011111000000]
tmp_17       (fadd         ) [ 000000000000000000111110]
tmp_20       (fadd         ) [ 000000000000000000111110]
tmp_37       (fadd         ) [ 000000000000000000000001]
StgValue_125 (write        ) [ 000000000000000000000000]
StgValue_126 (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lev0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lev1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lev2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lev3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="lev0_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev0_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="lev3_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev3_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="lev2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev2_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lev1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev1_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/22 "/>
</bind>
</comp>

<comp id="107" class="1005" name="tmp_7_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2"/>
<pin id="109" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_7_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="2"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp_s_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2"/>
<pin id="121" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_s_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="2"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_10_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_10_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="2"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_14_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_14_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_17/13 tmp_37/18 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="5"/>
<pin id="167" dir="0" index="1" bw="32" slack="8"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="3"/>
<pin id="172" dir="0" index="1" bw="32" slack="7"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="7"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="7"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/1 tmp_12/3 tmp_26/5 tmp_33/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/1 tmp_13/3 tmp_27/5 tmp_34/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 tmp_37 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lev0_to_int_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="lev0_to_int/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="notlhs_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="notrhs_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="23" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="1"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_cond_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="lev1_to_int_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="lev1_to_int/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="notlhs2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="notrhs2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="23" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_11_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_21_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_cond1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="lev2_to_int_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="4"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="lev2_to_int/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_23_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_24_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="notlhs4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="notrhs4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="23" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_25_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_28_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="1" slack="1"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_cond2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lev3_to_int_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="6"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="lev3_to_int/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_30_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_31_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="notlhs6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="notrhs6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_32_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_35_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="1" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_cond3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/8 "/>
</bind>
</comp>

<comp id="383" class="1005" name="lev0_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lev0_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_9_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="lev3_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="5"/>
<pin id="401" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="lev3_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="lev2_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="3"/>
<pin id="409" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lev2_read "/>
</bind>
</comp>

<comp id="415" class="1005" name="lev1_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lev1_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="or_cond_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_12_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_13_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="442" class="1005" name="or_cond1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_22_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_26_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_27_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="461" class="1005" name="or_cond2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_29_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_33_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_34_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="480" class="1005" name="or_cond3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_15_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_16_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_18_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_19_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_20_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="94" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="164"><net_src comp="156" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="169"><net_src comp="107" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="119" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="131" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="147" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="52" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="52" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="156" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="203" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="206" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="216" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="246"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="248" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="251" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="261" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="265" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="291"><net_src comp="277" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="293" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="296" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="306" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="310" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="336"><net_src comp="322" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="338" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="341" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="351" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="381"><net_src comp="367" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="52" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="392"><net_src comp="185" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="397"><net_src comp="191" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="402"><net_src comp="58" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="410"><net_src comp="64" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="418"><net_src comp="70" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="426"><net_src comp="242" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="76" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="435"><net_src comp="185" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="440"><net_src comp="191" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="445"><net_src comp="287" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="82" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="454"><net_src comp="185" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="459"><net_src comp="191" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="464"><net_src comp="332" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="88" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="473"><net_src comp="185" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="478"><net_src comp="191" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="483"><net_src comp="377" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="165" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="492"><net_src comp="170" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="497"><net_src comp="175" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="502"><net_src comp="180" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="507"><net_src comp="160" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {23 }
 - Input state : 
	Port: Block_codeRepl1_proc : lev0 | {1 }
	Port: Block_codeRepl1_proc : in0_V | {2 }
	Port: Block_codeRepl1_proc : lev1 | {2 }
	Port: Block_codeRepl1_proc : in1_V | {4 }
	Port: Block_codeRepl1_proc : lev2 | {2 }
	Port: Block_codeRepl1_proc : in2_V | {6 }
	Port: Block_codeRepl1_proc : lev3 | {2 }
	Port: Block_codeRepl1_proc : in3_V | {8 }
  - Chain level:
	State 1
	State 2
		tmp_5 : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_8 : 3
		or_cond : 3
		StgValue_43 : 3
	State 3
	State 4
		tmp_4 : 1
		tmp_6 : 1
		notlhs2 : 2
		notrhs2 : 2
		tmp_11 : 3
		or_cond1 : 3
		StgValue_58 : 3
	State 5
	State 6
		tmp_23 : 1
		tmp_24 : 1
		notlhs4 : 2
		notrhs4 : 2
		tmp_25 : 3
		or_cond2 : 3
		StgValue_73 : 3
	State 7
	State 8
		tmp_30 : 1
		tmp_31 : 1
		notlhs6 : 2
		notrhs6 : 2
		tmp_32 : 3
		or_cond3 : 3
		StgValue_88 : 3
	State 9
		tmp_14 : 1
		tmp_19 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		StgValue_124 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_165      |    3    |   143   |   321   |
|   fmul   |      grp_fu_170      |    3    |   143   |   321   |
|          |      grp_fu_175      |    3    |   143   |   321   |
|          |      grp_fu_180      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_156      |    2    |   205   |   390   |
|          |      grp_fu_160      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_185      |    0    |    66   |   239   |
|          |      grp_fu_191      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |     notlhs_fu_220    |    0    |    0    |    4    |
|          |     notrhs_fu_226    |    0    |    0    |    13   |
|          |    notlhs2_fu_265    |    0    |    0    |    4    |
|   icmp   |    notrhs2_fu_271    |    0    |    0    |    13   |
|          |    notlhs4_fu_310    |    0    |    0    |    4    |
|          |    notrhs4_fu_316    |    0    |    0    |    13   |
|          |    notlhs6_fu_355    |    0    |    0    |    4    |
|          |    notrhs6_fu_361    |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_8_fu_232     |    0    |    0    |    2    |
|          |     tmp_2_fu_238     |    0    |    0    |    2    |
|          |     tmp_11_fu_277    |    0    |    0    |    2    |
|    or    |     tmp_21_fu_283    |    0    |    0    |    2    |
|          |     tmp_25_fu_322    |    0    |    0    |    2    |
|          |     tmp_28_fu_328    |    0    |    0    |    2    |
|          |     tmp_32_fu_367    |    0    |    0    |    2    |
|          |     tmp_35_fu_373    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_cond_fu_242    |    0    |    0    |    2    |
|    and   |    or_cond1_fu_287   |    0    |    0    |    2    |
|          |    or_cond2_fu_332   |    0    |    0    |    2    |
|          |    or_cond3_fu_377   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          | lev0_read_read_fu_52 |    0    |    0    |    0    |
|          | lev3_read_read_fu_58 |    0    |    0    |    0    |
|          | lev2_read_read_fu_64 |    0    |    0    |    0    |
|   read   | lev1_read_read_fu_70 |    0    |    0    |    0    |
|          |    grp_read_fu_76    |    0    |    0    |    0    |
|          |    grp_read_fu_82    |    0    |    0    |    0    |
|          |    grp_read_fu_88    |    0    |    0    |    0    |
|          |    grp_read_fu_94    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_100   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_5_fu_206     |    0    |    0    |    0    |
|partselect|     tmp_4_fu_251     |    0    |    0    |    0    |
|          |     tmp_23_fu_296    |    0    |    0    |    0    |
|          |     tmp_30_fu_341    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_216      |    0    |    0    |    0    |
|   trunc  |     tmp_6_fu_261     |    0    |    0    |    0    |
|          |     tmp_24_fu_306    |    0    |    0    |    0    |
|          |     tmp_31_fu_351    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    16   |   1114  |   2634  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|lev0_read_reg_383|   32   |
|lev1_read_reg_415|   32   |
|lev2_read_reg_407|   32   |
|lev3_read_reg_399|   32   |
| or_cond1_reg_442|    1   |
| or_cond2_reg_461|    1   |
| or_cond3_reg_480|    1   |
| or_cond_reg_423 |    1   |
|     reg_197     |   32   |
|  tmp_10_reg_131 |   32   |
|  tmp_12_reg_432 |    1   |
|  tmp_13_reg_437 |    1   |
|  tmp_14_reg_143 |   32   |
|  tmp_15_reg_484 |   32   |
|  tmp_16_reg_489 |   32   |
|  tmp_18_reg_494 |   32   |
|  tmp_19_reg_499 |   32   |
|  tmp_1_reg_394  |    1   |
|  tmp_20_reg_504 |   32   |
|  tmp_22_reg_446 |   32   |
|  tmp_26_reg_451 |    1   |
|  tmp_27_reg_456 |    1   |
|  tmp_29_reg_465 |   32   |
|  tmp_33_reg_470 |    1   |
|  tmp_34_reg_475 |    1   |
|  tmp_3_reg_427  |   32   |
|  tmp_7_reg_107  |   32   |
|  tmp_9_reg_389  |    1   |
|  tmp_s_reg_119  |   32   |
+-----------------+--------+
|      Total      |   556  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   2  |  32  |   64   ||    9    |
|   tmp_7_reg_107  |  p0  |   2  |  32  |   64   ||    9    |
|   tmp_s_reg_119  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_10_reg_131  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_14_reg_143  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_185    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_191    |  p0  |   4  |  32  |   128  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   704  ||  15.032 ||   105   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1114  |  2634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   105  |
|  Register |    -   |    -   |   556  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1670  |  2739  |
+-----------+--------+--------+--------+--------+
