#! 
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\FPGA\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\FPGA\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\FPGA\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\FPGA\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\FPGA\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\FPGA\OSS-CA~1\lib\ivl\v2009.vpi";
S_00000000049cb660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000000049cb7f0 .scope module, "booth_tb" "booth_tb" 3 1;
 .timescale 0 0;
v00000000060d9d80_0 .var/s "X", 7 0;
v00000000060d9600_0 .var/s "Y", 7 0;
v00000000060d9e20_0 .net/s "Z", 15 0, L_00000000060d99c0;  1 drivers
v00000000060d9a60_0 .var "clk", 0 0;
v00000000060d96a0_0 .var "rst", 0 0;
v00000000060d9f60_0 .var "start", 0 0;
v00000000060d9060_0 .net "valid", 0 0, v00000000060d9c40_0;  1 drivers
E_00000000060864f0 .event anyedge, v00000000060d9c40_0;
L_00000000060d9740 .part v00000000060d9d80_0, 0, 4;
L_00000000060d9ce0 .part v00000000060d9600_0, 0, 4;
L_00000000060d99c0 .extend/s 16, v00000000060681b0_0;
S_0000000006074ad0 .scope module, "inst" "BoothMul" 3 10, 4 1 0, S_00000000049cb7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "valid";
    .port_info 6 /OUTPUT 8 "Y";
P_000000000606d8e0 .param/l "IDLE" 0 4 16, C4<0>;
P_000000000606d918 .param/l "START" 0 4 17, C4<1>;
v00000000049cbd40_0 .net/s "A", 3 0, L_00000000060d9740;  1 drivers
v00000000049c7000_0 .net/s "B", 3 0, L_00000000060d9ce0;  1 drivers
v00000000060681b0_0 .var/s "Y", 7 0;
v0000000006074c60_0 .var/s "Y_temp", 7 0;
v0000000006074d00_0 .net "clk", 0 0, v00000000060d9a60_0;  1 drivers
v0000000006074da0_0 .var "count", 1 0;
v0000000006074e40_0 .var/s "next_Y", 7 0;
v0000000006074ee0_0 .var "next_count", 1 0;
v00000000060d9b00_0 .var "next_state", 0 0;
v00000000060d9380_0 .var "next_temp", 1 0;
v00000000060d9560_0 .var "next_valid", 0 0;
v00000000060d9ec0_0 .var "pres_state", 0 0;
v00000000060d94c0_0 .net "rst", 0 0, v00000000060d96a0_0;  1 drivers
v00000000060d9880_0 .net "start", 0 0, v00000000060d9f60_0;  1 drivers
v00000000060d9ba0_0 .var "temp", 1 0;
v00000000060d9c40_0 .var "valid", 0 0;
E_0000000006086070/0 .event anyedge, v00000000060d9ec0_0, v00000000060d9880_0, v00000000049cbd40_0, v00000000060d9ba0_0;
E_0000000006086070/1 .event anyedge, v00000000060681b0_0, v00000000049c7000_0, v0000000006074da0_0, v0000000006074c60_0;
E_0000000006086070 .event/or E_0000000006086070/0, E_0000000006086070/1;
E_00000000060865b0/0 .event negedge, v00000000060d94c0_0;
E_00000000060865b0/1 .event posedge, v0000000006074d00_0;
E_00000000060865b0 .event/or E_00000000060865b0/0, E_00000000060865b0/1;
    .scope S_0000000006074ad0;
T_0 ;
    %wait E_00000000060865b0;
    %load/vec4 v00000000060d94c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000060681b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000060d9c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000060d9ec0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000060d9ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000006074da0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000006074e40_0;
    %assign/vec4 v00000000060681b0_0, 0;
    %load/vec4 v00000000060d9560_0;
    %assign/vec4 v00000000060d9c40_0, 0;
    %load/vec4 v00000000060d9b00_0;
    %assign/vec4 v00000000060d9ec0_0, 0;
    %load/vec4 v00000000060d9380_0;
    %assign/vec4 v00000000060d9ba0_0, 0;
    %load/vec4 v0000000006074ee0_0;
    %assign/vec4 v0000000006074da0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000006074ad0;
T_1 ;
    %wait E_0000000006086070;
    %load/vec4 v00000000060d9ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000006074ee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000060d9560_0, 0, 1;
    %load/vec4 v00000000060d9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000060d9b00_0, 0, 1;
    %load/vec4 v00000000049cbd40_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000000060d9380_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000000049cbd40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000006074e40_0, 0, 8;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000000060d9ec0_0;
    %store/vec4 v00000000060d9b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000060d9380_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000006074e40_0, 0, 8;
T_1.4 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000000060d9ba0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %load/vec4 v00000000060681b0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v00000000060681b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000006074c60_0, 0, 8;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000000060681b0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v00000000049c7000_0;
    %sub;
    %load/vec4 v00000000060681b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000006074c60_0, 0, 8;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000000060681b0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v00000000049c7000_0;
    %add;
    %load/vec4 v00000000060681b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000006074c60_0, 0, 8;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000049cbd40_0;
    %load/vec4 v0000000006074da0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000000049cbd40_0;
    %load/vec4 v0000000006074da0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000060d9380_0, 0, 2;
    %load/vec4 v0000000006074da0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000000006074ee0_0, 0, 2;
    %load/vec4 v0000000006074c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0000000006074e40_0, 0, 8;
    %load/vec4 v0000000006074da0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v00000000060d9560_0, 0, 1;
    %load/vec4 v0000000006074da0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v00000000060d9ec0_0;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v00000000060d9b00_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000049cb7f0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000000060d9a60_0;
    %inv;
    %store/vec4 v00000000060d9a60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000049cb7f0;
T_3 ;
    %vpi_call/w 3 13 "$monitor", $time, " X=%d, Y=%d, valid=%d, Z=%d", v00000000060d9d80_0, v00000000060d9600_0, v00000000060d9060_0, v00000000060d9e20_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000049cb7f0;
T_4 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000000060d9d80_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v00000000060d9600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000060d9a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000060d96a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000060d9f60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000060d96a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000060d9f60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000060d9f60_0, 0, 1;
    %delay 10, 0;
T_4.0 ;
    %load/vec4 v00000000060d9060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_00000000060864f0;
    %jmp T_4.0;
T_4.1 ;
    %delay 10, 0;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v00000000060d9d80_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000000060d9600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000060d9f60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000060d9f60_0, 0, 1;
T_4.2 ;
    %load/vec4 v00000000060d9060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_00000000060864f0;
    %jmp T_4.2;
T_4.3 ;
    %delay 10, 0;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../sim/module_booth_tb.v";
    "../design/module_booth.v";
