process(clk,rst)
    begin
        if rst = '1' then
            sta <= sta_0;
        elsif clk'event and clk = '1' then
            case sta is
            <<statevhdl>>
            end case;

        end if;

end process;
process(sta)
    begin
        case  sta is
            <<eventvhdl>>

        end case;
	end process;