vsim -c -do "run -all; quit" testbench
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" testbench 
# Start time: 09:48:00 on Mar 24,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.clkgenerator
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clkgenerator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/clkgenerator_inst File: clkgenerator.v
# Error loading design
# End time: 09:48:01 on Mar 24,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
