// Seed: 3550734335
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_9 :
  assert property (@(posedge id_8) id_2 - 1)
  else $display(1, id_8);
  initial begin
    if (1) begin
      if (id_6) id_7 <= 1;
      else id_6 = 1'b0 == 1;
    end else deassign id_9;
  end
  wire id_10;
  wire id_11;
  assign id_9 = id_9;
  wire id_12;
  integer id_13;
  wire id_14;
  module_0();
  wire id_15;
  assign id_12 = (id_11);
endmodule
