// Seed: 2211564759
module module_0 #(
    parameter id_1  = 32'd79,
    parameter id_13 = 32'd41
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  wire [id_1 : id_1] id_11, id_12[-1 'b0 : -1], _id_13, id_14;
  wire [1 : 1] id_15;
  wire id_16[(  id_13  ) : -1], id_17, id_18;
  logic id_19;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_1 = 32'd63,
    parameter id_3 = 32'd26
) (
    input wor void _id_0,
    input wire _id_1
);
  logic [7:0][id_0 : 1 'b0] _id_3;
  ;
  logic [7:0][-1  ==  id_3 : 1 'h0] id_4;
  assign id_3 = id_3;
  initial id_4[1 : id_1] <= 1'b0;
  logic [id_0 : 1] id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
