#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000010f4090 .scope module, "eight_bit_adder_top" "eight_bit_adder_top" 2 2;
 .timescale 0 0;
v00000000011513a0_0 .var "A", 7 0;
v00000000011525c0_0 .var "B", 7 0;
v00000000011519e0_0 .net "Carry", 0 0, L_0000000001154fa0;  1 drivers
v00000000011516c0_0 .var "Cin", 0 0;
v0000000001152660_0 .net "Sum", 7 0, L_00000000011559a0;  1 drivers
E_00000000010f6e50/0 .event edge, v0000000001151a80_0, v0000000001150c20_0, v00000000010f1fe0_0, v0000000001150fe0_0;
E_00000000010f6e50/1 .event edge, v0000000001151940_0;
E_00000000010f6e50 .event/or E_00000000010f6e50/0, E_00000000010f6e50/1;
S_00000000010f4220 .scope module, "ADDER" "eight_bit_adder" 2 11, 3 27 0, S_00000000010f4090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v00000000011511c0_0 .net "carry_in", 0 0, v00000000011516c0_0;  1 drivers
v0000000001151a80_0 .net "carry_out", 0 0, L_0000000001154fa0;  alias, 1 drivers
v0000000001152480_0 .net "intermediate_carry", 7 0, L_00000000011557c0;  1 drivers
v0000000001150c20_0 .net "sum", 7 0, L_00000000011559a0;  alias, 1 drivers
v0000000001151940_0 .net "x", 7 0, v00000000011513a0_0;  1 drivers
v0000000001150fe0_0 .net "y", 7 0, v00000000011525c0_0;  1 drivers
L_0000000001151120 .part v00000000011513a0_0, 0, 1;
L_0000000001152700 .part v00000000011525c0_0, 0, 1;
L_00000000011509a0 .part v00000000011513a0_0, 1, 1;
L_0000000001150a40 .part v00000000011525c0_0, 1, 1;
L_0000000001151b20 .part L_00000000011557c0, 0, 1;
L_0000000001151300 .part v00000000011513a0_0, 2, 1;
L_0000000001151bc0 .part v00000000011525c0_0, 2, 1;
L_0000000001151440 .part L_00000000011557c0, 1, 1;
L_0000000001151760 .part v00000000011513a0_0, 3, 1;
L_00000000011518a0 .part v00000000011525c0_0, 3, 1;
L_0000000001151d00 .part L_00000000011557c0, 2, 1;
L_0000000001154000 .part v00000000011513a0_0, 4, 1;
L_0000000001154460 .part v00000000011525c0_0, 4, 1;
L_0000000001153ec0 .part L_00000000011557c0, 3, 1;
L_0000000001154960 .part v00000000011513a0_0, 5, 1;
L_00000000011554a0 .part v00000000011525c0_0, 5, 1;
L_00000000011552c0 .part L_00000000011557c0, 4, 1;
L_0000000001154e60 .part v00000000011513a0_0, 6, 1;
L_00000000011540a0 .part v00000000011525c0_0, 6, 1;
L_0000000001154aa0 .part L_00000000011557c0, 5, 1;
L_0000000001154f00 .part v00000000011513a0_0, 7, 1;
L_0000000001153f60 .part v00000000011525c0_0, 7, 1;
L_00000000011555e0 .part L_00000000011557c0, 6, 1;
LS_00000000011559a0_0_0 .concat8 [ 1 1 1 1], L_00000000010efb70, L_00000000010ef1d0, L_00000000010eed00, L_00000000010ef240;
LS_00000000011559a0_0_4 .concat8 [ 1 1 1 1], L_00000000011534b0, L_0000000001153280, L_0000000001153750, L_00000000011530c0;
L_00000000011559a0 .concat8 [ 4 4 0 0], LS_00000000011559a0_0_0, LS_00000000011559a0_0_4;
LS_00000000011557c0_0_0 .concat8 [ 1 1 1 1], L_00000000010efa20, L_00000000010ef710, L_00000000010ef160, L_00000000011533d0;
LS_00000000011557c0_0_4 .concat8 [ 1 1 1 1], L_00000000011537c0, L_00000000011536e0, L_0000000001153910, L_0000000001152f00;
L_00000000011557c0 .concat8 [ 4 4 0 0], LS_00000000011557c0_0_0, LS_00000000011557c0_0_4;
L_0000000001154fa0 .part L_00000000011557c0, 7, 1;
S_00000000010e05a0 .scope module, "FA0" "one_bit_full_adder" 3 50, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010eefa0 .functor XOR 1, L_0000000001151120, L_0000000001152700, C4<0>, C4<0>;
L_00000000010efb70 .functor XOR 1, L_00000000010eefa0, v00000000011516c0_0, C4<0>, C4<0>;
L_00000000010ef400 .functor AND 1, L_0000000001151120, L_0000000001152700, C4<1>, C4<1>;
L_00000000010ef4e0 .functor AND 1, L_0000000001152700, v00000000011516c0_0, C4<1>, C4<1>;
L_00000000010ef8d0 .functor OR 1, L_00000000010ef400, L_00000000010ef4e0, C4<0>, C4<0>;
L_00000000010eec90 .functor AND 1, L_0000000001151120, v00000000011516c0_0, C4<1>, C4<1>;
L_00000000010efa20 .functor OR 1, L_00000000010ef8d0, L_00000000010eec90, C4<0>, C4<0>;
v00000000010f2440_0 .net *"_ivl_0", 0 0, L_00000000010eefa0;  1 drivers
v00000000010f3020_0 .net *"_ivl_10", 0 0, L_00000000010eec90;  1 drivers
v00000000010f3340_0 .net *"_ivl_4", 0 0, L_00000000010ef400;  1 drivers
v00000000010f2940_0 .net *"_ivl_6", 0 0, L_00000000010ef4e0;  1 drivers
v00000000010f33e0_0 .net *"_ivl_8", 0 0, L_00000000010ef8d0;  1 drivers
v00000000010f1d60_0 .net "a", 0 0, L_0000000001151120;  1 drivers
v00000000010f3200_0 .net "b", 0 0, L_0000000001152700;  1 drivers
v00000000010f1fe0_0 .net "cin", 0 0, v00000000011516c0_0;  alias, 1 drivers
v00000000010f2d00_0 .net "cout", 0 0, L_00000000010efa20;  1 drivers
v00000000010f3660_0 .net "sum", 0 0, L_00000000010efb70;  1 drivers
S_00000000010e0730 .scope module, "FA1" "one_bit_full_adder" 3 51, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010ef780 .functor XOR 1, L_00000000011509a0, L_0000000001150a40, C4<0>, C4<0>;
L_00000000010ef1d0 .functor XOR 1, L_00000000010ef780, L_0000000001151b20, C4<0>, C4<0>;
L_00000000010efa90 .functor AND 1, L_00000000011509a0, L_0000000001150a40, C4<1>, C4<1>;
L_00000000010eef30 .functor AND 1, L_0000000001150a40, L_0000000001151b20, C4<1>, C4<1>;
L_00000000010ef550 .functor OR 1, L_00000000010efa90, L_00000000010eef30, C4<0>, C4<0>;
L_00000000010ef940 .functor AND 1, L_00000000011509a0, L_0000000001151b20, C4<1>, C4<1>;
L_00000000010ef710 .functor OR 1, L_00000000010ef550, L_00000000010ef940, C4<0>, C4<0>;
v00000000010f3520_0 .net *"_ivl_0", 0 0, L_00000000010ef780;  1 drivers
v00000000010f2800_0 .net *"_ivl_10", 0 0, L_00000000010ef940;  1 drivers
v00000000010f2f80_0 .net *"_ivl_4", 0 0, L_00000000010efa90;  1 drivers
v00000000010f3160_0 .net *"_ivl_6", 0 0, L_00000000010eef30;  1 drivers
v00000000010f2080_0 .net *"_ivl_8", 0 0, L_00000000010ef550;  1 drivers
v00000000010f2120_0 .net "a", 0 0, L_00000000011509a0;  1 drivers
v00000000010f35c0_0 .net "b", 0 0, L_0000000001150a40;  1 drivers
v00000000010f26c0_0 .net "cin", 0 0, L_0000000001151b20;  1 drivers
v00000000010f3700_0 .net "cout", 0 0, L_00000000010ef710;  1 drivers
v00000000010f21c0_0 .net "sum", 0 0, L_00000000010ef1d0;  1 drivers
S_00000000010e08c0 .scope module, "FA2" "one_bit_full_adder" 3 52, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010eee50 .functor XOR 1, L_0000000001151300, L_0000000001151bc0, C4<0>, C4<0>;
L_00000000010eed00 .functor XOR 1, L_00000000010eee50, L_0000000001151440, C4<0>, C4<0>;
L_00000000010eed70 .functor AND 1, L_0000000001151300, L_0000000001151bc0, C4<1>, C4<1>;
L_00000000010ef5c0 .functor AND 1, L_0000000001151bc0, L_0000000001151440, C4<1>, C4<1>;
L_00000000010ef630 .functor OR 1, L_00000000010eed70, L_00000000010ef5c0, C4<0>, C4<0>;
L_00000000010ef0f0 .functor AND 1, L_0000000001151300, L_0000000001151440, C4<1>, C4<1>;
L_00000000010ef160 .functor OR 1, L_00000000010ef630, L_00000000010ef0f0, C4<0>, C4<0>;
v00000000010f1e00_0 .net *"_ivl_0", 0 0, L_00000000010eee50;  1 drivers
v00000000010f38e0_0 .net *"_ivl_10", 0 0, L_00000000010ef0f0;  1 drivers
v00000000010f2580_0 .net *"_ivl_4", 0 0, L_00000000010eed70;  1 drivers
v00000000010f2da0_0 .net *"_ivl_6", 0 0, L_00000000010ef5c0;  1 drivers
v00000000010f28a0_0 .net *"_ivl_8", 0 0, L_00000000010ef630;  1 drivers
v00000000010f30c0_0 .net "a", 0 0, L_0000000001151300;  1 drivers
v00000000010f2e40_0 .net "b", 0 0, L_0000000001151bc0;  1 drivers
v00000000010f2a80_0 .net "cin", 0 0, L_0000000001151440;  1 drivers
v00000000010f2300_0 .net "cout", 0 0, L_00000000010ef160;  1 drivers
v00000000010f2bc0_0 .net "sum", 0 0, L_00000000010eed00;  1 drivers
S_00000000010a2a90 .scope module, "FA3" "one_bit_full_adder" 3 53, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010ef010 .functor XOR 1, L_0000000001151760, L_00000000011518a0, C4<0>, C4<0>;
L_00000000010ef240 .functor XOR 1, L_00000000010ef010, L_0000000001151d00, C4<0>, C4<0>;
L_00000000010ef6a0 .functor AND 1, L_0000000001151760, L_00000000011518a0, C4<1>, C4<1>;
L_00000000010ef080 .functor AND 1, L_00000000011518a0, L_0000000001151d00, C4<1>, C4<1>;
L_00000000010ef2b0 .functor OR 1, L_00000000010ef6a0, L_00000000010ef080, C4<0>, C4<0>;
L_0000000001153440 .functor AND 1, L_0000000001151760, L_0000000001151d00, C4<1>, C4<1>;
L_00000000011533d0 .functor OR 1, L_00000000010ef2b0, L_0000000001153440, C4<0>, C4<0>;
v00000000010f3980_0 .net *"_ivl_0", 0 0, L_00000000010ef010;  1 drivers
v00000000010f32a0_0 .net *"_ivl_10", 0 0, L_0000000001153440;  1 drivers
v00000000010f3a20_0 .net *"_ivl_4", 0 0, L_00000000010ef6a0;  1 drivers
v00000000010f24e0_0 .net *"_ivl_6", 0 0, L_00000000010ef080;  1 drivers
v00000000010f3ac0_0 .net *"_ivl_8", 0 0, L_00000000010ef2b0;  1 drivers
v00000000010f3b60_0 .net "a", 0 0, L_0000000001151760;  1 drivers
v00000000010f2620_0 .net "b", 0 0, L_00000000011518a0;  1 drivers
v00000000010f1ea0_0 .net "cin", 0 0, L_0000000001151d00;  1 drivers
v00000000010f1f40_0 .net "cout", 0 0, L_00000000011533d0;  1 drivers
v00000000010f2b20_0 .net "sum", 0 0, L_00000000010ef240;  1 drivers
S_00000000010a2c20 .scope module, "FA4" "one_bit_full_adder" 3 54, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001153590 .functor XOR 1, L_0000000001154000, L_0000000001154460, C4<0>, C4<0>;
L_00000000011534b0 .functor XOR 1, L_0000000001153590, L_0000000001153ec0, C4<0>, C4<0>;
L_0000000001153bb0 .functor AND 1, L_0000000001154000, L_0000000001154460, C4<1>, C4<1>;
L_00000000011539f0 .functor AND 1, L_0000000001154460, L_0000000001153ec0, C4<1>, C4<1>;
L_0000000001152db0 .functor OR 1, L_0000000001153bb0, L_00000000011539f0, C4<0>, C4<0>;
L_0000000001152cd0 .functor AND 1, L_0000000001154000, L_0000000001153ec0, C4<1>, C4<1>;
L_00000000011537c0 .functor OR 1, L_0000000001152db0, L_0000000001152cd0, C4<0>, C4<0>;
v00000000010e4780_0 .net *"_ivl_0", 0 0, L_0000000001153590;  1 drivers
v00000000010e5d60_0 .net *"_ivl_10", 0 0, L_0000000001152cd0;  1 drivers
v00000000010e4960_0 .net *"_ivl_4", 0 0, L_0000000001153bb0;  1 drivers
v00000000010e4b40_0 .net *"_ivl_6", 0 0, L_00000000011539f0;  1 drivers
v00000000010e4be0_0 .net *"_ivl_8", 0 0, L_0000000001152db0;  1 drivers
v00000000010e52c0_0 .net "a", 0 0, L_0000000001154000;  1 drivers
v00000000010e54a0_0 .net "b", 0 0, L_0000000001154460;  1 drivers
v00000000010e5540_0 .net "cin", 0 0, L_0000000001153ec0;  1 drivers
v00000000010d2010_0 .net "cout", 0 0, L_00000000011537c0;  1 drivers
v00000000010d1d90_0 .net "sum", 0 0, L_00000000011534b0;  1 drivers
S_00000000010a2db0 .scope module, "FA5" "one_bit_full_adder" 3 55, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001153360 .functor XOR 1, L_0000000001154960, L_00000000011554a0, C4<0>, C4<0>;
L_0000000001153280 .functor XOR 1, L_0000000001153360, L_00000000011552c0, C4<0>, C4<0>;
L_0000000001153600 .functor AND 1, L_0000000001154960, L_00000000011554a0, C4<1>, C4<1>;
L_0000000001152d40 .functor AND 1, L_00000000011554a0, L_00000000011552c0, C4<1>, C4<1>;
L_0000000001152e20 .functor OR 1, L_0000000001153600, L_0000000001152d40, C4<0>, C4<0>;
L_0000000001153670 .functor AND 1, L_0000000001154960, L_00000000011552c0, C4<1>, C4<1>;
L_00000000011536e0 .functor OR 1, L_0000000001152e20, L_0000000001153670, C4<0>, C4<0>;
v00000000010d2290_0 .net *"_ivl_0", 0 0, L_0000000001153360;  1 drivers
v00000000010d2330_0 .net *"_ivl_10", 0 0, L_0000000001153670;  1 drivers
v0000000001150d60_0 .net *"_ivl_4", 0 0, L_0000000001153600;  1 drivers
v0000000001151ee0_0 .net *"_ivl_6", 0 0, L_0000000001152d40;  1 drivers
v00000000011514e0_0 .net *"_ivl_8", 0 0, L_0000000001152e20;  1 drivers
v0000000001151620_0 .net "a", 0 0, L_0000000001154960;  1 drivers
v0000000001151580_0 .net "b", 0 0, L_00000000011554a0;  1 drivers
v0000000001151260_0 .net "cin", 0 0, L_00000000011552c0;  1 drivers
v0000000001151800_0 .net "cout", 0 0, L_00000000011536e0;  1 drivers
v00000000011527a0_0 .net "sum", 0 0, L_0000000001153280;  1 drivers
S_0000000001152960 .scope module, "FA6" "one_bit_full_adder" 3 56, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001153050 .functor XOR 1, L_0000000001154e60, L_00000000011540a0, C4<0>, C4<0>;
L_0000000001153750 .functor XOR 1, L_0000000001153050, L_0000000001154aa0, C4<0>, C4<0>;
L_00000000011538a0 .functor AND 1, L_0000000001154e60, L_00000000011540a0, C4<1>, C4<1>;
L_0000000001153830 .functor AND 1, L_00000000011540a0, L_0000000001154aa0, C4<1>, C4<1>;
L_0000000001153a60 .functor OR 1, L_00000000011538a0, L_0000000001153830, C4<0>, C4<0>;
L_0000000001153520 .functor AND 1, L_0000000001154e60, L_0000000001154aa0, C4<1>, C4<1>;
L_0000000001153910 .functor OR 1, L_0000000001153a60, L_0000000001153520, C4<0>, C4<0>;
v00000000011520c0_0 .net *"_ivl_0", 0 0, L_0000000001153050;  1 drivers
v0000000001150b80_0 .net *"_ivl_10", 0 0, L_0000000001153520;  1 drivers
v0000000001151080_0 .net *"_ivl_4", 0 0, L_00000000011538a0;  1 drivers
v0000000001150ae0_0 .net *"_ivl_6", 0 0, L_0000000001153830;  1 drivers
v0000000001150cc0_0 .net *"_ivl_8", 0 0, L_0000000001153a60;  1 drivers
v0000000001152520_0 .net "a", 0 0, L_0000000001154e60;  1 drivers
v0000000001152020_0 .net "b", 0 0, L_00000000011540a0;  1 drivers
v00000000011522a0_0 .net "cin", 0 0, L_0000000001154aa0;  1 drivers
v0000000001150e00_0 .net "cout", 0 0, L_0000000001153910;  1 drivers
v0000000001151f80_0 .net "sum", 0 0, L_0000000001153750;  1 drivers
S_0000000001152af0 .scope module, "FA7" "one_bit_full_adder" 3 57, 4 1 0, S_00000000010f4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001152e90 .functor XOR 1, L_0000000001154f00, L_0000000001153f60, C4<0>, C4<0>;
L_00000000011530c0 .functor XOR 1, L_0000000001152e90, L_00000000011555e0, C4<0>, C4<0>;
L_0000000001153980 .functor AND 1, L_0000000001154f00, L_0000000001153f60, C4<1>, C4<1>;
L_0000000001153ad0 .functor AND 1, L_0000000001153f60, L_00000000011555e0, C4<1>, C4<1>;
L_00000000011531a0 .functor OR 1, L_0000000001153980, L_0000000001153ad0, C4<0>, C4<0>;
L_0000000001153b40 .functor AND 1, L_0000000001154f00, L_00000000011555e0, C4<1>, C4<1>;
L_0000000001152f00 .functor OR 1, L_00000000011531a0, L_0000000001153b40, C4<0>, C4<0>;
v0000000001151e40_0 .net *"_ivl_0", 0 0, L_0000000001152e90;  1 drivers
v0000000001150ea0_0 .net *"_ivl_10", 0 0, L_0000000001153b40;  1 drivers
v0000000001152160_0 .net *"_ivl_4", 0 0, L_0000000001153980;  1 drivers
v0000000001151da0_0 .net *"_ivl_6", 0 0, L_0000000001153ad0;  1 drivers
v0000000001150f40_0 .net *"_ivl_8", 0 0, L_00000000011531a0;  1 drivers
v0000000001152200_0 .net "a", 0 0, L_0000000001154f00;  1 drivers
v0000000001152340_0 .net "b", 0 0, L_0000000001153f60;  1 drivers
v00000000011523e0_0 .net "cin", 0 0, L_00000000011555e0;  1 drivers
v0000000001152840_0 .net "cout", 0 0, L_0000000001152f00;  1 drivers
v0000000001151c60_0 .net "sum", 0 0, L_00000000011530c0;  1 drivers
    .scope S_00000000010f4090;
T_0 ;
    %wait E_00000000010f6e50;
    %vpi_call 2 13 "$display", "time:%d : input A: %d  input B: %d cin: %b sum: %d, Carry = %b", $time, v00000000011513a0_0, v00000000011525c0_0, v00000000011516c0_0, v0000000001152660_0, v00000000011519e0_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000010f4090;
T_1 ;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "\012" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 24 "$display", "\012" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 27 "$display", "\012" {0 0 0};
    %pushi/vec4 233, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 30 "$display", "\012" {0 0 0};
    %pushi/vec4 99, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 123, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "\012" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 76, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "\012" {0 0 0};
    %pushi/vec4 34, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 39 "$display", "\012" {0 0 0};
    %pushi/vec4 245, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 42 "$display", "\012" {0 0 0};
    %pushi/vec4 23, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "\012" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000000011513a0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000000011525c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011516c0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A1Q1_eight_bit_adder_top.v";
    "A1Q1_eight_bit_adder.v";
    "A1Q1_one_bit_full_adder.v";
