Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Dec 17 21:40:52 2021
| Host         : tennin running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -file /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/post_route_timing_summary.rpt
| Design       : myproject
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 34 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.361      -99.123                     47                  748        0.206        0.000                      0                  605        4.500        0.000                       0                   238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.897        0.000                      0                  605        0.206        0.000                      0                  605        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   6.782        0.000                      0                  166                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clock                                    -2.361      -99.123                     47                   48                                                                        
**default**       input port clock                          2.181        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 4.165ns (64.279%)  route 2.315ns (35.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 14.543 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.872     5.115    _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/CLK
    DSP48_X4Y24          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     9.124 r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/P[25]
                         net (fo=1, routed)           1.017    10.142    _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/P[15]
    SLICE_X102Y61        LUT3 (Prop_lut3_I0_O)        0.156    10.298 r  _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/multiple_elements.memory_reg_i_7/O
                         net (fo=17, routed)          1.297    11.595    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/DIADI[15]
    RAMB36_X5Y13         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.641    14.543    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/CLK
    RAMB36_X5Y13         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/CLKARDCLK
                         clock pessimism              0.457    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.472    14.492    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  2.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 _myproject_i0/Datapath_i/reg_11/reg_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/reg_15/reg_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.743%)  route 0.369ns (69.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.643     1.509    _myproject_i0/Datapath_i/reg_11/CLK
    SLICE_X112Y48        FDRE                                         r  _myproject_i0/Datapath_i/reg_11/reg_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  _myproject_i0/Datapath_i/reg_11/reg_out1_reg[3]/Q
                         net (fo=4, routed)           0.369     2.043    _myproject_i0/Datapath_i/reg_15/Q[3]
    SLICE_X106Y63        FDRE                                         r  _myproject_i0/Datapath_i/reg_15/reg_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.900     2.015    _myproject_i0/Datapath_i/reg_15/CLK
    SLICE_X106Y63        FDRE                                         r  _myproject_i0/Datapath_i/reg_15/reg_out1_reg[7]/C
                         clock pessimism             -0.248     1.767    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.070     1.837    _myproject_i0/Datapath_i/reg_15/reg_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X113Y90  _myproject_i0/done_delayed_REG/reg_out1_reg_replica_2/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X110Y65  _myproject_i0/Controller_i/_present_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.782ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 dense_1_input_q0[5]
                            (input port)
  Destination:            _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.333ns  (logic 0.917ns (12.502%)  route 6.416ns (87.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  dense_1_input_q0[5] (IN)
                         net (fo=0)                   0.000     0.000    dense_1_input_q0[5]
    U5                   IBUF (Prop_ibuf_I_O)         0.917     0.917 r  dense_1_input_q0_IBUF[5]_inst/O
                         net (fo=4, routed)           6.416     7.333    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/_dense_1_input_q0[5]
    DSP48_X4Y27          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/B[5]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    K19                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.688    14.590    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/CLK
    DSP48_X4Y27          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/CLK
                         clock pessimism              0.000    14.590    
                         clock uncertainty           -0.025    14.565    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.115    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  6.782    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :           47  Failing Endpoints,  Worst Slack       -2.361ns,  Total Violation      -99.123ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.361ns  (required time - arrival time)
  Source:                 _myproject_i0/Controller_i/_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer2_out_ce1
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.260ns  (logic 3.314ns (45.647%)  route 3.946ns (54.353%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.857     5.101    _myproject_i0/Controller_i/CLK
    SLICE_X111Y66        FDRE                                         r  _myproject_i0/Controller_i/_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.456     5.557 f  _myproject_i0/Controller_i/_present_state_reg[0]/Q
                         net (fo=17, routed)          1.319     6.875    _myproject_i0/Controller_i/_present_state[0]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.124     6.999 r  _myproject_i0/Controller_i/reg_out1_i_1_rewire_comp/O
                         net (fo=1, routed)           0.803     7.803    _myproject_i0/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0_repN_alias
    SLICE_X112Y89        LUT6 (Prop_lut6_I3_O)        0.124     7.927 r  _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp_1/O
                         net (fo=4, routed)           1.824     9.751    layer2_out_we1_OBUF
    L16                  OBUF (Prop_obuf_I_O)         2.610    12.361 r  layer2_out_ce1_OBUF_inst/O
                         net (fo=0)                   0.000    12.361    layer2_out_ce1
    L16                                                               r  layer2_out_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                 -2.361    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            const_size_out_1_vld
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.819ns  (logic 3.704ns (47.370%)  route 4.115ns (52.630%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  start_port_IBUF_inst/O
                         net (fo=2, routed)           2.191     3.152    _myproject_i0/Controller_i/start_port_IBUF
    SLICE_X113Y76        LUT6 (Prop_lut6_I2_O)        0.124     3.276 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_1/O
                         net (fo=37, routed)          1.924     5.201    const_size_out_1_vld_OBUF
    M15                  OBUF (Prop_obuf_I_O)         2.619     7.819 r  const_size_out_1_vld_OBUF_inst/O
                         net (fo=0)                   0.000     7.819    const_size_out_1_vld
    M15                                                               r  const_size_out_1_vld (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  2.181    





