--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 977 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.508ns.
--------------------------------------------------------------------------------

Paths for end point count_21 (SLICE_X21Y32.D3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.DQ      Tcko                  0.391   count<10>
                                                       count_10
    SLICE_X22Y29.D1      net (fanout=2)        0.866   count<10>
    SLICE_X22Y29.D       Tilo                  0.203   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X23Y30.C1      net (fanout=3)        0.591   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y32.D3      net (fanout=12)       0.817   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y32.CLK     Tas                   0.322   count<21>
                                                       count_21_rstpot
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.175ns logic, 2.274ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_15 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_15 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.BQ      Tcko                  0.391   count<17>
                                                       count_15
    SLICE_X22Y29.D2      net (fanout=2)        0.844   count<15>
    SLICE_X22Y29.D       Tilo                  0.203   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X23Y30.C1      net (fanout=3)        0.591   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y32.D3      net (fanout=12)       0.817   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y32.CLK     Tas                   0.322   count<21>
                                                       count_21_rstpot
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.175ns logic, 2.252ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.AQ      Tcko                  0.391   count<17>
                                                       count_14
    SLICE_X24Y30.A1      net (fanout=2)        0.886   count<14>
    SLICE_X24Y30.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_1_o<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X23Y30.C4      net (fanout=3)        0.495   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y32.D3      net (fanout=12)       0.817   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y32.CLK     Tas                   0.322   count<21>
                                                       count_21_rstpot
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.177ns logic, 2.198ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point count_20 (SLICE_X21Y32.C4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.DQ      Tcko                  0.391   count<10>
                                                       count_10
    SLICE_X22Y29.D1      net (fanout=2)        0.866   count<10>
    SLICE_X22Y29.D       Tilo                  0.203   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X23Y30.C1      net (fanout=3)        0.591   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y32.C4      net (fanout=12)       0.796   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y32.CLK     Tas                   0.322   count<21>
                                                       count_20_rstpot
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.175ns logic, 2.253ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_15 (FF)
  Destination:          count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_15 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.BQ      Tcko                  0.391   count<17>
                                                       count_15
    SLICE_X22Y29.D2      net (fanout=2)        0.844   count<15>
    SLICE_X22Y29.D       Tilo                  0.203   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X23Y30.C1      net (fanout=3)        0.591   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y32.C4      net (fanout=12)       0.796   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y32.CLK     Tas                   0.322   count<21>
                                                       count_20_rstpot
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.175ns logic, 2.231ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.AQ      Tcko                  0.391   count<17>
                                                       count_14
    SLICE_X24Y30.A1      net (fanout=2)        0.886   count<14>
    SLICE_X24Y30.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_1_o<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X23Y30.C4      net (fanout=3)        0.495   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y32.C4      net (fanout=12)       0.796   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y32.CLK     Tas                   0.322   count<21>
                                                       count_20_rstpot
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.177ns logic, 2.177ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point count_22 (SLICE_X21Y33.A4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.DQ      Tcko                  0.391   count<10>
                                                       count_10
    SLICE_X22Y29.D1      net (fanout=2)        0.866   count<10>
    SLICE_X22Y29.D       Tilo                  0.203   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X23Y30.C1      net (fanout=3)        0.591   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y33.A4      net (fanout=12)       0.769   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y33.CLK     Tas                   0.322   count<24>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.175ns logic, 2.226ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_15 (FF)
  Destination:          count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_15 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.BQ      Tcko                  0.391   count<17>
                                                       count_15
    SLICE_X22Y29.D2      net (fanout=2)        0.844   count<15>
    SLICE_X22Y29.D       Tilo                  0.203   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X23Y30.C1      net (fanout=3)        0.591   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y33.A4      net (fanout=12)       0.769   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y33.CLK     Tas                   0.322   count<24>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (1.175ns logic, 2.204ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.AQ      Tcko                  0.391   count<17>
                                                       count_14
    SLICE_X24Y30.A1      net (fanout=2)        0.886   count<14>
    SLICE_X24Y30.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_1_o<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X23Y30.C4      net (fanout=3)        0.495   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X23Y30.C       Tilo                  0.259   count<13>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X21Y33.A4      net (fanout=12)       0.769   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X21Y33.CLK     Tas                   0.322   count<24>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.177ns logic, 2.150ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk4Hz (SLICE_X22Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk4Hz (FF)
  Destination:          clk4Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk4Hz to clk4Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.234   clk4Hz
                                                       clk4Hz
    SLICE_X22Y29.A6      net (fanout=4)        0.033   clk4Hz
    SLICE_X22Y29.CLK     Tah         (-Th)    -0.197   clk4Hz
                                                       clk4Hz_rstpot
                                                       clk4Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.431ns logic, 0.033ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X22Y30.A5), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_16 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.088 - 0.080)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_16 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.CQ      Tcko                  0.198   count<17>
                                                       count_16
    SLICE_X22Y30.B6      net (fanout=4)        0.230   count<16>
    SLICE_X22Y30.B       Tilo                  0.156   count<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X22Y30.A5      net (fanout=13)       0.098   GND_5_o_GND_5_o_equal_1_o
    SLICE_X22Y30.CLK     Tah         (-Th)    -0.197   count<2>
                                                       count_0_rstpot
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.551ns logic, 0.328ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_13 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_13 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.DQ      Tcko                  0.198   count<13>
                                                       count_13
    SLICE_X24Y30.A6      net (fanout=2)        0.132   count<13>
    SLICE_X24Y30.A       Tilo                  0.142   GND_5_o_GND_5_o_equal_1_o<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X22Y30.B5      net (fanout=3)        0.172   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X22Y30.B       Tilo                  0.156   count<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X22Y30.A5      net (fanout=13)       0.098   GND_5_o_GND_5_o_equal_1_o
    SLICE_X22Y30.CLK     Tah         (-Th)    -0.197   count<2>
                                                       count_0_rstpot
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.693ns logic, 0.402ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.CQ      Tcko                  0.234   count<2>
                                                       count_1
    SLICE_X22Y29.C6      net (fanout=2)        0.122   count<1>
    SLICE_X22Y29.C       Tilo                  0.156   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X22Y30.B4      net (fanout=3)        0.213   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X22Y30.B       Tilo                  0.156   count<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X22Y30.A5      net (fanout=13)       0.098   GND_5_o_GND_5_o_equal_1_o
    SLICE_X22Y30.CLK     Tah         (-Th)    -0.197   count<2>
                                                       count_0_rstpot
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.743ns logic, 0.433ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point count_12 (SLICE_X23Y30.B5), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_16 (FF)
  Destination:          count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.088 - 0.080)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_16 to count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.CQ      Tcko                  0.198   count<17>
                                                       count_16
    SLICE_X22Y30.B6      net (fanout=4)        0.230   count<16>
    SLICE_X22Y30.B       Tilo                  0.156   count<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X23Y30.B5      net (fanout=13)       0.096   GND_5_o_GND_5_o_equal_1_o
    SLICE_X23Y30.CLK     Tah         (-Th)    -0.215   count<13>
                                                       count_12_rstpot
                                                       count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.569ns logic, 0.326ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_13 (FF)
  Destination:          count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_13 to count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.DQ      Tcko                  0.198   count<13>
                                                       count_13
    SLICE_X24Y30.A6      net (fanout=2)        0.132   count<13>
    SLICE_X24Y30.A       Tilo                  0.142   GND_5_o_GND_5_o_equal_1_o<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X22Y30.B5      net (fanout=3)        0.172   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X22Y30.B       Tilo                  0.156   count<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X23Y30.B5      net (fanout=13)       0.096   GND_5_o_GND_5_o_equal_1_o
    SLICE_X23Y30.CLK     Tah         (-Th)    -0.215   count<13>
                                                       count_12_rstpot
                                                       count_12
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.711ns logic, 0.400ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.CQ      Tcko                  0.234   count<2>
                                                       count_1
    SLICE_X22Y29.C6      net (fanout=2)        0.122   count<1>
    SLICE_X22Y29.C       Tilo                  0.156   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X22Y30.B4      net (fanout=3)        0.213   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X22Y30.B       Tilo                  0.156   count<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X23Y30.B5      net (fanout=13)       0.096   GND_5_o_GND_5_o_equal_1_o
    SLICE_X23Y30.CLK     Tah         (-Th)    -0.215   count<13>
                                                       count_12_rstpot
                                                       count_12
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.761ns logic, 0.431ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clk4Hz/CLK
  Logical resource: clk4Hz/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: count<2>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.508|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 977 paths, 0 nets, and 134 connections

Design statistics:
   Minimum period:   3.508ns{1}   (Maximum frequency: 285.063MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 17:55:45 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



