##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyILO
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 63.45 MHz   | Target: 2.40 MHz   | 
Clock: CyBUS_CLK     | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO         | Frequency: 102.90 MHz  | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        416667           400905      N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         CyILO          1e+009           999990281   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_min1(0)_PAD  24225         Clock_1:R         
Pin_min2(0)_PAD  23946         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.45 MHz | Target: 2.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 400905p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  400905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 102.90 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : Net_498/main_1
Capture Clock  : Net_498/clock_0
Path slack     : 999990281p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        6209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17068
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_498/q       macrocell19   1250  12109  999990281  RISE       1
Net_498/main_1  macrocell19   4959  17068  999990281  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : Net_498/main_1
Capture Clock  : Net_498/clock_0
Path slack     : 999990281p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        6209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17068
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_498/q       macrocell19   1250  12109  999990281  RISE       1
Net_498/main_1  macrocell19   4959  17068  999990281  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 400905p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  400905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 400905p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  400905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 404083p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 416167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  400905  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell1      2921   6421  404083  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell1      3350   9771  404083  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12084  404083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 404204p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  404204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 404205p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  400905  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  404205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 406255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell2          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell2      1250   1250  403078  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3102   4352  406255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 406378p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell2          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell2      1250   1250  403078  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2979   4229  406378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_610/main_1
Capture Clock  : Net_610/clock_0
Path slack     : 406686p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  406686  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  406686  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  406686  RISE       1
Net_610/main_1                       macrocell8      2600   6470  406686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_610/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 406695p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  406686  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  406686  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  406686  RISE       1
\PWM:PWMUDB:prevCompare2\/main_0     macrocell4      2591   6461  406695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare2\/clock_0                          macrocell4          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM:PWMUDB:status_1\/main_1
Capture Clock  : \PWM:PWMUDB:status_1\/clock_0
Path slack     : 406695p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  406686  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  406686  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  406686  RISE       1
\PWM:PWMUDB:status_1\/main_1         macrocell6      2591   6461  406695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell6          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_41/main_1
Capture Clock  : Net_41/clock_0
Path slack     : 406806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  406806  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  406806  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  406806  RISE       1
Net_41/main_1                        macrocell7      2601   6351  406806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 406815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  406806  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  406806  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  406806  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell3      2592   6342  406815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 406815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  406806  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  406806  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  406806  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell5      2592   6342  406815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_41/main_0
Capture Clock  : Net_41/clock_0
Path slack     : 408815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell2          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell2    1250   1250  403078  RISE       1
Net_41/main_0                  macrocell7    3092   4342  408815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_610/main_0
Capture Clock  : Net_610/clock_0
Path slack     : 408815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell2          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell2    1250   1250  403078  RISE       1
Net_610/main_0                 macrocell8    3092   4342  408815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_610/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 409607p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  409607  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell2     2340   3550  409607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell2          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare2\/q
Path End       : \PWM:PWMUDB:status_1\/main_0
Capture Clock  : \PWM:PWMUDB:status_1\/clock_0
Path slack     : 409615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare2\/clock_0                          macrocell4          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare2\/q   macrocell4    1250   1250  409615  RISE       1
\PWM:PWMUDB:status_1\/main_0  macrocell6    2291   3541  409615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell6          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 409616p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell3          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell3    1250   1250  409616  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell5    2291   3541  409616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 412593p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 416167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell5          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell5     1250   1250  412593  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  412593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_1\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 412596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 416167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell6          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_1\/q               macrocell6     1250   1250  412596  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  412596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : Net_498/main_1
Capture Clock  : Net_498/clock_0
Path slack     : 999990281p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        6209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17068
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_498/q       macrocell19   1250  12109  999990281  RISE       1
Net_498/main_1  macrocell19   4959  17068  999990281  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : \FreqDiv_3:not_last_reset\/clk_en
Capture Clock  : \FreqDiv_3:not_last_reset\/clock_0
Path slack     : 999990614p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008762

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
Net_498/q                          macrocell19   1250  12109  999990281  RISE       1
\FreqDiv_3:not_last_reset\/clk_en  macrocell26   6038  18147  999990614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                     macrocell26     10862  10862  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : Net_496/clk_en
Capture Clock  : Net_496/clock_0
Path slack     : 999990614p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008762

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_498/q       macrocell19   1250  12109  999990281  RISE       1
Net_496/clk_en  macrocell27   6038  18147  999990614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : \FreqDiv_3:count_3\/clk_en
Capture Clock  : \FreqDiv_3:count_3\/clock_0
Path slack     : 999990614p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008762

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_498/q                   macrocell19   1250  12109  999990281  RISE       1
\FreqDiv_3:count_3\/clk_en  macrocell28   6038  18147  999990614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : \FreqDiv_3:count_2\/clk_en
Capture Clock  : \FreqDiv_3:count_2\/clock_0
Path slack     : 999990614p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008762

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_498/q                   macrocell19   1250  12109  999990281  RISE       1
\FreqDiv_3:count_2\/clk_en  macrocell29   6038  18147  999990614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : \FreqDiv_3:count_1\/clk_en
Capture Clock  : \FreqDiv_3:count_1\/clock_0
Path slack     : 999990614p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008762

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_498/q                   macrocell19   1250  12109  999990281  RISE       1
\FreqDiv_3:count_1\/clk_en  macrocell30   6038  18147  999990614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_1\/clock_0                            macrocell30     10862  10862  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498/q
Path End       : \FreqDiv_3:count_0\/clk_en
Capture Clock  : \FreqDiv_3:count_0\/clock_0
Path slack     : 999990614p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008762

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_498/q                   macrocell19   1250  12109  999990281  RISE       1
\FreqDiv_3:count_0\/clk_en  macrocell31   6038  18147  999990614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_0\/clock_0                            macrocell31     10862  10862  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : Net_489/main_1
Capture Clock  : Net_489/clock_0
Path slack     : 999991116p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           15166
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_489/q       macrocell11   1250  11042  999991116  RISE       1
Net_489/main_1  macrocell11   4124  15166  999991116  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_5\/main_1
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992448p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4042
-------------------------------------   ----- 
End-of-path arrival time (ps)           14901
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_5\/q       macrocell20   1250  12109  999992448  RISE       1
\FreqDiv_2:count_5\/main_1  macrocell20   2792  14901  999992448  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992448p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           13834
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell12   1250  11042  999992448  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell12   2792  13834  999992448  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992448p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           13834
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell12   1250  11042  999992448  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell13   2792  13834  999992448  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_4\/main_1
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992448p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4042
-------------------------------------   ----- 
End-of-path arrival time (ps)           14901
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_5\/q       macrocell20   1250  12109  999992448  RISE       1
\FreqDiv_2:count_4\/main_1  macrocell21   2792  14901  999992448  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_489/main_0
Capture Clock  : Net_489/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
Net_489/main_0                macrocell11   2785  13827  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell14   2785  13827  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell15   2785  13827  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : Net_498/main_5
Capture Clock  : Net_498/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q  macrocell23   1250  12109  999992455  RISE       1
Net_498/main_5         macrocell19   2785  14894  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_3\/main_4
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q       macrocell23   1250  12109  999992455  RISE       1
\FreqDiv_2:count_3\/main_4  macrocell22   2785  14894  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_2\/main_4
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q       macrocell23   1250  12109  999992455  RISE       1
\FreqDiv_2:count_2\/main_4  macrocell23   2785  14894  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_498/main_0
Capture Clock  : Net_498/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
Net_498/main_0                macrocell19   2785  14894  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_3\/main_0
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
\FreqDiv_2:count_3\/main_0    macrocell22   2785  14894  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_2\/main_0
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
\FreqDiv_2:count_2\/main_0    macrocell23   2785  14894  999992455  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992470p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           13812
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell12   2770  13812  999992470  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992470p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           13812
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell13   2770  13812  999992470  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999992470p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           13812
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell16   2770  13812  999992470  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 999992470p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           13812
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell10   1250  11042  999992455  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell17   2770  13812  999992470  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_5\/main_4
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992470p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14879
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q       macrocell23   1250  12109  999992455  RISE       1
\FreqDiv_2:count_5\/main_4  macrocell20   2770  14879  999992470  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_4\/main_4
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992470p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14879
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q       macrocell23   1250  12109  999992455  RISE       1
\FreqDiv_2:count_4\/main_4  macrocell21   2770  14879  999992470  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_489/main_2
Capture Clock  : Net_489/clock_0
Path slack     : 999992473p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           13809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q  macrocell12   1250  11042  999992448  RISE       1
Net_489/main_2         macrocell11   2767  13809  999992473  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992473p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           13809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell12   1250  11042  999992448  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell14   2767  13809  999992473  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992473p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           13809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell12   1250  11042  999992448  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell15   2767  13809  999992473  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : Net_498/main_2
Capture Clock  : Net_498/clock_0
Path slack     : 999992473p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14876
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_5\/q  macrocell20   1250  12109  999992448  RISE       1
Net_498/main_2         macrocell19   2767  14876  999992473  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_3\/main_1
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992473p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14876
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_5\/q       macrocell20   1250  12109  999992448  RISE       1
\FreqDiv_2:count_3\/main_1  macrocell22   2767  14876  999992473  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_2\/main_1
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992473p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14876
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_5\/q       macrocell20   1250  12109  999992448  RISE       1
\FreqDiv_2:count_2\/main_1  macrocell23   2767  14876  999992473  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_5\/main_0
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992475p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14875
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
\FreqDiv_2:count_5\/main_0    macrocell20   2765  14875  999992475  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_4\/main_0
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992475p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14875
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
\FreqDiv_2:count_4\/main_0    macrocell21   2765  14875  999992475  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_1\/main_0
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 999992475p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14875
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
\FreqDiv_2:count_1\/main_0    macrocell24   2765  14875  999992475  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_0\/main_0
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 999992475p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        4015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14875
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell18   1250  12109  999992455  RISE       1
\FreqDiv_2:count_0\/main_0    macrocell25   2765  14875  999992475  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992618p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell13   1250  11042  999992618  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell12   2622  13665  999992618  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992618p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell13   1250  11042  999992618  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell13   2622  13665  999992618  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_489/main_3
Capture Clock  : Net_489/clock_0
Path slack     : 999992619p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           13663
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q  macrocell13   1250  11042  999992618  RISE       1
Net_489/main_3         macrocell11   2621  13663  999992619  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992619p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           13663
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell13   1250  11042  999992618  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell14   2621  13663  999992619  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992619p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           13663
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell13   1250  11042  999992618  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell15   2621  13663  999992619  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992635p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell14   1250  11042  999992635  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell12   2605  13647  999992635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992635p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell14   1250  11042  999992635  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell13   2605  13647  999992635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_5\/main_3
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992635p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3855
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q       macrocell22   1250  12109  999992635  RISE       1
\FreqDiv_2:count_5\/main_3  macrocell20   2605  14714  999992635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_4\/main_3
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992635p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3855
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q       macrocell22   1250  12109  999992635  RISE       1
\FreqDiv_2:count_4\/main_3  macrocell21   2605  14714  999992635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_489/main_4
Capture Clock  : Net_489/clock_0
Path slack     : 999992643p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q  macrocell14   1250  11042  999992635  RISE       1
Net_489/main_4         macrocell11   2597  13639  999992643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992643p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell14   1250  11042  999992635  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell14   2597  13639  999992643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_2\/main_3
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992643p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell14   1250  11042  999992635  RISE       1
\FreqDiv_1:count_2\/main_3  macrocell15   2597  13639  999992643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : Net_498/main_4
Capture Clock  : Net_498/clock_0
Path slack     : 999992643p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q  macrocell22   1250  12109  999992635  RISE       1
Net_498/main_4         macrocell19   2597  14706  999992643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_3\/main_3
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992643p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q       macrocell22   1250  12109  999992635  RISE       1
\FreqDiv_2:count_3\/main_3  macrocell22   2597  14706  999992643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_2\/main_3
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992643p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q       macrocell22   1250  12109  999992635  RISE       1
\FreqDiv_2:count_2\/main_3  macrocell23   2597  14706  999992643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992644p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell15   1250  11042  999992644  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell12   2596  13639  999992644  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992644p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell15   1250  11042  999992644  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell13   2596  13639  999992644  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_489/main_5
Capture Clock  : Net_489/clock_0
Path slack     : 999992646p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q  macrocell15   1250  11042  999992644  RISE       1
Net_489/main_5         macrocell11   2594  13636  999992646  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992646p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell15   1250  11042  999992644  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell14   2594  13636  999992646  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_2\/main_4
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992646p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell15   1250  11042  999992644  RISE       1
\FreqDiv_1:count_2\/main_4  macrocell15   2594  13636  999992646  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : Net_496/main_0
Capture Clock  : Net_496/clock_0
Path slack     : 999992648p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                     macrocell26     10862  10862  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell26   1250  12112  999992648  RISE       1
Net_496/main_0                macrocell27   2592  14703  999992648  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_3\/main_0
Capture Clock  : \FreqDiv_3:count_3\/clock_0
Path slack     : 999992648p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                     macrocell26     10862  10862  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell26   1250  12112  999992648  RISE       1
\FreqDiv_3:count_3\/main_0    macrocell28   2592  14703  999992648  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_2\/main_0
Capture Clock  : \FreqDiv_3:count_2\/clock_0
Path slack     : 999992648p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                     macrocell26     10862  10862  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell26   1250  12112  999992648  RISE       1
\FreqDiv_3:count_2\/main_0    macrocell29   2592  14703  999992648  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_1\/main_0
Capture Clock  : \FreqDiv_3:count_1\/clock_0
Path slack     : 999992648p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                     macrocell26     10862  10862  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell26   1250  12112  999992648  RISE       1
\FreqDiv_3:count_1\/main_0    macrocell30   2592  14703  999992648  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_1\/clock_0                            macrocell30     10862  10862  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_0\/main_0
Capture Clock  : \FreqDiv_3:count_0\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14702
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                     macrocell26     10862  10862  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell26   1250  12112  999992648  RISE       1
\FreqDiv_3:count_0\/main_0    macrocell31   2590  14702  999992650  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_0\/clock_0                            macrocell31     10862  10862  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_5\/main_2
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14699
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_4\/q       macrocell21   1250  12109  999992650  RISE       1
\FreqDiv_2:count_5\/main_2  macrocell20   2590  14699  999992650  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell16   1250  11042  999992650  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell12   2590  13632  999992650  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_5
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell16   1250  11042  999992650  RISE       1
\FreqDiv_1:count_4\/main_5  macrocell13   2590  13632  999992650  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_4\/main_2
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14699
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_4\/q       macrocell21   1250  12109  999992650  RISE       1
\FreqDiv_2:count_4\/main_2  macrocell21   2590  14699  999992650  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_489/main_6
Capture Clock  : Net_489/clock_0
Path slack     : 999992652p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           13630
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q  macrocell16   1250  11042  999992650  RISE       1
Net_489/main_6         macrocell11   2588  13630  999992652  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992652p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           13630
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell16   1250  11042  999992650  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell14   2588  13630  999992652  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_5
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992652p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           13630
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell16   1250  11042  999992650  RISE       1
\FreqDiv_1:count_2\/main_5  macrocell15   2588  13630  999992652  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : Net_498/main_3
Capture Clock  : Net_498/clock_0
Path slack     : 999992652p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_4\/q  macrocell21   1250  12109  999992650  RISE       1
Net_498/main_3         macrocell19   2588  14697  999992652  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_3\/main_2
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992652p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_4\/q       macrocell21   1250  12109  999992650  RISE       1
\FreqDiv_2:count_3\/main_2  macrocell22   2588  14697  999992652  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_2\/main_2
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992652p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_4\/q       macrocell21   1250  12109  999992650  RISE       1
\FreqDiv_2:count_2\/main_2  macrocell23   2588  14697  999992652  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_5\/main_6
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992656p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell25   1250  12109  999992656  RISE       1
\FreqDiv_2:count_5\/main_6  macrocell20   2584  14693  999992656  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_4\/main_6
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992656p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell25   1250  12109  999992656  RISE       1
\FreqDiv_2:count_4\/main_6  macrocell21   2584  14693  999992656  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_1\/main_1
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 999992656p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell25   1250  12109  999992656  RISE       1
\FreqDiv_2:count_1\/main_1  macrocell24   2584  14693  999992656  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : Net_498/main_7
Capture Clock  : Net_498/clock_0
Path slack     : 999992659p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q  macrocell25   1250  12109  999992656  RISE       1
Net_498/main_7         macrocell19   2581  14690  999992659  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_3\/main_6
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992659p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell25   1250  12109  999992656  RISE       1
\FreqDiv_2:count_3\/main_6  macrocell22   2581  14690  999992659  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_2\/main_6
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992659p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell25   1250  12109  999992656  RISE       1
\FreqDiv_2:count_2\/main_6  macrocell23   2581  14690  999992659  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_5\/main_5
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999992659p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell24   1250  12109  999992659  RISE       1
\FreqDiv_2:count_5\/main_5  macrocell20   2581  14690  999992659  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_4\/main_5
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999992659p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell24   1250  12109  999992659  RISE       1
\FreqDiv_2:count_4\/main_5  macrocell21   2581  14690  999992659  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : Net_498/main_6
Capture Clock  : Net_498/clock_0
Path slack     : 999992660p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q  macrocell24   1250  12109  999992659  RISE       1
Net_498/main_6         macrocell19   2580  14689  999992660  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_3\/main_5
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999992660p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell24   1250  12109  999992659  RISE       1
\FreqDiv_2:count_3\/main_5  macrocell22   2580  14689  999992660  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_2\/main_5
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999992660p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007349

Launch Clock Arrival Time                       0
+ Clock path delay                      10859
+ Data path delay                        3830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell24   1250  12109  999992659  RISE       1
\FreqDiv_2:count_2\/main_5  macrocell23   2580  14689  999992660  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992661p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell17   1250  11042  999992661  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell12   2579  13622  999992661  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_6
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992661p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell17   1250  11042  999992661  RISE       1
\FreqDiv_1:count_4\/main_6  macrocell13   2579  13622  999992661  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999992661p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell17   1250  11042  999992661  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell16   2579  13622  999992661  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_489/main_7
Capture Clock  : Net_489/clock_0
Path slack     : 999992662p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           13621
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q  macrocell17   1250  11042  999992661  RISE       1
Net_489/main_7         macrocell11   2578  13621  999992662  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992662p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           13621
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell17   1250  11042  999992661  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell14   2578  13621  999992662  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_6
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992662p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000006282

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           13621
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell17   1250  11042  999992661  RISE       1
\FreqDiv_1:count_2\/main_6  macrocell15   2578  13621  999992662  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:not_last_reset\/q
Path End       : Net_590/main_0
Capture Clock  : Net_590/clock_0
Path slack     : 999992922p

Capture Clock Arrival Time                          0
+ Clock path delay                               9234
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000005724

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           12802
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_4:not_last_reset\/clock_0                     macrocell32      9234   9234  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_4:not_last_reset\/q  macrocell32   1250  10484  999992922  RISE       1
Net_590/main_0                macrocell9    2318  12802  999992922  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:not_last_reset\/q
Path End       : \FreqDiv_4:count_0\/main_0
Capture Clock  : \FreqDiv_4:count_0\/clock_0
Path slack     : 999992922p

Capture Clock Arrival Time                          0
+ Clock path delay                               9234
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000005724

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           12802
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_4:not_last_reset\/clock_0                     macrocell32      9234   9234  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_4:not_last_reset\/q  macrocell32   1250  10484  999992922  RISE       1
\FreqDiv_4:count_0\/main_0    macrocell33   2318  12802  999992922  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_4:count_0\/clock_0                            macrocell33      9234   9234  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_1\/q
Path End       : Net_496/main_4
Capture Clock  : Net_496/clock_0
Path slack     : 999992929p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_1\/clock_0                            macrocell30     10862  10862  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_1\/q  macrocell30   1250  12112  999992929  RISE       1
Net_496/main_4         macrocell27   2311  14423  999992929  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_1\/q
Path End       : \FreqDiv_3:count_3\/main_3
Capture Clock  : \FreqDiv_3:count_3\/clock_0
Path slack     : 999992929p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_1\/clock_0                            macrocell30     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_1\/q       macrocell30   1250  12112  999992929  RISE       1
\FreqDiv_3:count_3\/main_3  macrocell28   2311  14423  999992929  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_1\/q
Path End       : \FreqDiv_3:count_2\/main_3
Capture Clock  : \FreqDiv_3:count_2\/clock_0
Path slack     : 999992929p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_1\/clock_0                            macrocell30     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_1\/q       macrocell30   1250  12112  999992929  RISE       1
\FreqDiv_3:count_2\/main_3  macrocell29   2311  14423  999992929  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_3\/q
Path End       : Net_496/main_2
Capture Clock  : Net_496/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3554
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_3\/q  macrocell28   1250  12112  999992936  RISE       1
Net_496/main_2         macrocell27   2304  14416  999992936  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:count_0\/q
Path End       : Net_590/main_1
Capture Clock  : Net_590/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                          0
+ Clock path delay                               9234
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000005724

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           12788
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_4:count_0\/clock_0                            macrocell33      9234   9234  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_4:count_0\/q  macrocell33   1250  10484  999992936  RISE       1
Net_590/main_1         macrocell9    2304  12788  999992936  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_3\/q
Path End       : \FreqDiv_3:count_3\/main_1
Capture Clock  : \FreqDiv_3:count_3\/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3554
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_3\/q       macrocell28   1250  12112  999992936  RISE       1
\FreqDiv_3:count_3\/main_1  macrocell28   2304  14416  999992936  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_3\/q
Path End       : \FreqDiv_3:count_2\/main_1
Capture Clock  : \FreqDiv_3:count_2\/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3554
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_3\/q       macrocell28   1250  12112  999992936  RISE       1
\FreqDiv_3:count_2\/main_1  macrocell29   2304  14416  999992936  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_0\/q
Path End       : Net_496/main_5
Capture Clock  : Net_496/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_0\/clock_0                            macrocell31     10862  10862  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_0\/q  macrocell31   1250  12112  999992940  RISE       1
Net_496/main_5         macrocell27   2300  14412  999992940  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_0\/q
Path End       : \FreqDiv_3:count_3\/main_4
Capture Clock  : \FreqDiv_3:count_3\/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_0\/clock_0                            macrocell31     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_0\/q       macrocell31   1250  12112  999992940  RISE       1
\FreqDiv_3:count_3\/main_4  macrocell28   2300  14412  999992940  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_0\/q
Path End       : \FreqDiv_3:count_2\/main_4
Capture Clock  : \FreqDiv_3:count_2\/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_0\/clock_0                            macrocell31     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_0\/q       macrocell31   1250  12112  999992940  RISE       1
\FreqDiv_3:count_2\/main_4  macrocell29   2300  14412  999992940  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_0\/q
Path End       : \FreqDiv_3:count_1\/main_1
Capture Clock  : \FreqDiv_3:count_1\/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_0\/clock_0                            macrocell31     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_0\/q       macrocell31   1250  12112  999992940  RISE       1
\FreqDiv_3:count_1\/main_1  macrocell30   2300  14412  999992940  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_1\/clock_0                            macrocell30     10862  10862  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_2\/q
Path End       : Net_496/main_3
Capture Clock  : Net_496/clock_0
Path slack     : 999992954p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14398
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_2\/q  macrocell29   1250  12112  999992954  RISE       1
Net_496/main_3         macrocell27   2286  14398  999992954  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_2\/q
Path End       : \FreqDiv_3:count_3\/main_2
Capture Clock  : \FreqDiv_3:count_3\/clock_0
Path slack     : 999992954p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14398
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_2\/q       macrocell29   1250  12112  999992954  RISE       1
\FreqDiv_3:count_3\/main_2  macrocell28   2286  14398  999992954  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_3\/clock_0                            macrocell28     10862  10862  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_2\/q
Path End       : \FreqDiv_3:count_2\/main_2
Capture Clock  : \FreqDiv_3:count_2\/clock_0
Path slack     : 999992954p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14398
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_3:count_2\/q       macrocell29   1250  12112  999992954  RISE       1
\FreqDiv_3:count_2\/main_2  macrocell29   2286  14398  999992954  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_3:count_2\/clock_0                            macrocell29     10862  10862  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_496/q
Path End       : Net_496/main_1
Capture Clock  : Net_496/clock_0
Path slack     : 999992955p

Capture Clock Arrival Time                          0
+ Clock path delay                              10862
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007352

Launch Clock Arrival Time                       0
+ Clock path delay                      10862
+ Data path delay                        3535
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_496/q       macrocell27   1250  12112  999992955  RISE       1
Net_496/main_1  macrocell27   2285  14397  999992955  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_496/clock_0                                        macrocell27     10862  10862  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:not_last_reset\/clk_en
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                          macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:not_last_reset\/clk_en  macrocell18   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                     macrocell18     10859  10859  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : Net_498/clk_en
Capture Clock  : Net_498/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_489/q       macrocell11   1250  11042  999991116  RISE       1
Net_498/clk_en  macrocell19   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_498/clock_0                                        macrocell19     10859  10859  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:count_5\/clk_en
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                   macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:count_5\/clk_en  macrocell20   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_5\/clock_0                            macrocell20     10859  10859  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:count_4\/clk_en
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                   macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:count_4\/clk_en  macrocell21   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_4\/clock_0                            macrocell21     10859  10859  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:count_3\/clk_en
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                   macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:count_3\/clk_en  macrocell22   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                            macrocell22     10859  10859  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:count_2\/clk_en
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                   macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:count_2\/clk_en  macrocell23   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                            macrocell23     10859  10859  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:count_1\/clk_en
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                   macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:count_1\/clk_en  macrocell24   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                            macrocell24     10859  10859  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_489/q
Path End       : \FreqDiv_2:count_0\/clk_en
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 999993556p

Capture Clock Arrival Time                          0
+ Clock path delay                              10859
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000008759

Launch Clock Arrival Time                      0
+ Clock path delay                      9792
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_489/q                   macrocell11   1250  11042  999991116  RISE       1
\FreqDiv_2:count_0\/clk_en  macrocell25   4161  15203  999993556  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                            macrocell25     10859  10859  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:not_last_reset\/clk_en
Capture Clock  : \FreqDiv_1:not_last_reset\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                          macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:not_last_reset\/clk_en  macrocell10   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                     macrocell10      9792   9792  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : Net_489/clk_en
Capture Clock  : Net_489/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_590/q       macrocell9    1250  10484  999994883  RISE       1
Net_489/clk_en  macrocell11   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_489/clock_0                                        macrocell11      9792   9792  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:count_5\/clk_en
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                   macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:count_5\/clk_en  macrocell12   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                            macrocell12      9792   9792  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:count_4\/clk_en
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                   macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:count_4\/clk_en  macrocell13   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                            macrocell13      9792   9792  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:count_3\/clk_en
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                   macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:count_3\/clk_en  macrocell14   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                            macrocell14      9792   9792  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:count_2\/clk_en
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                   macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:count_2\/clk_en  macrocell15   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                            macrocell15      9792   9792  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:count_1\/clk_en
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                   macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:count_1\/clk_en  macrocell16   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                            macrocell16      9792   9792  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_590/q
Path End       : \FreqDiv_1:count_0\/clk_en
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 999994883p

Capture Clock Arrival Time                          0
+ Clock path delay                               9792
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -2100
----------------------------------------   ---------- 
End-of-path required time (ps)             1000007692

Launch Clock Arrival Time                      0
+ Clock path delay                      9234
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
Net_590/clock_0                                        macrocell9       9234   9234  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_590/q                   macrocell9    1250  10484  999994883  RISE       1
\FreqDiv_1:count_0\/clk_en  macrocell17   2325  12809  999994883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                            macrocell17      9792   9792  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

