#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000247878e50b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000247878e5240 .scope module, "test" "test" 3 1;
 .timescale 0 0;
P_00000247878c4960 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_00000247878c4998 .param/l "IWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
v000002478796d5a0_0 .var "alucontrol", 3 0;
v000002478796e860_0 .net "aluout", 7 0, v0000024787907be0_0;  1 drivers
v000002478796de60_0 .var "alusrc", 0 0;
v000002478796db40_0 .var "branch", 0 0;
v000002478796d140_0 .var "clk", 0 0;
v000002478796d8c0_0 .var "instr", 15 0;
v000002478796e0e0_0 .var "jump", 0 0;
v000002478796ef40_0 .var "memtoreg", 0 0;
v000002478796d1e0_0 .net "pc", 7 0, v0000024787907000_0;  1 drivers
v000002478796e2c0_0 .net "pcsrc", 0 0, L_00000247878fcf10;  1 drivers
v000002478796eb80_0 .var "readdata", 7 0;
v000002478796d280_0 .var "regdst", 0 0;
v000002478796d0a0_0 .var "regwrite", 0 0;
v000002478796eae0_0 .var "reset", 0 0;
v000002478796e360_0 .net "writedata", 7 0, L_000002478796ee00;  1 drivers
v000002478796ec20_0 .net "zero", 0 0, L_0000024787980b00;  1 drivers
S_00000247878e53d0 .scope module, "datapath" "datapath" 3 20, 4 4 0, S_00000247878e5240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 1 "pcsrc";
    .port_info 11 /OUTPUT 8 "pc";
    .port_info 12 /INPUT 16 "instr";
    .port_info 13 /OUTPUT 8 "aluout";
    .port_info 14 /OUTPUT 8 "writedata";
    .port_info 15 /INPUT 8 "readdata";
P_00000247878c55e0 .param/l "DWIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000247878c5618 .param/l "IWIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
L_00000247878fcf10 .functor AND 1, v000002478796db40_0, L_0000024787980b00, C4<1>, C4<1>;
v000002478796a1c0_0 .net *"_ivl_1", 1 0, L_000002478796dd20;  1 drivers
L_00000247879a00d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002478796bca0_0 .net *"_ivl_12", 5 0, L_00000247879a00d0;  1 drivers
v000002478796a760_0 .net *"_ivl_17", 1 0, L_000002478796d3c0;  1 drivers
L_00000247879a0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002478796b020_0 .net *"_ivl_21", 0 0, L_00000247879a0358;  1 drivers
v000002478796a620_0 .net *"_ivl_24", 1 0, L_000002478796e040;  1 drivers
L_00000247879a03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002478796a940_0 .net *"_ivl_28", 0 0, L_00000247879a03a0;  1 drivers
v000002478796bd40_0 .net *"_ivl_31", 7 0, L_000002478797fca0;  1 drivers
v000002478796ac60_0 .net *"_ivl_39", 11 0, L_00000247879807e0;  1 drivers
v000002478796b520_0 .net *"_ivl_40", 11 0, L_000002478797f520;  1 drivers
L_00000247879a0088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002478796aa80_0 .net *"_ivl_5", 5 0, L_00000247879a0088;  1 drivers
v000002478796b160_0 .net *"_ivl_8", 1 0, L_000002478796d500;  1 drivers
v000002478796b8e0_0 .var "addTwoBytesToPC", 7 0;
v000002478796a260_0 .net "alucontrol", 3 0, v000002478796d5a0_0;  1 drivers
v000002478796b200_0 .net "aluout", 7 0, v0000024787907be0_0;  alias, 1 drivers
v000002478796b980_0 .net "alusrc", 0 0, v000002478796de60_0;  1 drivers
v000002478796be80_0 .net "branch", 0 0, v000002478796db40_0;  1 drivers
v000002478796a300_0 .net "clk", 0 0, v000002478796d140_0;  1 drivers
v000002478796af80_0 .net "instr", 15 0, v000002478796d8c0_0;  1 drivers
v000002478796b2a0_0 .net "jump", 0 0, v000002478796e0e0_0;  1 drivers
v000002478796b340_0 .net "memtoreg", 0 0, v000002478796ef40_0;  1 drivers
v000002478796bf20_0 .net "pc", 7 0, v0000024787907000_0;  alias, 1 drivers
v000002478796b3e0_0 .net "pcbranch", 7 0, L_000002478797fd40;  1 drivers
v000002478796a080_0 .net "pcnext", 7 0, L_000002478797fde0;  1 drivers
v000002478796e900_0 .net "pcnextbr", 7 0, L_0000024787980ec0;  1 drivers
v000002478796dc80_0 .net "pcplus2", 7 0, L_0000024787980420;  1 drivers
v000002478796e7c0_0 .net "pcsrc", 0 0, L_00000247878fcf10;  alias, 1 drivers
v000002478796da00_0 .net "readdata", 7 0, v000002478796eb80_0;  1 drivers
v000002478796e720_0 .net "regdst", 0 0, v000002478796d280_0;  1 drivers
v000002478796eea0_0 .net "regwrite", 0 0, v000002478796d0a0_0;  1 drivers
v000002478796e180_0 .net "reset", 0 0, v000002478796eae0_0;  1 drivers
v000002478796ea40_0 .net "result", 7 0, L_000002478797f160;  1 drivers
v000002478796dbe0_0 .net "signimm", 7 0, L_000002478797fa20;  1 drivers
v000002478796e9a0_0 .net "signimmsh", 7 0, L_0000024787980380;  1 drivers
v000002478796dfa0_0 .net "srca", 7 0, L_000002478796e680;  1 drivers
v000002478796d820_0 .net "srcb", 7 0, L_00000247879804c0;  1 drivers
v000002478796daa0_0 .net "writedata", 7 0, L_000002478796ee00;  alias, 1 drivers
v000002478796e400_0 .net "writereg", 2 0, L_000002478796d780;  1 drivers
v000002478796e4a0_0 .net "zero", 0 0, L_0000024787980b00;  alias, 1 drivers
L_000002478796dd20 .part v000002478796d8c0_0, 6, 2;
L_000002478796e220 .concat [ 2 6 0 0], L_000002478796dd20, L_00000247879a0088;
L_000002478796d500 .part v000002478796d8c0_0, 8, 2;
L_000002478796d640 .concat [ 2 6 0 0], L_000002478796d500, L_00000247879a00d0;
L_000002478796d780 .part L_000002478796d960, 0, 3;
L_000002478796d3c0 .part v000002478796d8c0_0, 10, 2;
L_000002478796df00 .concat [ 2 1 0 0], L_000002478796d3c0, L_00000247879a0358;
L_000002478796e040 .part v000002478796d8c0_0, 8, 2;
L_000002478797f840 .concat [ 2 1 0 0], L_000002478796e040, L_00000247879a03a0;
L_000002478797fca0 .part v000002478796d8c0_0, 0, 8;
L_00000247879809c0 .part L_000002478797fca0, 0, 7;
L_000002478797fc00 .part v000002478796d5a0_0, 0, 3;
L_00000247879807e0 .part v000002478796d8c0_0, 0, 12;
L_000002478797f520 .concat [ 12 0 0 0], L_00000247879807e0;
L_000002478797fe80 .part L_000002478797f520, 0, 8;
S_00000247878f9e40 .scope module, "alu" "alu" 4 33, 5 5 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 3 "alucontrol";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "zero";
P_00000247879109c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
v0000024787907280_0 .var "Rzero", 7 0;
v0000024787906c40_0 .net "a", 7 0, L_000002478796e680;  alias, 1 drivers
v0000024787907fa0_0 .net "alucontrol", 2 0, L_000002478797fc00;  1 drivers
v0000024787907500_0 .net "b", 7 0, L_00000247879804c0;  alias, 1 drivers
v0000024787908680_0 .net "clk", 0 0, v000002478796d140_0;  alias, 1 drivers
v0000024787907be0_0 .var "result", 7 0;
v0000024787907460_0 .net "zero", 0 0, L_0000024787980b00;  alias, 1 drivers
E_0000024787910a80 .event anyedge, v0000024787907fa0_0, v0000024787906c40_0, v0000024787907500_0;
L_0000024787980b00 .cmp/eq 8, v0000024787907be0_0, v0000024787907280_0;
S_00000247878f9fd0 .scope module, "immsh" "sl2" 4 42, 6 5 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_0000024787911180 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000001000>;
v00000247879075a0_0 .net *"_ivl_1", 5 0, L_000002478797fb60;  1 drivers
L_00000247879a03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024787907dc0_0 .net/2u *"_ivl_2", 1 0, L_00000247879a03e8;  1 drivers
v00000247879078c0_0 .net "a", 7 0, L_000002478797fa20;  alias, 1 drivers
v0000024787907e60_0 .net "y", 7 0, L_0000024787980380;  alias, 1 drivers
L_000002478797fb60 .part L_000002478797fa20, 0, 6;
L_0000024787980380 .concat [ 2 6 0 0], L_00000247879a03e8, L_000002478797fb60;
S_00000247878f6b90 .scope module, "pcadd1" "adder" 4 40, 7 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000024787910f00 .param/l "DWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
v0000024787908720_0 .net "a", 7 0, v0000024787907000_0;  alias, 1 drivers
v00000247879087c0_0 .net "b", 7 0, v000002478796b8e0_0;  1 drivers
v0000024787906ec0_0 .net "y", 7 0, L_0000024787980420;  alias, 1 drivers
L_0000024787980420 .arith/sum 8, v0000024787907000_0, v000002478796b8e0_0;
S_00000247878f6d20 .scope module, "pcadd2" "adder" 4 43, 7 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000024787911280 .param/l "DWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
v0000024787907960_0 .net "a", 7 0, L_0000024787980420;  alias, 1 drivers
v0000024787906d80_0 .net "b", 7 0, L_0000024787980380;  alias, 1 drivers
v0000024787907320_0 .net "y", 7 0, L_000002478797fd40;  alias, 1 drivers
L_000002478797fd40 .arith/sum 8, L_0000024787980420, L_0000024787980380;
S_00000247878f6eb0 .scope module, "pcbrmux" "mux2" 4 44, 8 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_00000247879110c0 .param/l "DWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0000024787906f60_0 .net "d0", 7 0, L_000002478797fd40;  alias, 1 drivers
v0000024787906ce0_0 .net "d1", 7 0, L_0000024787980420;  alias, 1 drivers
v0000024787907f00_0 .net "s", 0 0, L_00000247878fcf10;  alias, 1 drivers
v0000024787908040_0 .net "y", 7 0, L_0000024787980ec0;  alias, 1 drivers
L_0000024787980ec0 .functor MUXZ 8, L_0000024787980420, L_000002478797fd40, L_00000247878fcf10, C4<>;
S_00000247878f2710 .scope module, "pcmux" "mux2" 4 45, 8 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000024787911640 .param/l "DWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v00000247879085e0_0 .net "d0", 7 0, L_000002478797fe80;  1 drivers
v0000024787906e20_0 .net "d1", 7 0, L_0000024787980ec0;  alias, 1 drivers
v0000024787907640_0 .net "s", 0 0, v000002478796e0e0_0;  alias, 1 drivers
v00000247879089a0_0 .net "y", 7 0, L_000002478797fde0;  alias, 1 drivers
L_000002478797fde0 .functor MUXZ 8, L_0000024787980ec0, L_000002478797fe80, v000002478796e0e0_0, C4<>;
S_00000247878f28a0 .scope module, "pcreg" "flopr" 4 39, 9 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000024787910a00 .param/l "DWIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
v00000247879076e0_0 .net "clk", 0 0, v000002478796d140_0;  alias, 1 drivers
v0000024787907a00_0 .net "d", 7 0, L_000002478797fde0;  alias, 1 drivers
v0000024787907000_0 .var "q", 7 0;
v0000024787907b40_0 .net "reset", 0 0, v000002478796eae0_0;  alias, 1 drivers
E_00000247879108c0 .event posedge, v0000024787907b40_0, v0000024787908680_0;
S_00000247878f2a30 .scope module, "resmux" "mux2" 4 29, 8 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_00000247879114c0 .param/l "DWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v00000247879070a0_0 .net "d0", 7 0, v000002478796eb80_0;  alias, 1 drivers
v0000024787908860_0 .net "d1", 7 0, v0000024787907be0_0;  alias, 1 drivers
v00000247879071e0_0 .net "s", 0 0, v000002478796ef40_0;  alias, 1 drivers
v0000024787908180_0 .net "y", 7 0, L_000002478797f160;  alias, 1 drivers
L_000002478797f160 .functor MUXZ 8, v0000024787907be0_0, v000002478796eb80_0, v000002478796ef40_0, C4<>;
S_00000247878ef980 .scope module, "rf" "regfile" 4 28, 10 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_000002478790e110 .param/l "DWIDTH" 0 10 4, +C4<00000000000000000000000000001000>;
P_000002478790e148 .param/l "REGNUM" 0 10 4, +C4<00000000000000000000000000001000>;
P_000002478790e180 .param/l "RWIDTH" 0 10 4, +C4<00000000000000000000000000000011>;
v0000024787907aa0_0 .net *"_ivl_0", 31 0, L_000002478796e540;  1 drivers
v0000024787908220_0 .net *"_ivl_10", 4 0, L_000002478796ddc0;  1 drivers
L_00000247879a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024787907c80_0 .net *"_ivl_13", 1 0, L_00000247879a01a8;  1 drivers
L_00000247879a01f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000247879082c0_0 .net/2u *"_ivl_14", 7 0, L_00000247879a01f0;  1 drivers
v00000247879084a0_0 .net *"_ivl_18", 31 0, L_000002478796d460;  1 drivers
L_00000247879a0238 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787908900_0 .net *"_ivl_21", 28 0, L_00000247879a0238;  1 drivers
L_00000247879a0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787908360_0 .net/2u *"_ivl_22", 31 0, L_00000247879a0280;  1 drivers
v0000024787906b00_0 .net *"_ivl_24", 0 0, L_000002478796ed60;  1 drivers
v0000024787908400_0 .net *"_ivl_26", 7 0, L_000002478796d320;  1 drivers
v0000024787908540_0 .net *"_ivl_28", 4 0, L_000002478796d6e0;  1 drivers
L_00000247879a0118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787907140_0 .net *"_ivl_3", 28 0, L_00000247879a0118;  1 drivers
L_00000247879a02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002478796b660_0 .net *"_ivl_31", 1 0, L_00000247879a02c8;  1 drivers
L_00000247879a0310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002478796ad00_0 .net/2u *"_ivl_32", 7 0, L_00000247879a0310;  1 drivers
L_00000247879a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002478796b700_0 .net/2u *"_ivl_4", 31 0, L_00000247879a0160;  1 drivers
v000002478796ada0_0 .net *"_ivl_6", 0 0, L_000002478796ecc0;  1 drivers
v000002478796a6c0_0 .net *"_ivl_8", 7 0, L_000002478796e5e0;  1 drivers
v000002478796ba20_0 .net "clk", 0 0, v000002478796d140_0;  alias, 1 drivers
v000002478796b840_0 .net "ra1", 2 0, L_000002478796df00;  1 drivers
v000002478796b5c0_0 .net "ra2", 2 0, L_000002478797f840;  1 drivers
v000002478796b7a0_0 .net "rd1", 7 0, L_000002478796e680;  alias, 1 drivers
v000002478796ae40_0 .net "rd2", 7 0, L_000002478796ee00;  alias, 1 drivers
v000002478796ab20 .array "rf", 0 7, 7 0;
v000002478796a120_0 .net "wa3", 2 0, L_000002478796d780;  alias, 1 drivers
v000002478796a800_0 .net "wd3", 7 0, L_000002478797f160;  alias, 1 drivers
v000002478796b0c0_0 .net "we3", 0 0, v000002478796d0a0_0;  alias, 1 drivers
E_0000024787910ac0 .event posedge, v0000024787908680_0;
L_000002478796e540 .concat [ 3 29 0 0], L_000002478796df00, L_00000247879a0118;
L_000002478796ecc0 .cmp/ne 32, L_000002478796e540, L_00000247879a0160;
L_000002478796e5e0 .array/port v000002478796ab20, L_000002478796ddc0;
L_000002478796ddc0 .concat [ 3 2 0 0], L_000002478796df00, L_00000247879a01a8;
L_000002478796e680 .functor MUXZ 8, L_00000247879a01f0, L_000002478796e5e0, L_000002478796ecc0, C4<>;
L_000002478796d460 .concat [ 3 29 0 0], L_000002478797f840, L_00000247879a0238;
L_000002478796ed60 .cmp/ne 32, L_000002478796d460, L_00000247879a0280;
L_000002478796d320 .array/port v000002478796ab20, L_000002478796d6e0;
L_000002478796d6e0 .concat [ 3 2 0 0], L_000002478797f840, L_00000247879a02c8;
L_000002478796ee00 .functor MUXZ 8, L_00000247879a0310, L_000002478796d320, L_000002478796ed60, C4<>;
S_00000247878efc20 .scope module, "se" "signext" 4 30, 11 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 8 "y";
P_0000024787911380 .param/l "DWIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
v000002478796a3a0_0 .net *"_ivl_1", 0 0, L_000002478797f8e0;  1 drivers
v000002478796bde0_0 .net *"_ivl_2", 7 0, L_0000024787980740;  1 drivers
v000002478796b480_0 .net *"_ivl_4", 14 0, L_000002478797fac0;  1 drivers
v000002478796aee0_0 .net "a", 6 0, L_00000247879809c0;  1 drivers
v000002478796bac0_0 .net "y", 7 0, L_000002478797fa20;  alias, 1 drivers
L_000002478797f8e0 .part L_00000247879809c0, 6, 1;
LS_0000024787980740_0_0 .concat [ 1 1 1 1], L_000002478797f8e0, L_000002478797f8e0, L_000002478797f8e0, L_000002478797f8e0;
LS_0000024787980740_0_4 .concat [ 1 1 1 1], L_000002478797f8e0, L_000002478797f8e0, L_000002478797f8e0, L_000002478797f8e0;
L_0000024787980740 .concat [ 4 4 0 0], LS_0000024787980740_0_0, LS_0000024787980740_0_4;
L_000002478797fac0 .concat [ 7 8 0 0], L_00000247879809c0, L_0000024787980740;
L_000002478797fa20 .part L_000002478797fac0, 0, 8;
S_000002478799ea00 .scope module, "srcbmux" "mux2" 4 32, 8 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000024787911580 .param/l "DWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v000002478796bb60_0 .net "d0", 7 0, L_000002478797fa20;  alias, 1 drivers
v000002478796bc00_0 .net "d1", 7 0, L_000002478796ee00;  alias, 1 drivers
v000002478796a9e0_0 .net "s", 0 0, v000002478796de60_0;  alias, 1 drivers
v000002478796a4e0_0 .net "y", 7 0, L_00000247879804c0;  alias, 1 drivers
L_00000247879804c0 .functor MUXZ 8, L_000002478796ee00, L_000002478797fa20, v000002478796de60_0, C4<>;
S_000002478799eb90 .scope module, "wrmux" "mux2" 4 27, 8 4 0, S_00000247878e53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000024787910c00 .param/l "DWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v000002478796abc0_0 .net "d0", 7 0, L_000002478796e220;  1 drivers
v000002478796a440_0 .net "d1", 7 0, L_000002478796d640;  1 drivers
v000002478796a580_0 .net "s", 0 0, v000002478796d280_0;  alias, 1 drivers
v000002478796a8a0_0 .net "y", 7 0, L_000002478796d960;  1 drivers
L_000002478796d960 .functor MUXZ 8, L_000002478796d640, L_000002478796e220, v000002478796d280_0, C4<>;
    .scope S_00000247878ef980;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002478796ab20, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000247878ef980;
T_1 ;
    %wait E_0000024787910ac0;
    %load/vec4 v000002478796b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call/w 10 28 "$display", "writing to register %h value %d", v000002478796a120_0, v000002478796a800_0 {0 0 0};
    %load/vec4 v000002478796a120_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000002478796a800_0;
    %load/vec4 v000002478796a120_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002478796ab20, 0, 4;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000247878f9e40;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024787907280_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_00000247878f9e40;
T_3 ;
    %wait E_0000024787910a80;
    %load/vec4 v0000024787907fa0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %add;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.1 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %sub;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %and;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %or;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %or;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %xor;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %div;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0000024787906c40_0;
    %load/vec4 v0000024787907500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0000024787906c40_0;
    %ix/getv 4, v0000024787907500_0;
    %shiftl 4;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000024787906c40_0;
    %ix/getv 4, v0000024787907500_0;
    %shiftr 4;
    %store/vec4 v0000024787907be0_0, 0, 8;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000247878f28a0;
T_4 ;
    %wait E_00000247879108c0;
    %load/vec4 v0000024787907b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024787907000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024787907a00_0;
    %assign/vec4 v0000024787907000_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000247878e53d0;
T_5 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002478796b8e0_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_00000247878e5240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796d140_0, 0, 1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v000002478796d140_0;
    %inv;
    %store/vec4 v000002478796d140_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000247878e5240;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002478796eae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796eae0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000247878e5240;
T_8 ;
    %vpi_call/w 3 56 "$dumpfile", "datapath_tb.vcd" {0 0 0};
    %vpi_call/w 3 57 "$dumpvars", 32'sb00000000000000000000000000000000, v000002478796e860_0, v000002478796e360_0, v000002478796ec20_0 {0 0 0};
    %vpi_call/w 3 59 "$monitor", "time=%3d, aluout=%b, writedata=%b, zero=%b \012", $time, v000002478796e860_0, v000002478796e360_0, v000002478796ec20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002478796d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796d280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002478796de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002478796d5a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002478796eb80_0, 0, 8;
    %pushi/vec4 49665, 0, 16;
    %store/vec4 v000002478796d8c0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002478796d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796d280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002478796de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002478796e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002478796d5a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002478796eb80_0, 0, 8;
    %pushi/vec4 51970, 0, 16;
    %store/vec4 v000002478796d8c0_0, 0, 16;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "datapath_tb.sv";
    "datapath.sv";
    "alu.sv";
    "sl2.sv";
    "adder.sv";
    "mux2.sv";
    "flopr.sv";
    "regfile.sv";
    "signext.sv";
