INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_mul_18s_18s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18s_18s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_mul_6ns_5ns_10_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_6ns_5ns_10_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_mul_6ns_5s_11_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_6ns_5s_11_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_mul_6ns_6ns_11_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_6ns_6ns_11_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_mul_6ns_6s_12_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_6ns_6s_12_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_exp_table_ROM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_exp_table_ROM_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_invert_table_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_invert_table_Rcud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sources_1/new/dec_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramFiles/Xilinx/VivadoFiles/nn/nn.srcs/sim_1/new/nn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_testbench
