# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Module_9.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../Module_9.srcs/sources_1/new/CLA.v" \
"../../../../Module_9.srcs/sources_1/new/FullAdder_bitslice.v" \
"../../../../../Parts/ssd_dec.v" \
"../../../../../Parts/ssd_mux.v" \
"../../../../Module_9.srcs/sources_1/new/CLA_wrapper.v" \
"../../../../Module_9.ip_user_files/bd/design_1/ip/design_1_CLA_wrapper_0_0/design_1_CLA_wrapper_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Module_9.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
