bgrubbdantenmsuedu grubb subject ide v scsi dxb132psuvmpsuedu write scsius range 05mb scsiius range 040mb ide range 083mb esdi alway 125mb although nonstandard version tell proper story scsi scsius 8bit asynchronou 15mb ave synchronou 5mb max transfer base scsi1faster thi require scsi2 controller chip provide scsi2 8bit 16bit speed scsi1 controler scsi2 46mb 10mb burst8bit 812mb 20mb burst 16bit 1520mb 40mb burst32bitwide fast 16bit scsi wide fast depend port designedthe quadra support fast scsi wide scsi manager rewritten since quarda use scsi1 nonwide port article pc mag 4279329 wa talking scsi1 scsi2 use ten 10 device native mode outside native mode behave lot like scsi1 7 device slower put ymy figure scsi1 indeed twice esdi article pointed 20 faster ide seem 8bit scsi1 using scsi2 contoler chip mac quadra use scsi2 controler chip scsi1 get 6mb put asynchronou 8bit scsi1 far exces normal synchronou scsi1 output 120 83 996 near burst scsi1 machine scsi2 controller chip pc world seem scsi1 scsi2 mixed fact scsi2 controler chip allow near scsi2 speed scsi1 device shown mac quadra skew datum scsi1 v ide esdi test agree article could stated 20 faster ide came scsi1 device scsi2 chip maybe wa editor killed article wa dealing scsi1 scsi2 understand effect scsi1 device scsi2 controller chip scsi1 chip limited 5mb max scsi1 device scsi2 chip becoming common produce 10mb 8bit mode 20mb 16bit mode fast version scsi1 port use wide scsi cource prime piece wierdnes scsi1 device scsi2 chip accurately machine thi allows best world high scsi2 speed cheeper scsi1 cost full scsi2 hardware port electronic controller etc expensive also create logistic nightmare fast scsi1 go one know fact behind number one realize article know talking even tell figure came dxb132psuvmpsuedu throwing range dont tell squat since ignore scsi1 device scsi2 chip hi range tell even le intended