;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 700, <722
	ADD #270, <1
	SPL 700, <722
	CMP -207, <-120
	JMN 12, #10
	JMN 12, #10
	SUB @121, 106
	JMP 0, <792
	SUB @3, 6
	SUB @3, 6
	JMP <-127, 100
	SPL 0, <792
	ADD #-435, 19
	JMP @12, #200
	ADD #270, <1
	SLT 20, @12
	SPL 0, <6
	DJN 700, <722
	SUB @-127, 100
	SUB @-127, 900
	SPL 0, <2
	JMP 3, 220
	SUB 3, 920
	MOV -1, <-20
	MOV 30, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -702, -10
	SUB @0, -79
	SUB 3, 220
	CMP -207, <-120
	SPL <121, 106
	MOV -7, <-20
	SUB @121, 106
	ADD 210, 30
	SPL <121, 106
	SLT 12, @10
	MOV 0, 795
	SUB @121, 106
	SPL 700, <722
	MOV -1, <-20
	SLT 12, @10
	SPL 0, <792
	ADD @-30, -66
	DJN -1, @-20
