{
 "Device" : "GW5A-25A",
 "Files" : [
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/WM8960_Init/I2C_Init_Dev.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/WM8960_Init/WM8960_Init.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/WM8960_Init/i2c_bit_shift.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/WM8960_Init/i2c_control.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/WM8960_Init/wm8960_init_table.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/adder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/allpass_fiter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/amplifer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/band_filter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/base_generator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/byte_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/chorus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/coeffs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/compressor.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/compute.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/counter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/data_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/dds/dds.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/dds_phaser/dds/dds_p.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/delay.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/delay_changable.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/delay_pipeline.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/distortion.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/echo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/eq_crtl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/equalizer/equalizer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/fifo/async_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/fifo/async_fifo_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/fifo/dpram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/fifo_top/delay_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/fifo_top/fifo_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/filter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/gains.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/i2s/i2s_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/i2s/i2s_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/lfsr_generator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/lms.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/lms16_order.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/lms_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/low_pass.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/mult16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/noise_audio.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/phaser.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/remote_filter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/reverb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/sample_filter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/sample_switch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/signed_multiplier.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/tap6_rm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/top/audio_lookback.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/src/uart_cmd.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Asus/Desktop/git_file/gowin_fpga/rubbish/impl/temp/rtl_parser.result",
 "Top" : "audio_loopback",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}