../rtl/select_result.v
../rtl/sign_logic.v
../rtl/normalize_rounder.v
../rtl/mantissa_add_sub.v
../rtl/mantissa_shifter.v
../rtl/delay_chain.v
../rtl/exponent_sub.v
../rtl/d_ff.v
../rtl/exception_block.v
../rtl/add_sub_main.v

../verif/fpu_add_sub_tb.sv
