// Seed: 1848403390
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input wire id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input tri1 id_12,
    output wand id_13,
    output tri1 id_14
);
  wire  id_16;
  logic id_17;
  wire  id_18;
  assign module_1._id_9 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd46
) (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    input  wand id_3,
    input  tri0 id_4,
    output wire id_5,
    input  wand id_6,
    input  tri0 id_7,
    input  tri  id_8,
    input  wire _id_9,
    output tri  id_10,
    output tri0 id_11
);
  wire id_13;
  wire ['b0 : id_9] id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_10,
      id_4,
      id_6,
      id_11,
      id_5,
      id_4,
      id_7,
      id_2,
      id_5,
      id_8,
      id_10,
      id_1
  );
  logic [1 : -1 'b0 -  ~  -1 'b0] id_18 = -1, id_19;
endmodule
