{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687295250030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687295250030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 00:07:29 2023 " "Processing started: Wed Jun 21 00:07:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687295250030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687295250030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyProject -c MyProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyProject -c MyProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687295250030 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687295250301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulltemplate.v 1 1 " "Found 1 design units, including 1 entities, in source file fulltemplate.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulltemplate " "Found entity 1: fulltemplate" {  } { { "fulltemplate.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/fulltemplate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/horizontal_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vertical_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgatop.v(38) " "Verilog HDL information at vgatop.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatop.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatop.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgatop " "Found entity 1: vgatop" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 vgatop.v(20) " "Verilog HDL Implicit Net warning at vgatop.v(20): created implicit net for \"clk3\"" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_bounce vgatop.v(20) " "Verilog HDL Implicit Net warning at vgatop.v(20): created implicit net for \"clk_bounce\"" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687295250341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgatop " "Elaborating entity \"vgatop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687295250356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgatop.v(41) " "Verilog HDL assignment warning at vgatop.v(41): truncated value with size 32 to match size of target (11)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "templatex vgatop.v(42) " "Verilog HDL Always Construct warning at vgatop.v(42): variable \"templatex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "templatex vgatop.v(43) " "Verilog HDL Always Construct warning at vgatop.v(43): variable \"templatex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "templatex vgatop.v(44) " "Verilog HDL Always Construct warning at vgatop.v(44): variable \"templatex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "templatey vgatop.v(38) " "Verilog HDL Always Construct warning at vgatop.v(38): inferring latch(es) for variable \"templatey\", which holds its previous value in one or more paths through the always construct" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[0\] vgatop.v(49) " "Inferred latch for \"templatey\[0\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[1\] vgatop.v(49) " "Inferred latch for \"templatey\[1\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[2\] vgatop.v(49) " "Inferred latch for \"templatey\[2\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[3\] vgatop.v(49) " "Inferred latch for \"templatey\[3\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[4\] vgatop.v(49) " "Inferred latch for \"templatey\[4\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[5\] vgatop.v(49) " "Inferred latch for \"templatey\[5\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[6\] vgatop.v(49) " "Inferred latch for \"templatey\[6\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[7\] vgatop.v(49) " "Inferred latch for \"templatey\[7\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[8\] vgatop.v(49) " "Inferred latch for \"templatey\[8\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[9\] vgatop.v(49) " "Inferred latch for \"templatey\[9\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[10\] vgatop.v(49) " "Inferred latch for \"templatey\[10\]\" at vgatop.v(49)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687295250356 "|vgatop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:u1 " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:u1\"" {  } { { "vgatop.v" "u1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687295250372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter horizontal_counter:u2 " "Elaborating entity \"horizontal_counter\" for hierarchy \"horizontal_counter:u2\"" {  } { { "vgatop.v" "u2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687295250372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.v(9) " "Verilog HDL assignment warning at horizontal_counter.v(9): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/horizontal_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687295250372 "|vgatop|horizontal_counter:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter vertical_counter:u3 " "Elaborating entity \"vertical_counter\" for hierarchy \"vertical_counter:u3\"" {  } { { "vgatop.v" "u3" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687295250388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.v(9) " "Verilog HDL assignment warning at vertical_counter.v(9): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vertical_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687295250388 "|vgatop|vertical_counter:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulltemplate fulltemplate:u4 " "Elaborating entity \"fulltemplate\" for hierarchy \"fulltemplate:u4\"" {  } { { "vgatop.v" "u4" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687295250390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "templatey\[0\] " "Latch templatey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vertical_counter:u3\|v_count\[0\] " "Ports D and ENA on the latch are fed by the same signal vertical_counter:u3\|v_count\[0\]" {  } { { "vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vertical_counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687295256062 ""}  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687295256062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687295276975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/output_files/MyProject.map.smsg " "Generated suppressed messages file C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/output_files/MyProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1687295278118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687295278324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687295278324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2344 " "Implemented 2344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687295278490 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687295278490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2316 " "Implemented 2316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687295278490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687295278490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687295278518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 00:07:58 2023 " "Processing ended: Wed Jun 21 00:07:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687295278518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687295278518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687295278518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687295278518 ""}
