{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733068070985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068070985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 17:47:50 2024 " "Processing started: Sun Dec  1 17:47:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068070985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068070985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosv_g_soc_epcs_tcmem_iic -c niosv_g_soc_epcs_tcmem_iic_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosv_g_soc_epcs_tcmem_iic -c niosv_g_soc_epcs_tcmem_iic_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068070985 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068071235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733068071257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733068071257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/niosv_g_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/niosv_g_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC " "Found entity 1: NIOSV_G_SOC" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_irq_mapper " "Found entity 1: NIOSV_G_SOC_irq_mapper" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_irq_mapper.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076740 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_mux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_mux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_demux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076755 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076755 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076755 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076755 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076766 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076768 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_010 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_010" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_008_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_008_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076770 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_008 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_008" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_007_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_007_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076771 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_007 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_007" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076772 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_006 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_006" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_005_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_005_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076773 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_005 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_005" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076774 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_004 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_004" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_003_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076775 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_003 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_003" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076776 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_002 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076778 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_001 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_001" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068076778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076779 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_soc_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_soc_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_SOC_SYS_ID " "Found entity 1: NIOSV_G_SOC_SOC_SYS_ID" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SOC_SYS_ID.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SOC_SYS_ID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_serial_uart_com.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_serial_uart_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_SERIAL_UART_COM_tx " "Found entity 1: NIOSV_G_SOC_SERIAL_UART_COM_tx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076790 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source " "Found entity 2: NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076790 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_G_SOC_SERIAL_UART_COM_rx " "Found entity 3: NIOSV_G_SOC_SERIAL_UART_COM_rx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076790 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_G_SOC_SERIAL_UART_COM_regs " "Found entity 4: NIOSV_G_SOC_SERIAL_UART_COM_regs" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076790 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSV_G_SOC_SERIAL_UART_COM " "Found entity 5: NIOSV_G_SOC_SERIAL_UART_COM" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_NIOSV_G_CPU " "Found entity 1: NIOSV_G_SOC_NIOSV_G_CPU" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper " "Found entity 1: NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (NIOSV_G_SOC) " "Found design unit 1: niosv_dm_def (SystemVerilog) (NIOSV_G_SOC)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_def.sv" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068076947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068076947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_rom " "Found entity 1: niosv_debug_rom" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_rom.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077224 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733068077225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077225 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733068077226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (NIOSV_G_SOC) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (NIOSV_G_SOC)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_interrupt_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_multiplier " "Found entity 1: niosv_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_divider " "Found entity 1: niosv_divider" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_divider.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_divider.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32dec.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32dec_altecc_decoder_jqe " "Found entity 1: niosv_altecc_32dec_altecc_decoder_jqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077845 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32dec " "Found entity 2: niosv_altecc_32dec" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32enc.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32enc_altecc_encoder_08b " "Found entity 1: niosv_altecc_32enc_altecc_encoder_08b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077911 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32enc " "Found entity 2: niosv_altecc_32enc" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec20.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec20_altecc_decoder_cqe " "Found entity 1: niosv_altecc_dec20_altecc_decoder_cqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077980 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec20 " "Found entity 2: niosv_altecc_dec20" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068077980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068077980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc20.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc20_altecc_encoder_p7b " "Found entity 1: niosv_altecc_enc20_altecc_encoder_p7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078039 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc20 " "Found entity 2: niosv_altecc_enc20" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec21.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec21_altecc_decoder_eqe " "Found entity 1: niosv_altecc_dec21_altecc_decoder_eqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078103 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec21 " "Found entity 2: niosv_altecc_dec21" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc21.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc21_altecc_encoder_r7b " "Found entity 1: niosv_altecc_enc21_altecc_encoder_r7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078156 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc21 " "Found entity 2: niosv_altecc_enc21" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec22.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec22_altecc_decoder_gqe " "Found entity 1: niosv_altecc_dec22_altecc_decoder_gqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078217 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec22 " "Found entity 2: niosv_altecc_dec22" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc22.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc22_altecc_encoder_t7b " "Found entity 1: niosv_altecc_enc22_altecc_encoder_t7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078272 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc22 " "Found entity 2: niosv_altecc_enc22" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec23.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec23_altecc_decoder_iqe " "Found entity 1: niosv_altecc_dec23_altecc_decoder_iqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078335 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec23 " "Found entity 2: niosv_altecc_dec23" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc23.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc23_altecc_encoder_v7b " "Found entity 1: niosv_altecc_enc23_altecc_encoder_v7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078405 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc23 " "Found entity 2: niosv_altecc_enc23" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec24.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec24_altecc_decoder_bqe " "Found entity 1: niosv_altecc_dec24_altecc_decoder_bqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078467 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec24 " "Found entity 2: niosv_altecc_dec24" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc24.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc24_altecc_encoder_o7b " "Found entity 1: niosv_altecc_enc24_altecc_encoder_o7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078526 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc24 " "Found entity 2: niosv_altecc_enc24" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec25.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec25_altecc_decoder_dqe " "Found entity 1: niosv_altecc_dec25_altecc_decoder_dqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078592 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec25 " "Found entity 2: niosv_altecc_dec25" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc25.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc25_altecc_encoder_q7b " "Found entity 1: niosv_altecc_enc25_altecc_encoder_q7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078652 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc25 " "Found entity 2: niosv_altecc_enc25" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec26.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec26_altecc_decoder_fqe " "Found entity 1: niosv_altecc_dec26_altecc_decoder_fqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078718 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec26 " "Found entity 2: niosv_altecc_dec26" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc26.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc26_altecc_encoder_s7b " "Found entity 1: niosv_altecc_enc26_altecc_encoder_s7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078778 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc26 " "Found entity 2: niosv_altecc_enc26" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ecc_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ecc_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ecc_ram " "Found entity 1: niosv_ecc_ram" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ecc_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ecc_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_enc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_enc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_enc_dec " "Found entity 1: niosv_enc_dec" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_enc_dec.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_enc_dec.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_tcm_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_tcm_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_tcm_ram " "Found entity 1: niosv_tcm_ram" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068078961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068078961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_victim_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_victim_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_victim_buffer " "Found entity 1: niosv_victim_buffer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_alu " "Found entity 1: niosv_g_alu" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_alu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_fetch " "Found entity 1: niosv_g_fetch" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dcache.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dcache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_dcache " "Found entity 1: niosv_g_dcache" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079240 ""} { "Info" "ISGN_ENTITY_NAME" "2 dcache_mem_op_state " "Found entity 2: dcache_mem_op_state" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079240 ""} { "Info" "ISGN_ENTITY_NAME" "3 dtcs_mem_op_state_slv " "Found entity 3: dtcs_mem_op_state_slv" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_instr_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_instr_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_instr_cache " "Found entity 1: niosv_g_instr_cache" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079327 ""} { "Info" "ISGN_ENTITY_NAME" "2 itcs_mem_op_state_slv " "Found entity 2: itcs_mem_op_state_slv" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fp_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fp_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_g_fp_def (SystemVerilog) (NIOSV_G_SOC) " "Found design unit 1: niosv_g_fp_def (SystemVerilog) (NIOSV_G_SOC)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fp_def.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fp_def.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fpu.sv 22 22 " "Found 22 design units, including 22 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_fpu " "Found entity 1: niosv_g_fpu" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_g_fpu_classifier " "Found entity 2: niosv_g_fpu_classifier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosv_g_fpu_E_to_fpr_ops " "Found entity 3: niosv_g_fpu_E_to_fpr_ops" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosv_g_fpu_E_to_gpr_ops " "Found entity 4: niosv_g_fpu_E_to_gpr_ops" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosv_g_fp32_fclass " "Found entity 5: niosv_g_fp32_fclass" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 802 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosv_g_fpu_int_to_fp32 " "Found entity 6: niosv_g_fpu_int_to_fp32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosv_g_fpu_fp32_to_int " "Found entity 7: niosv_g_fpu_fp32_to_int" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosv_g_fpu_fp32_min_max " "Found entity 8: niosv_g_fpu_fp32_min_max" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosv_g_fpu_fp32_dsp_adder " "Found entity 9: niosv_g_fpu_fp32_dsp_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosv_g_fpu_fp32_dsp_fused_multiplier " "Found entity 10: niosv_g_fpu_fp32_dsp_fused_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosv_g_fpu_generic_fp32_dsp_adder " "Found entity 11: niosv_g_fpu_generic_fp32_dsp_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosv_g_fpu_soft_float_multiply_add_ops " "Found entity 12: niosv_g_fpu_soft_float_multiply_add_ops" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosv_g_fpu_fp32_divider " "Found entity 13: niosv_g_fpu_fp32_divider" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosv_g_fpu_fp32_sqrt " "Found entity 14: niosv_g_fpu_fp32_sqrt" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosv_g_fpu_tennm_fp32_adder " "Found entity 15: niosv_g_fpu_tennm_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosv_g_fpu_tennm_fp32_multiplier " "Found entity 16: niosv_g_fpu_tennm_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosv_g_fpu_fourteennm_fp32_adder " "Found entity 17: niosv_g_fpu_fourteennm_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosv_g_fpu_fourteennm_fp32_multiplier " "Found entity 18: niosv_g_fpu_fourteennm_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosv_g_fpu_twentynm_fp32_adder " "Found entity 19: niosv_g_fpu_twentynm_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosv_g_fpu_twentynm_fp32_multiplier " "Found entity 20: niosv_g_fpu_twentynm_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosv_g_fpu_cyclone10gx_fp32_adder " "Found entity 21: niosv_g_fpu_cyclone10gx_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosv_g_fpu_cyclone10gx_fp32_multiplier " "Found entity 22: niosv_g_fpu_cyclone10gx_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/int33_to_fp32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/int33_to_fp32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int33_to_fp32 " "Found entity 1: int33_to_fp32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/int33_to_fp32.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/int33_to_fp32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_int32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_int32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_to_int32 " "Found entity 1: fp32_to_int32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_int32.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_int32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_uint32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_uint32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_to_uint32 " "Found entity 1: fp32_to_uint32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_uint32.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_uint32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_alu_cycloneivgx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_alu_cycloneivgx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_alu_cycloneivgx " "Found entity 1: fp32_alu_cycloneivgx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068079981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068079981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_mult_cycloneivgx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_mult_cycloneivgx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_mult_cycloneivgx " "Found entity 1: fp32_mult_cycloneivgx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_div " "Found entity 1: fp32_div" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_div.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_div.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_sqrt " "Found entity 1: fp32_sqrt" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_dspba_delay_ver " "Found entity 1: niosv_g_dspba_delay_ver" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080306 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_g_dspba_sync_reg_ver " "Found entity 2: niosv_g_dspba_sync_reg_ver" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080306 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosv_g_dspba_pipe " "Found entity 3: niosv_g_dspba_pipe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080306 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosv_g_dspba_dcfifo_mixed_widths " "Found entity 4: niosv_g_dspba_dcfifo_mixed_widths" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/instr_decoder_niosv_g_soc_niosv_g_cpu_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/instr_decoder_niosv_g_soc_niosv_g_cpu_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart " "Found entity 1: instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_core_niosv_g_soc_niosv_g_cpu_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_core_niosv_g_soc_niosv_g_cpu_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart " "Found entity 1: niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_NIOSV_G_CPU_hart " "Found entity 1: NIOSV_G_SOC_NIOSV_G_CPU_hart" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_jtag_uart_com.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_jtag_uart_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_w " "Found entity 1: NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_w" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080314 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_JTAG_UART_COM_scfifo_w " "Found entity 2: NIOSV_G_SOC_JTAG_UART_COM_scfifo_w" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080314 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_r " "Found entity 3: NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_r" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080314 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_G_SOC_JTAG_UART_COM_scfifo_r " "Found entity 4: NIOSV_G_SOC_JTAG_UART_COM_scfifo_r" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080314 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSV_G_SOC_JTAG_UART_COM " "Found entity 5: NIOSV_G_SOC_JTAG_UART_COM" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpo2_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpo2_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_GPO2_LEDG " "Found entity 1: NIOSV_G_SOC_GPO2_LEDG" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPO2_LEDG.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPO2_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi1_dipsw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi1_dipsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_GPI1_DIPSW " "Found entity 1: NIOSV_G_SOC_GPI1_DIPSW" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI1_DIPSW.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI1_DIPSW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi0_btn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi0_btn.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_GPI0_BTN " "Found entity 1: NIOSV_G_SOC_GPI0_BTN" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI0_BTN.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI0_BTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_epcq_controller_instance_name.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_epcq_controller_instance_name.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_epcq_controller_arb " "Found entity 1: altera_epcq_controller_arb" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_epcq_controller " "Found entity 1: altera_epcq_controller" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name_asmi_parallel_instance_name.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name_asmi_parallel_instance_name.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_altpll_clks.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_altpll_clks.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c " "Found entity 1: NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080344 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6 " "Found entity 2: NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080344 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2 " "Found entity 3: NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080344 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_G_SOC_ALTPLL_CLKS " "Found entity 4: NIOSV_G_SOC_ALTPLL_CLKS" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "niosv_g_soc_epcs_tcmem_iic_top.sv(36) " "Verilog HDL information at niosv_g_soc_epcs_tcmem_iic_top.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733068080345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_soc_epcs_tcmem_iic_top " "Found entity 1: niosv_g_soc_epcs_tcmem_iic_top" {  } { { "../hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosv_g_soc_epcs_tcmem_iic_top " "Elaborating entity \"niosv_g_soc_epcs_tcmem_iic_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733068080453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC NIOSV_G_SOC:NIOSV_G_SOC_inst " "Elaborating entity \"NIOSV_G_SOC\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\"" {  } { { "../hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" "NIOSV_G_SOC_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "altpll_clks" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080498 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 NIOSV_G_SOC_ALTPLL_CLKS.v(249) " "Output port \"c1\" at NIOSV_G_SOC_ALTPLL_CLKS.v(249) has no driver" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733068080499 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2 " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "stdsync2" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "dffpipe3" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2:sd1 " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2:sd1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "sd1" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "epcs_flash_controller_prog" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "epcq_controller_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_epcq_controller_arb NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name " "Elaborating entity \"altera_epcq_controller_arb\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" "epcq_controller_instance_name" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_epcq_controller NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name\|altera_epcq_controller:controller " "Elaborating entity \"altera_epcq_controller\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name\|altera_epcq_controller:controller\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" "controller" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sce_combi altera_epcq_controller.sv(116) " "Verilog HDL or VHDL warning at altera_epcq_controller.sv(116): object \"write_sce_combi\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068080559 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n_reg altera_epcq_controller.sv(126) " "Verilog HDL or VHDL warning at altera_epcq_controller.sv(126): object \"reset_n_reg\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068080559 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_sce altera_epcq_controller.sv(139) " "Verilog HDL or VHDL warning at altera_epcq_controller.sv(139): object \"temp_sce\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068080559 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "asmi_parallel_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" "asmi_parallel_instance_name" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_prot_reg NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v(149) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v(149): object \"illegal_write_prot_reg\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068080587 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "addbyte_cntr" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080630 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068080630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9vg " "Found entity 1: a_graycounter_9vg" {  } { { "db/a_graycounter_9vg.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_graycounter_9vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9vg NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\|a_graycounter_9vg:auto_generated " "Elaborating entity \"a_graycounter_9vg\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\|a_graycounter_9vg:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_graycounter.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "spstage_cntr" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 440 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080671 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 440 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068080671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8vg " "Found entity 1: a_graycounter_8vg" {  } { { "db/a_graycounter_8vg.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_graycounter_8vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8vg NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\|a_graycounter_8vg:auto_generated " "Elaborating entity \"a_graycounter_8vg\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\|a_graycounter_8vg:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_graycounter.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "cmpr5" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080723 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068080723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7pd " "Found entity 1: cmpr_7pd" {  } { { "db/cmpr_7pd.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/cmpr_7pd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7pd NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\|cmpr_7pd:auto_generated " "Elaborating entity \"cmpr_7pd\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\|cmpr_7pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "pgwr_data_cntr" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080785 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068080785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_haj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_haj " "Found entity 1: cntr_haj" {  } { { "db/cntr_haj.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/cntr_haj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_haj NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\|cntr_haj:auto_generated " "Elaborating entity \"cntr_haj\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\|cntr_haj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4 " "Elaborating entity \"scfifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "scfifo4" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1751 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 258 " "Parameter \"lpm_numwords\" = \"258\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068080933 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1751 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068080933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3em.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3em " "Found entity 1: scfifo_3em" {  } { { "db/scfifo_3em.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/scfifo_3em.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3em NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated " "Elaborating entity \"scfifo_3em\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_abs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_abs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_abs " "Found entity 1: a_dpfifo_abs" {  } { { "db/a_dpfifo_abs.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_abs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_abs NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo " "Elaborating entity \"a_dpfifo_abs\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\"" {  } { { "db/scfifo_3em.tdf" "dpfifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/scfifo_3em.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_48e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_48e " "Found entity 1: a_fefifo_48e" {  } { { "db/a_fefifo_48e.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_fefifo_48e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068080989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068080989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_48e NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state " "Elaborating entity \"a_fefifo_48e\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state\"" {  } { { "db/a_dpfifo_abs.tdf" "fifo_state" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_abs.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068080991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/cntr_go7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_48e.tdf" "count_usedw" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_fefifo_48e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lm1 " "Found entity 1: altsyncram_2lm1" {  } { { "db/altsyncram_2lm1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_2lm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lm1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|altsyncram_2lm1:FIFOram " "Elaborating entity \"altsyncram_2lm1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|altsyncram_2lm1:FIFOram\"" {  } { { "db/a_dpfifo_abs.tdf" "FIFOram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_abs.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/cntr_4ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_abs.tdf" "rd_ptr_count" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_abs.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_GPI0_BTN NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI0_BTN:gpi0_btn " "Elaborating entity \"NIOSV_G_SOC_GPI0_BTN\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI0_BTN:gpi0_btn\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "gpi0_btn" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_GPI1_DIPSW NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw " "Elaborating entity \"NIOSV_G_SOC_GPI1_DIPSW\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "gpi1_dipsw" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_GPO2_LEDG NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg " "Elaborating entity \"NIOSV_G_SOC_GPO2_LEDG\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "gpo2_ledg" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_JTAG_UART_COM NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com " "Elaborating entity \"NIOSV_G_SOC_JTAG_UART_COM\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "jtag_uart_com" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_JTAG_UART_COM_scfifo_w NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w " "Elaborating entity \"NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "wfifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081206 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068081206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5t21 " "Found entity 1: scfifo_5t21" {  } { { "db/scfifo_5t21.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/scfifo_5t21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5t21 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated " "Elaborating entity \"scfifo_5t21\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7211 " "Found entity 1: a_dpfifo_7211" {  } { { "db/a_dpfifo_7211.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_7211.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7211 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo " "Elaborating entity \"a_dpfifo_7211\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\"" {  } { { "db/scfifo_5t21.tdf" "dpfifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/scfifo_5t21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_pdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_pdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_pdf " "Found entity 1: a_fefifo_pdf" {  } { { "db/a_fefifo_pdf.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_fefifo_pdf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_pdf NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state " "Elaborating entity \"a_fefifo_pdf\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state\"" {  } { { "db/a_dpfifo_7211.tdf" "fifo_state" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_7211.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/cntr_eo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state\|cntr_eo7:count_usedw " "Elaborating entity \"cntr_eo7\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state\|cntr_eo7:count_usedw\"" {  } { { "db/a_fefifo_pdf.tdf" "count_usedw" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_fefifo_pdf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlo1 " "Found entity 1: altsyncram_rlo1" {  } { { "db/altsyncram_rlo1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_rlo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlo1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|altsyncram_rlo1:FIFOram " "Elaborating entity \"altsyncram_rlo1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|altsyncram_rlo1:FIFOram\"" {  } { { "db/a_dpfifo_7211.tdf" "FIFOram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_7211.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/cntr_2ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068081338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068081338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|cntr_2ob:rd_ptr_count " "Elaborating entity \"cntr_2ob\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|cntr_2ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_7211.tdf" "rd_ptr_count" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/a_dpfifo_7211.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_JTAG_UART_COM_scfifo_r NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r " "Elaborating entity \"NIOSV_G_SOC_JTAG_UART_COM_scfifo_r\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 7 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 7 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068081529 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068081529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_NIOSV_G_CPU NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu " "Elaborating entity \"NIOSV_G_SOC_NIOSV_G_CPU\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "niosv_g_cpu" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_NIOSV_G_CPU_hart NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart " "Elaborating entity \"NIOSV_G_SOC_NIOSV_G_CPU_hart\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "hart" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_ci_f7 NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(275) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(275): object \"core_ci_f7\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068081980 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst " "Elaborating entity \"niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "core_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068081998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_reg_c niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(304) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(304): object \"rd_reg_c\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082001 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_fpr_en niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(315) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(315): object \"wr_fpr_en\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082001 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_fpr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(316) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(316): object \"wr_fpr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082001 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_fpr_data niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(317) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(317): object \"wr_fpr_data\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082001 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_instr_valid niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(328) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(328): object \"W_instr_valid\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082001 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_nxt_seq_pc niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(335) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(335): object \"M0_nxt_seq_pc\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082001 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_instr_word niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(357) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(357): object \"W_instr_word\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082002 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_mem_op niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(465) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(465): object \"M0_mem_op\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082002 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_jmp niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(471) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(471): object \"E_jmp\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082002 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_ebreak_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(472) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(472): object \"E_ebreak_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082002 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_ecall_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(473) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(473): object \"E_ecall_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082002 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_rs3_fpr_val niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(535) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(535): object \"D_rs3_fpr_val\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082003 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_rs1_fpr_val niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(539) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(539): object \"E_rs1_fpr_val\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082003 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_rs1_gpr_val niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(543) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(543): object \"M0_rs1_gpr_val\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082003 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_multicycle_instr_done niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(549) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(549): object \"M0_multicycle_instr_done\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082003 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_expn_type niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(619) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(619): object \"I_expn_type\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082003 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_expn_type niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(624) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(624): object \"W_expn_type\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082003 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_instr_incorrect niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(765) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(765): object \"M0_instr_incorrect\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 765 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_itag_incorrect niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(768) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(768): object \"M0_itag_incorrect\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_ecc_rs1 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(797) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(797): object \"M0_ecc_rs1\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_ecc_rs2 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(798) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(798): object \"M0_ecc_rs2\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 798 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ecc_src niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(801) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(801): object \"ecc_src\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 801 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_ebreak_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1050) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1050): object \"I_ebreak_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1050 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_ecall_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1051) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1051): object \"I_ecall_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1051 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082004 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(813) " "Verilog HDL assignment warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(813): truncated value with size 32 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068082005 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1237) " "Verilog HDL assignment warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1237): truncated value with size 4 to match size of target (2)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068082009 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699) " "Verilog HDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1699 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1733068082013 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699) " "Verilog HDL Case Statement warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699): incomplete case statement has no default case item" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1699 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733068082013 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712) " "Verilog HDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1712 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1733068082014 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712) " "Verilog HDL Case Statement warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712): incomplete case statement has no default case item" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1712 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733068082014 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fetch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst " "Elaborating entity \"niosv_g_fetch\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "instr_fetch_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_instr_buffer NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst " "Elaborating entity \"niosv_instr_buffer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" "buffer_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_instr_cache NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst " "Elaborating entity \"niosv_g_instr_cache\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "icache_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_tcm_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst " "Elaborating entity \"niosv_tcm_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "tcm1_ram_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "tcm_ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082371 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068082371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udt1 " "Found entity 1: altsyncram_udt1" {  } { { "db/altsyncram_udt1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_udt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068082396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068082396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udt1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram\|altsyncram_udt1:auto_generated " "Elaborating entity \"altsyncram_udt1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_tcm_ram:tcm1_ram_inst\|altsyncram:tcm_ram_no_ecc.data_ram\|altsyncram_udt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "itcs_mem_op_state_slv NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs_mem_op_state_slv:read_resp_itcs1 " "Elaborating entity \"itcs_mem_op_state_slv\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs_mem_op_state_slv:read_resp_itcs1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "read_resp_itcs1" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "non_ecc_iram.icache_iram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082532 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068082532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4p1 " "Found entity 1: altsyncram_t4p1" {  } { { "db/altsyncram_t4p1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_t4p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068082558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068082558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4p1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_t4p1:auto_generated " "Elaborating entity \"altsyncram_t4p1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_t4p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "non_ecc_iram.icache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082612 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068082612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkj1 " "Found entity 1: altsyncram_hkj1" {  } { { "db/altsyncram_hkj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_hkj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068082639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068082639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkj1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_hkj1:auto_generated " "Elaborating entity \"altsyncram_hkj1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_hkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gp_reg_file_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" "non_ecc_regfile.reg_file_a" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068082765 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068082765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71p1 " "Found entity 1: altsyncram_71p1" {  } { { "db/altsyncram_71p1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_71p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068082792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068082792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71p1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_71p1:auto_generated " "Elaborating entity \"altsyncram_71p1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_71p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst " "Elaborating entity \"instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "instr_decoder_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_iw_r_rs3 instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(100) " "Verilog HDL or VHDL warning at instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(100): object \"D_iw_r_rs3\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082844 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_cbo_instr instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(107) " "Verilog HDL or VHDL warning at instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(107): object \"D_cbo_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068082844 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_alu NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_alu:alu_inst " "Elaborating entity \"niosv_g_alu\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_alu:alu_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "alu_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_multiplier NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst " "Elaborating entity \"niosv_multiplier\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gen_muldiv.mul_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068082979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "dsp_mult_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a CLOCK0 " "Parameter \"signed_latency_clock_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b CLOCK0 " "Parameter \"signed_latency_clock_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083050 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068083050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_6fo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_6fo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_6fo2 " "Found entity 1: altera_mult_add_6fo2" {  } { { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068083077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068083077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_6fo2 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated " "Elaborating entity \"altera_mult_add_6fo2\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_6fo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a CLOCK0 " "Parameter \"signed_latency_clock_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b CLOCK0 " "Parameter \"signed_latency_clock_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083146 ""}  } { { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068083146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083240 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_divider NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_divider:gen_muldiv.div_inst " "Elaborating entity \"niosv_divider\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_divider:gen_muldiv.div_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gen_muldiv.div_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dcache NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst " "Elaborating entity \"niosv_g_dcache\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "lsu_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|altera_avalon_sc_fifo:wr_rsp_status " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|altera_avalon_sc_fifo:wr_rsp_status\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "wr_rsp_status" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "non_ecc_tagram.dcache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083662 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068083662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dkj1 " "Found entity 1: altsyncram_dkj1" {  } { { "db/altsyncram_dkj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_dkj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068083687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068083687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dkj1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_dkj1:auto_generated " "Elaborating entity \"altsyncram_dkj1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_dkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_victim_buffer NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst " "Elaborating entity \"niosv_victim_buffer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "niosv_victim_buffer_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "victim_buffer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 34 " "Parameter \"width_a\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 34 " "Parameter \"width_b\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083793 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068083793 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_46f1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_46f1.tdf" 1140 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068083818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46f1 " "Found entity 1: altsyncram_46f1" {  } { { "db/altsyncram_46f1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_46f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068083818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068083818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46f1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\|altsyncram_46f1:auto_generated " "Elaborating entity \"altsyncram_46f1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\|altsyncram_46f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_mem_op_state NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dcache_mem_op_state:read_cmd " "Elaborating entity \"dcache_mem_op_state\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dcache_mem_op_state:read_cmd\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "read_cmd" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_tcm_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram " "Elaborating entity \"niosv_tcm_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "dtcm1_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "tcm_ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068083995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068083996 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068083996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edt1 " "Found entity 1: altsyncram_edt1" {  } { { "db/altsyncram_edt1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_edt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068084035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068084035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edt1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram\|altsyncram_edt1:auto_generated " "Elaborating entity \"altsyncram_edt1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_tcm_ram:dtcm1_ram\|altsyncram:tcm_ram_no_ecc.data_ram\|altsyncram_edt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dtcs_mem_op_state_slv NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs_mem_op_state_slv:read_resp_dtcs1 " "Elaborating entity \"dtcs_mem_op_state_slv\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs_mem_op_state_slv:read_resp_dtcs1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "read_resp_dtcs1" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csr NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst " "Elaborating entity \"niosv_csr\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "csr_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_interrupt_handler NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst " "Elaborating entity \"niosv_interrupt_handler\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "irq_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_timer_msip NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_timer_msip:timer_module " "Elaborating entity \"niosv_timer_msip\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_timer_msip:timer_module\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "timer_module" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_top NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod " "Elaborating entity \"niosv_dm_top\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "dbg_mod" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_jtag2mm NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst " "Elaborating entity \"niosv_dm_jtag2mm\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" "dtm_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "vjtag_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 5 " "Parameter \"sld_ir_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 19 " "Parameter \"sld_type_id\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084442 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068084442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "cmd_clk_xer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "rsp_clk_xer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_module NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst " "Elaborating entity \"niosv_debug_module\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" "dm_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "niosv_dm_csr_mem_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10 " "Parameter \"numwords_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068084690 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068084690 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_coj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_coj1.tdf" 1010 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068084716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_coj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_coj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_coj1 " "Found entity 1: altsyncram_coj1" {  } { { "db/altsyncram_coj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_coj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068084717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068084717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_coj1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_coj1:auto_generated " "Elaborating entity \"altsyncram_coj1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_coj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_rom NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst " "Elaborating entity \"niosv_debug_rom\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "dbg_rom_inst" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper:irq_mapper " "Elaborating entity \"NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper:irq_mapper\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "irq_mapper" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "serial_uart_com" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_tx NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_tx\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_tx" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_rx NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_rx\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_rx" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source:the_NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source:the_NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_altera_std_synchronizer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_regs NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_regs\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_regs" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SOC_SYS_ID NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SOC_SYS_ID:soc_sys_id " "Elaborating entity \"NIOSV_G_SOC_SOC_SYS_ID\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SOC_SYS_ID:soc_sys_id\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "soc_sys_id" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "mm_interconnect_0" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068084855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_data_manager_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_data_manager_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_data_manager_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_instruction_manager_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_instruction_manager_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_manager_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_csr_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_csr_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:soc_sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:soc_sys_id_control_slave_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "soc_sys_id_control_slave_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_dm_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_dm_agent_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_dm_agent_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_clks_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_clks_pll_slave_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "altpll_clks_pll_slave_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_uart_com_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_uart_com_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "serial_uart_com_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpi0_btn_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpi0_btn_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "gpi0_btn_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpo2_ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpo2_ledg_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "gpo2_ledg_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_timer_sw_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_timer_sw_agent_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_timer_sw_agent_translator" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_data_manager_agent" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_instruction_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_instruction_manager_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_manager_agent" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_data_tcs1_agent" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 32 to match size of target (13)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085519 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085519 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085520 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 32 to match size of target (13)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085520 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085521 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 32 to match size of target (13)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085522 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_data_tcs1_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_tcs1_agent" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 32 to match size of target (15)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085577 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085577 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085577 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 32 to match size of target (15)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085578 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085578 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 32 to match size of target (15)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068085579 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:niosv_g_cpu_instruction_tcs1_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_agent" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_agent" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_dm_agent_agent_rsp_fifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_dm_agent_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router\|NIOSV_G_SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router\|NIOSV_G_SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_001 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_001\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_001" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_001_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_001:router_001\|NIOSV_G_SOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_001:router_001\|NIOSV_G_SOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002\|NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002\|NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_003 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_003\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_003:router_003\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_003" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_003_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_003:router_003\|NIOSV_G_SOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_003:router_003\|NIOSV_G_SOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_003.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_004 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_004\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_004" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004\|NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004\|NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_005 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_005\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_005:router_005\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_005" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_005_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_005:router_005\|NIOSV_G_SOC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_005:router_005\|NIOSV_G_SOC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_006 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_006\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_006" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006\|NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006\|NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_007 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_007\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_007:router_007\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_007" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_007_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_007:router_007\|NIOSV_G_SOC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_007:router_007\|NIOSV_G_SOC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_008 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_008\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_008:router_008\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_008" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_008_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_008:router_008\|NIOSV_G_SOC_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_008:router_008\|NIOSV_G_SOC_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_008.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_010 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_010\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_010" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068085999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010\|NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010\|NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_wr_limiter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_manager_wr_limiter" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_data_tcs1_wr_burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (9)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068086075 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (9)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068086335 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_demux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_mux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_008" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_009" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_mux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 7023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 7141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "crosser" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 7204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068086957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 7743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_irq_mapper NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_irq_mapper:irq_mapper " "Elaborating entity \"NIOSV_G_SOC_irq_mapper\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_irq_mapper:irq_mapper\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "irq_mapper" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "irq_synchronizer" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "rst_controller" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068087180 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "wr_byteen non_ecc_tagram.dcache_tag_ram 2 3 " "Port \"wr_byteen\" on the entity instantiation of \"non_ecc_tagram.dcache_tag_ram\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "non_ecc_tagram.dcache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1104 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1733068088850 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wr_byteen non_ecc_iram.icache_tag_ram 4 3 " "Port \"wr_byteen\" on the entity instantiation of \"non_ecc_iram.icache_tag_ram\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "non_ecc_iram.icache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1211 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1733068088876 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733068089279 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.01.17:48:11 Progress: Loading sldeb37c75d/alt_sld_fab_wrapper_hw.tcl " "2024.12.01.17:48:11 Progress: Loading sldeb37c75d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068091684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068094245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068094310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068099498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068099593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068099685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068099794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068099798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068099798 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733068100493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeb37c75d/alt_sld_fab.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068100661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068100744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068100747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068100798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100871 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068100871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068100944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068100944 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "19 " "Ignored 19 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "19 " "Ignored 19 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1733068103069 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733068103069 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem " "RAM logic \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" "queue_mem" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" 56 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733068105741 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733068105741 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE niosv_g_soc_epcs_tcmem_iic.niosv_g_soc_epcs_tcmem_iic_top0.rtl.mif " "Parameter INIT_FILE set to niosv_g_soc_epcs_tcmem_iic.niosv_g_soc_epcs_tcmem_iic_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733068110738 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068110738 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733068110738 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068110740 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733068110740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068110764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110765 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068110765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvg1 " "Found entity 1: altsyncram_uvg1" {  } { { "db/altsyncram_uvg1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_uvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068110795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068110795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068110817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE niosv_g_soc_epcs_tcmem_iic.niosv_g_soc_epcs_tcmem_iic_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"niosv_g_soc_epcs_tcmem_iic.niosv_g_soc_epcs_tcmem_iic_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110817 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068110817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em41 " "Found entity 1: altsyncram_em41" {  } { { "db/altsyncram_em41.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/altsyncram_em41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068110842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068110842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068110881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733068110881 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733068110881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kp01 " "Found entity 1: mult_kp01" {  } { { "db/mult_kp01.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/db/mult_kp01.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068110906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068110906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733068111657 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|wire_sd3_data0out " "WYSIWYG SPI primitive \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|wire_sd3_data0out\" converted to equivalent logic" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 492 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" 56 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 166 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 240 0 0 } } { "../hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" 72 0 0 } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1733068111776 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1733068111776 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1733068111791 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733068111791 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 44 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 61 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 539 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" 32 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 352 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 569 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 252 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 671 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 398 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" 200 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 364 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1468 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1481 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 300 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 43 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 273 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 191 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733068111857 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733068111858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068116719 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1201 " "1201 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733068122335 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_altpll_gjh2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 295 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 210 0 0 } } { "../hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/hdl/niosv_g_soc_epcs_tcmem_iic_top.sv" 72 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1733068122537 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068122568 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1733068123275 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068123275 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068123275 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  EXT_CLK_50M " "  20.000  EXT_CLK_50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068123275 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " "  10.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068123275 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " "  40.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068123275 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068123275 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068123588 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1434 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1434 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733068126882 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068126888 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 252 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 252 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733068128009 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068128021 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733068128228 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733068128228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068128332 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068128682 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068128812 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733068128859 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068128860 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733068128941 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068128942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/output_files/niosv_g_soc_epcs_tcmem_iic_top.map.smsg " "Generated suppressed messages file C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/quartus/output_files/niosv_g_soc_epcs_tcmem_iic_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068130298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733068132681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068132681 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "43 " "Optimize away 43 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[3\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[3\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068132973 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[5\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[5\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068132973 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[7\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[7\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068132973 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[11\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[11\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068132973 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s1_signed " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s1_signed\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 380 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068132973 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s2_signed " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s2_signed\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/8.niosv_g_soc_epcs_tcmem_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 381 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068132973 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1733068132973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15115 " "Implemented 15115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733068133344 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733068133344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14687 " "Implemented 14687 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733068133344 ""} { "Info" "ICUT_CUT_TM_RAMS" "393 " "Implemented 393 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733068133344 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733068133344 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733068133344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733068133344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5226 " "Peak virtual memory: 5226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068133440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 17:48:53 2024 " "Processing ended: Sun Dec  1 17:48:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068133440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068133440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068133440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068133440 ""}
