#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2754f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27a4560 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x27532c0 .functor NOT 1, L_0x27cf1a0, C4<0>, C4<0>, C4<0>;
L_0x276e7f0 .functor XOR 8, L_0x27ced30, L_0x27ceef0, C4<00000000>, C4<00000000>;
L_0x27a5980 .functor XOR 8, L_0x276e7f0, L_0x27cf030, C4<00000000>, C4<00000000>;
v0x27cc910_0 .net *"_ivl_10", 7 0, L_0x27cf030;  1 drivers
v0x27cca10_0 .net *"_ivl_12", 7 0, L_0x27a5980;  1 drivers
v0x27ccaf0_0 .net *"_ivl_2", 7 0, L_0x27cec90;  1 drivers
v0x27ccbb0_0 .net *"_ivl_4", 7 0, L_0x27ced30;  1 drivers
v0x27ccc90_0 .net *"_ivl_6", 7 0, L_0x27ceef0;  1 drivers
v0x27ccdc0_0 .net *"_ivl_8", 7 0, L_0x276e7f0;  1 drivers
v0x27ccea0_0 .net "areset", 0 0, L_0x27536d0;  1 drivers
v0x27ccf40_0 .var "clk", 0 0;
v0x27ccfe0_0 .net "predict_history_dut", 6 0, v0x27cbca0_0;  1 drivers
v0x27cd130_0 .net "predict_history_ref", 6 0, L_0x27ceb00;  1 drivers
v0x27cd1d0_0 .net "predict_pc", 6 0, L_0x27cdd90;  1 drivers
v0x27cd270_0 .net "predict_taken_dut", 0 0, v0x27cbee0_0;  1 drivers
v0x27cd310_0 .net "predict_taken_ref", 0 0, L_0x27ce940;  1 drivers
v0x27cd3b0_0 .net "predict_valid", 0 0, v0x27c87c0_0;  1 drivers
v0x27cd450_0 .var/2u "stats1", 223 0;
v0x27cd4f0_0 .var/2u "strobe", 0 0;
v0x27cd5b0_0 .net "tb_match", 0 0, L_0x27cf1a0;  1 drivers
v0x27cd760_0 .net "tb_mismatch", 0 0, L_0x27532c0;  1 drivers
v0x27cd800_0 .net "train_history", 6 0, L_0x27ce340;  1 drivers
v0x27cd8c0_0 .net "train_mispredicted", 0 0, L_0x27ce1e0;  1 drivers
v0x27cd960_0 .net "train_pc", 6 0, L_0x27ce4d0;  1 drivers
v0x27cda20_0 .net "train_taken", 0 0, L_0x27cdfc0;  1 drivers
v0x27cdac0_0 .net "train_valid", 0 0, v0x27c9140_0;  1 drivers
v0x27cdb60_0 .net "wavedrom_enable", 0 0, v0x27c9210_0;  1 drivers
v0x27cdc00_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x27c92b0_0;  1 drivers
v0x27cdca0_0 .net "wavedrom_title", 511 0, v0x27c9390_0;  1 drivers
L_0x27cec90 .concat [ 7 1 0 0], L_0x27ceb00, L_0x27ce940;
L_0x27ced30 .concat [ 7 1 0 0], L_0x27ceb00, L_0x27ce940;
L_0x27ceef0 .concat [ 7 1 0 0], v0x27cbca0_0, v0x27cbee0_0;
L_0x27cf030 .concat [ 7 1 0 0], L_0x27ceb00, L_0x27ce940;
L_0x27cf1a0 .cmp/eeq 8, L_0x27cec90, L_0x27a5980;
S_0x2757000 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x27a4560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x27567c0 .param/l "LNT" 0 3 22, C4<01>;
P_0x2756800 .param/l "LT" 0 3 22, C4<10>;
P_0x2756840 .param/l "SNT" 0 3 22, C4<00>;
P_0x2756880 .param/l "ST" 0 3 22, C4<11>;
P_0x27568c0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2753bb0 .functor XOR 7, v0x27c6960_0, L_0x27cdd90, C4<0000000>, C4<0000000>;
L_0x277fa80 .functor XOR 7, L_0x27ce340, L_0x27ce4d0, C4<0000000>, C4<0000000>;
v0x2793400_0 .net *"_ivl_11", 0 0, L_0x27ce850;  1 drivers
L_0x7f527d9d71c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27936d0_0 .net *"_ivl_12", 0 0, L_0x7f527d9d71c8;  1 drivers
L_0x7f527d9d7210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2753330_0 .net *"_ivl_16", 6 0, L_0x7f527d9d7210;  1 drivers
v0x2753570_0 .net *"_ivl_4", 1 0, L_0x27ce660;  1 drivers
v0x2753740_0 .net *"_ivl_6", 8 0, L_0x27ce760;  1 drivers
L_0x7f527d9d7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2753ca0_0 .net *"_ivl_9", 1 0, L_0x7f527d9d7180;  1 drivers
v0x27c6640_0 .net "areset", 0 0, L_0x27536d0;  alias, 1 drivers
v0x27c6700_0 .net "clk", 0 0, v0x27ccf40_0;  1 drivers
v0x27c67c0 .array "pht", 0 127, 1 0;
v0x27c6880_0 .net "predict_history", 6 0, L_0x27ceb00;  alias, 1 drivers
v0x27c6960_0 .var "predict_history_r", 6 0;
v0x27c6a40_0 .net "predict_index", 6 0, L_0x2753bb0;  1 drivers
v0x27c6b20_0 .net "predict_pc", 6 0, L_0x27cdd90;  alias, 1 drivers
v0x27c6c00_0 .net "predict_taken", 0 0, L_0x27ce940;  alias, 1 drivers
v0x27c6cc0_0 .net "predict_valid", 0 0, v0x27c87c0_0;  alias, 1 drivers
v0x27c6d80_0 .net "train_history", 6 0, L_0x27ce340;  alias, 1 drivers
v0x27c6e60_0 .net "train_index", 6 0, L_0x277fa80;  1 drivers
v0x27c6f40_0 .net "train_mispredicted", 0 0, L_0x27ce1e0;  alias, 1 drivers
v0x27c7000_0 .net "train_pc", 6 0, L_0x27ce4d0;  alias, 1 drivers
v0x27c70e0_0 .net "train_taken", 0 0, L_0x27cdfc0;  alias, 1 drivers
v0x27c71a0_0 .net "train_valid", 0 0, v0x27c9140_0;  alias, 1 drivers
E_0x2765470 .event posedge, v0x27c6640_0, v0x27c6700_0;
L_0x27ce660 .array/port v0x27c67c0, L_0x27ce760;
L_0x27ce760 .concat [ 7 2 0 0], L_0x2753bb0, L_0x7f527d9d7180;
L_0x27ce850 .part L_0x27ce660, 1, 1;
L_0x27ce940 .functor MUXZ 1, L_0x7f527d9d71c8, L_0x27ce850, v0x27c87c0_0, C4<>;
L_0x27ceb00 .functor MUXZ 7, L_0x7f527d9d7210, v0x27c6960_0, v0x27c87c0_0, C4<>;
S_0x277edb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x2757000;
 .timescale -12 -12;
v0x2792fe0_0 .var/i "i", 31 0;
S_0x27c73c0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x27a4560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x27c7570 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x27536d0 .functor BUFZ 1, v0x27c8890_0, C4<0>, C4<0>, C4<0>;
L_0x7f527d9d70a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27c8050_0 .net *"_ivl_10", 0 0, L_0x7f527d9d70a8;  1 drivers
L_0x7f527d9d70f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c8130_0 .net *"_ivl_14", 6 0, L_0x7f527d9d70f0;  1 drivers
L_0x7f527d9d7138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c8210_0 .net *"_ivl_18", 6 0, L_0x7f527d9d7138;  1 drivers
L_0x7f527d9d7018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c82d0_0 .net *"_ivl_2", 6 0, L_0x7f527d9d7018;  1 drivers
L_0x7f527d9d7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27c83b0_0 .net *"_ivl_6", 0 0, L_0x7f527d9d7060;  1 drivers
v0x27c84e0_0 .net "areset", 0 0, L_0x27536d0;  alias, 1 drivers
v0x27c8580_0 .net "clk", 0 0, v0x27ccf40_0;  alias, 1 drivers
v0x27c8650_0 .net "predict_pc", 6 0, L_0x27cdd90;  alias, 1 drivers
v0x27c8720_0 .var "predict_pc_r", 6 0;
v0x27c87c0_0 .var "predict_valid", 0 0;
v0x27c8890_0 .var "reset", 0 0;
v0x27c8930_0 .net "tb_match", 0 0, L_0x27cf1a0;  alias, 1 drivers
v0x27c89f0_0 .net "train_history", 6 0, L_0x27ce340;  alias, 1 drivers
v0x27c8ae0_0 .var "train_history_r", 6 0;
v0x27c8ba0_0 .net "train_mispredicted", 0 0, L_0x27ce1e0;  alias, 1 drivers
v0x27c8c70_0 .var "train_mispredicted_r", 0 0;
v0x27c8d10_0 .net "train_pc", 6 0, L_0x27ce4d0;  alias, 1 drivers
v0x27c8f10_0 .var "train_pc_r", 6 0;
v0x27c8fd0_0 .net "train_taken", 0 0, L_0x27cdfc0;  alias, 1 drivers
v0x27c90a0_0 .var "train_taken_r", 0 0;
v0x27c9140_0 .var "train_valid", 0 0;
v0x27c9210_0 .var "wavedrom_enable", 0 0;
v0x27c92b0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x27c9390_0 .var "wavedrom_title", 511 0;
E_0x2764910/0 .event negedge, v0x27c6700_0;
E_0x2764910/1 .event posedge, v0x27c6700_0;
E_0x2764910 .event/or E_0x2764910/0, E_0x2764910/1;
L_0x27cdd90 .functor MUXZ 7, L_0x7f527d9d7018, v0x27c8720_0, v0x27c87c0_0, C4<>;
L_0x27cdfc0 .functor MUXZ 1, L_0x7f527d9d7060, v0x27c90a0_0, v0x27c9140_0, C4<>;
L_0x27ce1e0 .functor MUXZ 1, L_0x7f527d9d70a8, v0x27c8c70_0, v0x27c9140_0, C4<>;
L_0x27ce340 .functor MUXZ 7, L_0x7f527d9d70f0, v0x27c8ae0_0, v0x27c9140_0, C4<>;
L_0x27ce4d0 .functor MUXZ 7, L_0x7f527d9d7138, v0x27c8f10_0, v0x27c9140_0, C4<>;
S_0x27c7630 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x27c73c0;
 .timescale -12 -12;
v0x27c7890_0 .var/2u "arfail", 0 0;
v0x27c7970_0 .var "async", 0 0;
v0x27c7a30_0 .var/2u "datafail", 0 0;
v0x27c7ad0_0 .var/2u "srfail", 0 0;
E_0x27646c0 .event posedge, v0x27c6700_0;
E_0x27449f0 .event negedge, v0x27c6700_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27646c0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27646c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27449f0;
    %load/vec4 v0x27c8930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27c7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %wait E_0x27646c0;
    %load/vec4 v0x27c8930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27c7890_0, 0, 1;
    %wait E_0x27646c0;
    %load/vec4 v0x27c8930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27c7ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %load/vec4 v0x27c7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27c7890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27c7970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27c7a30_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27c7970_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27c7b90 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x27c73c0;
 .timescale -12 -12;
v0x27c7d90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c7e70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x27c73c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c9610 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x27a4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x27ca920 .array "PHT", 0 127, 1 0;
v0x27cba00_0 .net "areset", 0 0, L_0x27536d0;  alias, 1 drivers
v0x27cbb10_0 .net "clk", 0 0, v0x27ccf40_0;  alias, 1 drivers
v0x27cbc00_0 .var "global_history", 6 0;
v0x27cbca0_0 .var "predict_history", 6 0;
v0x27cbdd0_0 .net "predict_pc", 6 0, L_0x27cdd90;  alias, 1 drivers
v0x27cbee0_0 .var "predict_taken", 0 0;
v0x27cbfa0_0 .net "predict_valid", 0 0, v0x27c87c0_0;  alias, 1 drivers
v0x27cc090_0 .net "train_history", 6 0, L_0x27ce340;  alias, 1 drivers
v0x27cc150_0 .net "train_mispredicted", 0 0, L_0x27ce1e0;  alias, 1 drivers
v0x27cc240_0 .net "train_pc", 6 0, L_0x27ce4d0;  alias, 1 drivers
v0x27cc350_0 .net "train_taken", 0 0, L_0x27cdfc0;  alias, 1 drivers
v0x27cc440_0 .net "train_valid", 0 0, v0x27c9140_0;  alias, 1 drivers
E_0x27ac3e0/0 .event anyedge, v0x27c6cc0_0, v0x27c6b20_0, v0x27cbc00_0, v0x27ca820_0;
v0x27ca920_0 .array/port v0x27ca920, 0;
v0x27ca920_1 .array/port v0x27ca920, 1;
v0x27ca920_2 .array/port v0x27ca920, 2;
v0x27ca920_3 .array/port v0x27ca920, 3;
E_0x27ac3e0/1 .event anyedge, v0x27ca920_0, v0x27ca920_1, v0x27ca920_2, v0x27ca920_3;
v0x27ca920_4 .array/port v0x27ca920, 4;
v0x27ca920_5 .array/port v0x27ca920, 5;
v0x27ca920_6 .array/port v0x27ca920, 6;
v0x27ca920_7 .array/port v0x27ca920, 7;
E_0x27ac3e0/2 .event anyedge, v0x27ca920_4, v0x27ca920_5, v0x27ca920_6, v0x27ca920_7;
v0x27ca920_8 .array/port v0x27ca920, 8;
v0x27ca920_9 .array/port v0x27ca920, 9;
v0x27ca920_10 .array/port v0x27ca920, 10;
v0x27ca920_11 .array/port v0x27ca920, 11;
E_0x27ac3e0/3 .event anyedge, v0x27ca920_8, v0x27ca920_9, v0x27ca920_10, v0x27ca920_11;
v0x27ca920_12 .array/port v0x27ca920, 12;
v0x27ca920_13 .array/port v0x27ca920, 13;
v0x27ca920_14 .array/port v0x27ca920, 14;
v0x27ca920_15 .array/port v0x27ca920, 15;
E_0x27ac3e0/4 .event anyedge, v0x27ca920_12, v0x27ca920_13, v0x27ca920_14, v0x27ca920_15;
v0x27ca920_16 .array/port v0x27ca920, 16;
v0x27ca920_17 .array/port v0x27ca920, 17;
v0x27ca920_18 .array/port v0x27ca920, 18;
v0x27ca920_19 .array/port v0x27ca920, 19;
E_0x27ac3e0/5 .event anyedge, v0x27ca920_16, v0x27ca920_17, v0x27ca920_18, v0x27ca920_19;
v0x27ca920_20 .array/port v0x27ca920, 20;
v0x27ca920_21 .array/port v0x27ca920, 21;
v0x27ca920_22 .array/port v0x27ca920, 22;
v0x27ca920_23 .array/port v0x27ca920, 23;
E_0x27ac3e0/6 .event anyedge, v0x27ca920_20, v0x27ca920_21, v0x27ca920_22, v0x27ca920_23;
v0x27ca920_24 .array/port v0x27ca920, 24;
v0x27ca920_25 .array/port v0x27ca920, 25;
v0x27ca920_26 .array/port v0x27ca920, 26;
v0x27ca920_27 .array/port v0x27ca920, 27;
E_0x27ac3e0/7 .event anyedge, v0x27ca920_24, v0x27ca920_25, v0x27ca920_26, v0x27ca920_27;
v0x27ca920_28 .array/port v0x27ca920, 28;
v0x27ca920_29 .array/port v0x27ca920, 29;
v0x27ca920_30 .array/port v0x27ca920, 30;
v0x27ca920_31 .array/port v0x27ca920, 31;
E_0x27ac3e0/8 .event anyedge, v0x27ca920_28, v0x27ca920_29, v0x27ca920_30, v0x27ca920_31;
v0x27ca920_32 .array/port v0x27ca920, 32;
v0x27ca920_33 .array/port v0x27ca920, 33;
v0x27ca920_34 .array/port v0x27ca920, 34;
v0x27ca920_35 .array/port v0x27ca920, 35;
E_0x27ac3e0/9 .event anyedge, v0x27ca920_32, v0x27ca920_33, v0x27ca920_34, v0x27ca920_35;
v0x27ca920_36 .array/port v0x27ca920, 36;
v0x27ca920_37 .array/port v0x27ca920, 37;
v0x27ca920_38 .array/port v0x27ca920, 38;
v0x27ca920_39 .array/port v0x27ca920, 39;
E_0x27ac3e0/10 .event anyedge, v0x27ca920_36, v0x27ca920_37, v0x27ca920_38, v0x27ca920_39;
v0x27ca920_40 .array/port v0x27ca920, 40;
v0x27ca920_41 .array/port v0x27ca920, 41;
v0x27ca920_42 .array/port v0x27ca920, 42;
v0x27ca920_43 .array/port v0x27ca920, 43;
E_0x27ac3e0/11 .event anyedge, v0x27ca920_40, v0x27ca920_41, v0x27ca920_42, v0x27ca920_43;
v0x27ca920_44 .array/port v0x27ca920, 44;
v0x27ca920_45 .array/port v0x27ca920, 45;
v0x27ca920_46 .array/port v0x27ca920, 46;
v0x27ca920_47 .array/port v0x27ca920, 47;
E_0x27ac3e0/12 .event anyedge, v0x27ca920_44, v0x27ca920_45, v0x27ca920_46, v0x27ca920_47;
v0x27ca920_48 .array/port v0x27ca920, 48;
v0x27ca920_49 .array/port v0x27ca920, 49;
v0x27ca920_50 .array/port v0x27ca920, 50;
v0x27ca920_51 .array/port v0x27ca920, 51;
E_0x27ac3e0/13 .event anyedge, v0x27ca920_48, v0x27ca920_49, v0x27ca920_50, v0x27ca920_51;
v0x27ca920_52 .array/port v0x27ca920, 52;
v0x27ca920_53 .array/port v0x27ca920, 53;
v0x27ca920_54 .array/port v0x27ca920, 54;
v0x27ca920_55 .array/port v0x27ca920, 55;
E_0x27ac3e0/14 .event anyedge, v0x27ca920_52, v0x27ca920_53, v0x27ca920_54, v0x27ca920_55;
v0x27ca920_56 .array/port v0x27ca920, 56;
v0x27ca920_57 .array/port v0x27ca920, 57;
v0x27ca920_58 .array/port v0x27ca920, 58;
v0x27ca920_59 .array/port v0x27ca920, 59;
E_0x27ac3e0/15 .event anyedge, v0x27ca920_56, v0x27ca920_57, v0x27ca920_58, v0x27ca920_59;
v0x27ca920_60 .array/port v0x27ca920, 60;
v0x27ca920_61 .array/port v0x27ca920, 61;
v0x27ca920_62 .array/port v0x27ca920, 62;
v0x27ca920_63 .array/port v0x27ca920, 63;
E_0x27ac3e0/16 .event anyedge, v0x27ca920_60, v0x27ca920_61, v0x27ca920_62, v0x27ca920_63;
v0x27ca920_64 .array/port v0x27ca920, 64;
v0x27ca920_65 .array/port v0x27ca920, 65;
v0x27ca920_66 .array/port v0x27ca920, 66;
v0x27ca920_67 .array/port v0x27ca920, 67;
E_0x27ac3e0/17 .event anyedge, v0x27ca920_64, v0x27ca920_65, v0x27ca920_66, v0x27ca920_67;
v0x27ca920_68 .array/port v0x27ca920, 68;
v0x27ca920_69 .array/port v0x27ca920, 69;
v0x27ca920_70 .array/port v0x27ca920, 70;
v0x27ca920_71 .array/port v0x27ca920, 71;
E_0x27ac3e0/18 .event anyedge, v0x27ca920_68, v0x27ca920_69, v0x27ca920_70, v0x27ca920_71;
v0x27ca920_72 .array/port v0x27ca920, 72;
v0x27ca920_73 .array/port v0x27ca920, 73;
v0x27ca920_74 .array/port v0x27ca920, 74;
v0x27ca920_75 .array/port v0x27ca920, 75;
E_0x27ac3e0/19 .event anyedge, v0x27ca920_72, v0x27ca920_73, v0x27ca920_74, v0x27ca920_75;
v0x27ca920_76 .array/port v0x27ca920, 76;
v0x27ca920_77 .array/port v0x27ca920, 77;
v0x27ca920_78 .array/port v0x27ca920, 78;
v0x27ca920_79 .array/port v0x27ca920, 79;
E_0x27ac3e0/20 .event anyedge, v0x27ca920_76, v0x27ca920_77, v0x27ca920_78, v0x27ca920_79;
v0x27ca920_80 .array/port v0x27ca920, 80;
v0x27ca920_81 .array/port v0x27ca920, 81;
v0x27ca920_82 .array/port v0x27ca920, 82;
v0x27ca920_83 .array/port v0x27ca920, 83;
E_0x27ac3e0/21 .event anyedge, v0x27ca920_80, v0x27ca920_81, v0x27ca920_82, v0x27ca920_83;
v0x27ca920_84 .array/port v0x27ca920, 84;
v0x27ca920_85 .array/port v0x27ca920, 85;
v0x27ca920_86 .array/port v0x27ca920, 86;
v0x27ca920_87 .array/port v0x27ca920, 87;
E_0x27ac3e0/22 .event anyedge, v0x27ca920_84, v0x27ca920_85, v0x27ca920_86, v0x27ca920_87;
v0x27ca920_88 .array/port v0x27ca920, 88;
v0x27ca920_89 .array/port v0x27ca920, 89;
v0x27ca920_90 .array/port v0x27ca920, 90;
v0x27ca920_91 .array/port v0x27ca920, 91;
E_0x27ac3e0/23 .event anyedge, v0x27ca920_88, v0x27ca920_89, v0x27ca920_90, v0x27ca920_91;
v0x27ca920_92 .array/port v0x27ca920, 92;
v0x27ca920_93 .array/port v0x27ca920, 93;
v0x27ca920_94 .array/port v0x27ca920, 94;
v0x27ca920_95 .array/port v0x27ca920, 95;
E_0x27ac3e0/24 .event anyedge, v0x27ca920_92, v0x27ca920_93, v0x27ca920_94, v0x27ca920_95;
v0x27ca920_96 .array/port v0x27ca920, 96;
v0x27ca920_97 .array/port v0x27ca920, 97;
v0x27ca920_98 .array/port v0x27ca920, 98;
v0x27ca920_99 .array/port v0x27ca920, 99;
E_0x27ac3e0/25 .event anyedge, v0x27ca920_96, v0x27ca920_97, v0x27ca920_98, v0x27ca920_99;
v0x27ca920_100 .array/port v0x27ca920, 100;
v0x27ca920_101 .array/port v0x27ca920, 101;
v0x27ca920_102 .array/port v0x27ca920, 102;
v0x27ca920_103 .array/port v0x27ca920, 103;
E_0x27ac3e0/26 .event anyedge, v0x27ca920_100, v0x27ca920_101, v0x27ca920_102, v0x27ca920_103;
v0x27ca920_104 .array/port v0x27ca920, 104;
v0x27ca920_105 .array/port v0x27ca920, 105;
v0x27ca920_106 .array/port v0x27ca920, 106;
v0x27ca920_107 .array/port v0x27ca920, 107;
E_0x27ac3e0/27 .event anyedge, v0x27ca920_104, v0x27ca920_105, v0x27ca920_106, v0x27ca920_107;
v0x27ca920_108 .array/port v0x27ca920, 108;
v0x27ca920_109 .array/port v0x27ca920, 109;
v0x27ca920_110 .array/port v0x27ca920, 110;
v0x27ca920_111 .array/port v0x27ca920, 111;
E_0x27ac3e0/28 .event anyedge, v0x27ca920_108, v0x27ca920_109, v0x27ca920_110, v0x27ca920_111;
v0x27ca920_112 .array/port v0x27ca920, 112;
v0x27ca920_113 .array/port v0x27ca920, 113;
v0x27ca920_114 .array/port v0x27ca920, 114;
v0x27ca920_115 .array/port v0x27ca920, 115;
E_0x27ac3e0/29 .event anyedge, v0x27ca920_112, v0x27ca920_113, v0x27ca920_114, v0x27ca920_115;
v0x27ca920_116 .array/port v0x27ca920, 116;
v0x27ca920_117 .array/port v0x27ca920, 117;
v0x27ca920_118 .array/port v0x27ca920, 118;
v0x27ca920_119 .array/port v0x27ca920, 119;
E_0x27ac3e0/30 .event anyedge, v0x27ca920_116, v0x27ca920_117, v0x27ca920_118, v0x27ca920_119;
v0x27ca920_120 .array/port v0x27ca920, 120;
v0x27ca920_121 .array/port v0x27ca920, 121;
v0x27ca920_122 .array/port v0x27ca920, 122;
v0x27ca920_123 .array/port v0x27ca920, 123;
E_0x27ac3e0/31 .event anyedge, v0x27ca920_120, v0x27ca920_121, v0x27ca920_122, v0x27ca920_123;
v0x27ca920_124 .array/port v0x27ca920, 124;
v0x27ca920_125 .array/port v0x27ca920, 125;
v0x27ca920_126 .array/port v0x27ca920, 126;
v0x27ca920_127 .array/port v0x27ca920, 127;
E_0x27ac3e0/32 .event anyedge, v0x27ca920_124, v0x27ca920_125, v0x27ca920_126, v0x27ca920_127;
E_0x27ac3e0 .event/or E_0x27ac3e0/0, E_0x27ac3e0/1, E_0x27ac3e0/2, E_0x27ac3e0/3, E_0x27ac3e0/4, E_0x27ac3e0/5, E_0x27ac3e0/6, E_0x27ac3e0/7, E_0x27ac3e0/8, E_0x27ac3e0/9, E_0x27ac3e0/10, E_0x27ac3e0/11, E_0x27ac3e0/12, E_0x27ac3e0/13, E_0x27ac3e0/14, E_0x27ac3e0/15, E_0x27ac3e0/16, E_0x27ac3e0/17, E_0x27ac3e0/18, E_0x27ac3e0/19, E_0x27ac3e0/20, E_0x27ac3e0/21, E_0x27ac3e0/22, E_0x27ac3e0/23, E_0x27ac3e0/24, E_0x27ac3e0/25, E_0x27ac3e0/26, E_0x27ac3e0/27, E_0x27ac3e0/28, E_0x27ac3e0/29, E_0x27ac3e0/30, E_0x27ac3e0/31, E_0x27ac3e0/32;
S_0x27c9d70 .scope begin, "$unm_blk_1" "$unm_blk_1" 4 20, 4 20 0, S_0x27c9610;
 .timescale 0 0;
v0x27c9f70_0 .var/i "i", 31 0;
S_0x27ca070 .scope begin, "$unm_blk_12" "$unm_blk_12" 4 59, 4 59 0, S_0x27c9610;
 .timescale 0 0;
v0x27ca270_0 .var/i "i", 31 0;
S_0x27ca350 .scope begin, "$unm_blk_14" "$unm_blk_14" 4 64, 4 64 0, S_0x27c9610;
 .timescale 0 0;
v0x27ca560_0 .var/i "index", 31 0;
S_0x27ca640 .scope begin, "$unm_blk_9" "$unm_blk_9" 4 41, 4 41 0, S_0x27c9610;
 .timescale 0 0;
v0x27ca820_0 .var/i "index", 31 0;
S_0x27cc6f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x27a4560;
 .timescale -12 -12;
E_0x27ac6d0 .event anyedge, v0x27cd4f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cd4f0_0;
    %nor/r;
    %assign/vec4 v0x27cd4f0_0, 0;
    %wait E_0x27ac6d0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c73c0;
T_4 ;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c87c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8c70_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27c8f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c87c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27c8720_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c7970_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27c7630;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c7e70;
    %join;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c87c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27c8720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c87c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27c8f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8c70_0, 0;
    %wait E_0x27449f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27646c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27646c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c7e70;
    %join;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27c8720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c87c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27c8f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8c70_0, 0;
    %wait E_0x27449f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8890_0, 0;
    %wait E_0x27646c0;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27646c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %wait E_0x27646c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9140_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27646c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c7e70;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2764910;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x27c9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c90a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27c8f10_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27c8720_0, 0;
    %assign/vec4 v0x27c87c0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x27c8ae0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x27c8c70_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2757000;
T_5 ;
    %wait E_0x2765470;
    %load/vec4 v0x27c6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x277edb0;
    %jmp t_0;
    .scope S_0x277edb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2792fe0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2792fe0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2792fe0_0;
    %store/vec4a v0x27c67c0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2792fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2792fe0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x2757000;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27c6960_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27c6cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x27c6960_0;
    %load/vec4 v0x27c6c00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27c6960_0, 0;
T_5.5 ;
    %load/vec4 v0x27c71a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x27c6e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27c67c0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x27c70e0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x27c6e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27c67c0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x27c6e60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27c67c0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x27c6e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27c67c0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x27c70e0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x27c6e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27c67c0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x27c6e60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27c67c0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x27c6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x27c6d80_0;
    %load/vec4 v0x27c70e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27c6960_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27c9610;
T_6 ;
    %fork t_3, S_0x27c9d70;
    %jmp t_2;
    .scope S_0x27c9d70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9f70_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x27c9f70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 3, 0, 2;
    %ix/getv/s 4, v0x27c9f70_0;
    %store/vec4a v0x27ca920, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x27c9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27c9f70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .scope S_0x27c9610;
t_2 %join;
    %end;
    .thread T_6;
    .scope S_0x27c9610;
T_7 ;
    %wait E_0x2765470;
    %load/vec4 v0x27cba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27cbc00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27cc440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x27cc150_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x27cc090_0;
    %load/vec4 v0x27cc350_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27cbc00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x27cbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x27cbc00_0;
    %load/vec4 v0x27cbee0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27cbc00_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27c9610;
T_8 ;
    %wait E_0x27ac3e0;
    %load/vec4 v0x27cbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_5, S_0x27ca640;
    %jmp t_4;
    .scope S_0x27ca640;
t_5 ;
    %load/vec4 v0x27cbdd0_0;
    %pad/u 32;
    %load/vec4 v0x27cbc00_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x27ca820_0, 0, 32;
    %load/vec4 v0x27cbc00_0;
    %store/vec4 v0x27cbca0_0, 0, 7;
    %ix/getv/s 4, v0x27ca820_0;
    %load/vec4a v0x27ca920, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cbee0_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cbee0_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cbee0_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cbee0_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c9610;
t_4 %join;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cbee0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27cbca0_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27c9610;
T_9 ;
    %wait E_0x2765470;
    %load/vec4 v0x27cba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_7, S_0x27ca070;
    %jmp t_6;
    .scope S_0x27ca070;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ca270_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x27ca270_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 3, 0, 2;
    %ix/getv/s 3, v0x27ca270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27ca920, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x27ca270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ca270_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x27c9610;
t_6 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x27cc440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_9, S_0x27ca350;
    %jmp t_8;
    .scope S_0x27ca350;
t_9 ;
    %load/vec4 v0x27cc240_0;
    %pad/u 32;
    %load/vec4 v0x27cc090_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x27ca560_0, 0, 32;
    %load/vec4 v0x27cc350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %ix/getv/s 4, v0x27ca560_0;
    %load/vec4a v0x27ca920, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.9, 4;
    %ix/getv/s 4, v0x27ca560_0;
    %load/vec4a v0x27ca920, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x27ca560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27ca920, 0, 4;
T_9.9 ;
    %jmp T_9.8;
T_9.7 ;
    %ix/getv/s 4, v0x27ca560_0;
    %load/vec4a v0x27ca920, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.11, 4;
    %ix/getv/s 4, v0x27ca560_0;
    %load/vec4a v0x27ca920, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x27ca560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27ca920, 0, 4;
T_9.11 ;
T_9.8 ;
    %end;
    .scope S_0x27c9610;
t_8 %join;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x27a4560;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ccf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd4f0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x27a4560;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ccf40_0;
    %inv;
    %store/vec4 v0x27ccf40_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x27a4560;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c8580_0, v0x27cd760_0, v0x27ccf40_0, v0x27ccea0_0, v0x27cd3b0_0, v0x27cd1d0_0, v0x27cdac0_0, v0x27cda20_0, v0x27cd8c0_0, v0x27cd800_0, v0x27cd960_0, v0x27cd310_0, v0x27cd270_0, v0x27cd130_0, v0x27ccfe0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x27a4560;
T_13 ;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x27a4560;
T_14 ;
    %wait E_0x2764910;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
    %load/vec4 v0x27cd5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd450_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x27cd310_0;
    %load/vec4 v0x27cd310_0;
    %load/vec4 v0x27cd270_0;
    %xor;
    %load/vec4 v0x27cd310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x27cd130_0;
    %load/vec4 v0x27cd130_0;
    %load/vec4 v0x27ccfe0_0;
    %xor;
    %load/vec4 v0x27cd130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x27cd450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd450_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response29/top_module.sv";
