/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p81v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssgnp0p81v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p81v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 29716.300000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.797580, 0.801885, 0.809655, 0.829605, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.797580, 0.801885, 0.809655, 0.829605, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.717822, 0.721696, 0.728689, 0.746645, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.717822, 0.721696, 0.728689, 0.746645, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018004" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.020154" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.797580, 0.801885, 0.809655, 0.829605, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.797580, 0.801885, 0.809655, 0.829605, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.717822, 0.721696, 0.728689, 0.746645, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.717822, 0.721696, 0.728689, 0.746645, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018004" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.020154" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004672, 0.004672, 0.004672, 0.004672, 0.004672" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004672, 0.004672, 0.004672, 0.004672, 0.004672" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.400346, 0.418326, 0.437326, 0.474916, 0.549616",\
              "0.409076, 0.427056, 0.446056, 0.483646, 0.558346",\
              "0.418606, 0.436586, 0.455586, 0.493176, 0.567876",\
              "0.429956, 0.447936, 0.466936, 0.504526, 0.579226",\
              "0.441836, 0.459816, 0.478816, 0.516406, 0.591106"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.400346, 0.418326, 0.437326, 0.474916, 0.549616",\
              "0.409076, 0.427056, 0.446056, 0.483646, 0.558346",\
              "0.418606, 0.436586, 0.455586, 0.493176, 0.567876",\
              "0.429956, 0.447936, 0.466936, 0.504526, 0.579226",\
              "0.441836, 0.459816, 0.478816, 0.516406, 0.591106"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759",\
              "0.011417, 0.042226, 0.080213, 0.157478, 0.312759"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.481404, 0.500829, 0.521409, 0.562359, 0.643839",\
              "0.491589, 0.511014, 0.531594, 0.572544, 0.654024",\
              "0.502614, 0.522039, 0.542619, 0.583569, 0.665049",\
              "0.515529, 0.534954, 0.555534, 0.596484, 0.677964",\
              "0.529179, 0.548604, 0.569184, 0.610134, 0.691614"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.481404, 0.500829, 0.521409, 0.562359, 0.643839",\
              "0.491589, 0.511014, 0.531594, 0.572544, 0.654024",\
              "0.502614, 0.522039, 0.542619, 0.583569, 0.665049",\
              "0.515529, 0.534954, 0.555534, 0.596484, 0.677964",\
              "0.529179, 0.548604, 0.569184, 0.610134, 0.691614"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355",\
              "0.011952, 0.044947, 0.086120, 0.169633, 0.337355"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.036273 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.139650, 0.150465, 0.162540, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.277053, 0.292383, 0.306033, 0.325773, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.797580, 0.801885, 0.809655, 0.829605, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.797580, 0.801885, 0.809655, 0.829605, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.874246" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.074399" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.092817" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.075630" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.457234" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.075652" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.775021" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.075641" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.044480" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001634 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.024077" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025504" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.204667, 0.218499, 0.234931, 0.260723, 0.297643",\
              "0.205187, 0.219019, 0.235451, 0.261243, 0.298163",\
              "0.204771, 0.218603, 0.235035, 0.260827, 0.297747",\
              "0.204251, 0.218083, 0.234515, 0.260307, 0.297227",\
              "0.203731, 0.217563, 0.233995, 0.259787, 0.296707"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.204667, 0.218499, 0.234931, 0.260723, 0.297643",\
              "0.205187, 0.219019, 0.235451, 0.261243, 0.298163",\
              "0.204771, 0.218603, 0.235035, 0.260827, 0.297747",\
              "0.204251, 0.218083, 0.234515, 0.260307, 0.297227",\
              "0.203731, 0.217563, 0.233995, 0.259787, 0.296707"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.110500, 0.099700, 0.090600, 0.078200, 0.063200",\
              "0.123900, 0.113100, 0.104000, 0.091600, 0.076600",\
              "0.137000, 0.126200, 0.117100, 0.104700, 0.089700",\
              "0.154800, 0.144000, 0.134900, 0.122500, 0.107500",\
              "0.178600, 0.167800, 0.158700, 0.146300, 0.131300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.110500, 0.099700, 0.090600, 0.078200, 0.063200",\
              "0.123900, 0.113100, 0.104000, 0.091600, 0.076600",\
              "0.137000, 0.126200, 0.117100, 0.104700, 0.089700",\
              "0.154800, 0.144000, 0.134900, 0.122500, 0.107500",\
              "0.178600, 0.167800, 0.158700, 0.146300, 0.131300"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001396 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018004" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.020154" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.175547, 0.186883, 0.201443, 0.224219, 0.256251",\
              "0.175963, 0.187299, 0.201859, 0.224635, 0.256667",\
              "0.175651, 0.186987, 0.201547, 0.224323, 0.256355",\
              "0.175131, 0.186467, 0.201027, 0.223803, 0.255835",\
              "0.174715, 0.186051, 0.200611, 0.223387, 0.255419"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.175547, 0.186883, 0.201443, 0.224219, 0.256251",\
              "0.175963, 0.187299, 0.201859, 0.224635, 0.256667",\
              "0.175651, 0.186987, 0.201547, 0.224323, 0.256355",\
              "0.175131, 0.186467, 0.201027, 0.223803, 0.255835",\
              "0.174715, 0.186051, 0.200611, 0.223387, 0.255419"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123980, 0.112780, 0.101080, 0.085480, 0.065480",\
              "0.138280, 0.127080, 0.115380, 0.099780, 0.079780",\
              "0.151680, 0.140480, 0.128780, 0.113180, 0.093180",\
              "0.167680, 0.156480, 0.144780, 0.129180, 0.109180",\
              "0.183380, 0.172180, 0.160480, 0.144880, 0.124880"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123980, 0.112780, 0.101080, 0.085480, 0.065480",\
              "0.138280, 0.127080, 0.115380, 0.099780, 0.079780",\
              "0.151680, 0.140480, 0.128780, 0.113180, 0.093180",\
              "0.167680, 0.156480, 0.144780, 0.129180, 0.109180",\
              "0.183380, 0.172180, 0.160480, 0.144880, 0.124880"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001412 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007207" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007386" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158408, 0.170264, 0.186072, 0.209888, 0.244624",\
              "0.158928, 0.170784, 0.186592, 0.210408, 0.245144",\
              "0.158720, 0.170576, 0.186384, 0.210200, 0.244936",\
              "0.157992, 0.169848, 0.185656, 0.209472, 0.244208",\
              "0.157784, 0.169640, 0.185448, 0.209264, 0.244000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158408, 0.170264, 0.186072, 0.209888, 0.244624",\
              "0.158928, 0.170784, 0.186592, 0.210408, 0.245144",\
              "0.158720, 0.170576, 0.186384, 0.210200, 0.244936",\
              "0.157992, 0.169848, 0.185656, 0.209472, 0.244208",\
              "0.157784, 0.169640, 0.185448, 0.209264, 0.244000"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130960, 0.122060, 0.113460, 0.100960, 0.085660",\
              "0.145260, 0.136360, 0.127760, 0.115260, 0.099960",\
              "0.158460, 0.149560, 0.140960, 0.128460, 0.113160",\
              "0.174460, 0.165560, 0.156960, 0.144460, 0.129160",\
              "0.190560, 0.181660, 0.173060, 0.160560, 0.145260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130960, 0.122060, 0.113460, 0.100960, 0.085660",\
              "0.145260, 0.136360, 0.127760, 0.115260, 0.099960",\
              "0.158460, 0.149560, 0.140960, 0.128460, 0.113160",\
              "0.174460, 0.165560, 0.156960, 0.144460, 0.129160",\
              "0.190560, 0.181660, 0.173060, 0.160560, 0.145260"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000841 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003472" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003920" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127499, 0.140187, 0.156307, 0.181995, 0.219955",\
              "0.123547, 0.136235, 0.152355, 0.178043, 0.216003",\
              "0.121987, 0.134675, 0.150795, 0.176483, 0.214443",\
              "0.129267, 0.141955, 0.158075, 0.183763, 0.221723",\
              "0.157867, 0.170555, 0.186675, 0.212363, 0.250323"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127499, 0.140187, 0.156307, 0.181995, 0.219955",\
              "0.123547, 0.136235, 0.152355, 0.178043, 0.216003",\
              "0.121987, 0.134675, 0.150795, 0.176483, 0.214443",\
              "0.129267, 0.141955, 0.158075, 0.183763, 0.221723",\
              "0.157867, 0.170555, 0.186675, 0.212363, 0.250323"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.119640, 0.118840, 0.119240, 0.125440, 0.150140",\
              "0.135940, 0.135140, 0.135540, 0.141740, 0.166440",\
              "0.152540, 0.151740, 0.152140, 0.158340, 0.183040",\
              "0.174840, 0.174040, 0.174440, 0.180640, 0.205340",\
              "0.203540, 0.202740, 0.203140, 0.209340, 0.234040"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119640, 0.118840, 0.119240, 0.125440, 0.150140",\
              "0.135940, 0.135140, 0.135540, 0.141740, 0.166440",\
              "0.152540, 0.151740, 0.152140, 0.158340, 0.183040",\
              "0.174840, 0.174040, 0.174440, 0.180640, 0.205340",\
              "0.203540, 0.202740, 0.203140, 0.209340, 0.234040"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000840 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003762" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004534" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127499, 0.140187, 0.156307, 0.181995, 0.219955",\
              "0.123547, 0.136235, 0.152355, 0.178043, 0.216003",\
              "0.121987, 0.134675, 0.150795, 0.176483, 0.214443",\
              "0.129267, 0.141955, 0.158075, 0.183763, 0.221723",\
              "0.157867, 0.170555, 0.186675, 0.212363, 0.250323"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127499, 0.140187, 0.156307, 0.181995, 0.219955",\
              "0.123547, 0.136235, 0.152355, 0.178043, 0.216003",\
              "0.121987, 0.134675, 0.150795, 0.176483, 0.214443",\
              "0.129267, 0.141955, 0.158075, 0.183763, 0.221723",\
              "0.157867, 0.170555, 0.186675, 0.212363, 0.250323"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.119740, 0.118940, 0.119340, 0.125540, 0.150240",\
              "0.136040, 0.135240, 0.135640, 0.141840, 0.166540",\
              "0.152640, 0.151840, 0.152240, 0.158440, 0.183140",\
              "0.174940, 0.174140, 0.174540, 0.180740, 0.205440",\
              "0.203640, 0.202840, 0.203240, 0.209440, 0.234140"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119740, 0.118940, 0.119340, 0.125540, 0.150240",\
              "0.136040, 0.135240, 0.135640, 0.141840, 0.166540",\
              "0.152640, 0.151840, 0.152240, 0.158440, 0.183140",\
              "0.174940, 0.174140, 0.174540, 0.180740, 0.205440",\
              "0.203640, 0.202840, 0.203240, 0.209440, 0.234140"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 22.642740 ;
    }
}
}
