Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ac3d3aa9c6114e5894eb1381babbbfcd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_register_d_behav xil_defaultlib.sim_register_d xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff
Compiling module xil_defaultlib.register_d_default
Compiling module xil_defaultlib.sim_register_d
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_register_d_behav
