# RISC-V_CPU
Korea Univ./ 2020 Autumn / COSE222 Computer Architecture

Single-cycle &amp; 5-stage Pipelined Processor Design

![image](https://user-images.githubusercontent.com/53431007/115833925-9559e400-a44f-11eb-9e2e-5bf70d158171.png)
