// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2023 PHYTEC Messtechnik GmbH
 * Author: Primoz Fiser <primoz.fiser@norik.com>
 */

#include "am5728.dtsi"
#include "dra74x-mmc-iodelay.dtsi"
#include "dra74-ipu-dsp-common.dtsi"
#include "am57xx-phycore-common.dtsi"

/ {
	model = "PHYTEC phyCORE-AM5726";
	compatible = "phytec,am57xx-phycore-som", "ti,am5726", "ti,dra742", "ti,dra74", "ti,dra7";

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dsp2_memory_region: dsp2-memory@9f000000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x9f000000 0x0 0x800000>;
			reusable;
		};

		cmem_block_mem_1_ocmc3: cmem_block_mem@40500000 {
			reg = <0x0 0x40500000 0x0 0x100000>;
			no-map;
		};
	};

	cmem {
		cmem_block_1: cmem_block@1 {
			reg = <1>;
			memory-region = <&cmem_block_mem_1_ocmc3>;
		};
	};
};

/* TI AM5726 SoC doesn't have BB2D, DSS, EVE, IVA & GPU */
&bb2d {
	status = "disabled";
};

&dss {
	status = "disabled";
};

&gpu {
	status = "disabled";
};

&dsp2 {
	status = "okay";
	memory-region = <&dsp2_memory_region>;
};

&mmc2 {
	pinctrl-names = "default", "sleep", "hs", "ddr_3_3v";
	pinctrl-0 = <&mmc2_pins_default>;
	pinctrl-1 = <&mmc2_pins_sleep>;
	pinctrl-2 = <&mmc2_pins_hs>;
	pinctrl-3 = <&mmc2_pins_ddr_rev20>;
};
