
FWLIB/inc/stm32f10x_rtc.h,428
#define __STM32F10x_RTC_H25,1161
#define RTC_IT_OW 58,1622
#define RTC_IT_ALR 59,1699
#define RTC_IT_SEC 60,1773
#define IS_RTC_IT(61,1848
#define IS_RTC_GET_IT(62,1927
#define RTC_FLAG_RTOFF 72,2129
#define RTC_FLAG_RSF 73,2210
#define RTC_FLAG_OW 74,2296
#define RTC_FLAG_ALR 75,2368
#define RTC_FLAG_SEC 76,2437
#define IS_RTC_CLEAR_FLAG(77,2507
#define IS_RTC_GET_FLAG(78,2600
#define IS_RTC_PRESCALER(81,2839

FWLIB/inc/stm32f10x_spi.h,4277
#define __STM32F10x_SPI_H25,1161
  uint16_t SPI_Direction;52,1569
  uint16_t SPI_Mode;55,1776
  uint16_t SPI_DataSize;58,1946
  uint16_t SPI_CPOL;61,2116
  uint16_t SPI_CPHA;64,2303
  uint16_t SPI_NSS;67,2499
  uint16_t SPI_BaudRatePrescaler;71,2797
  uint16_t SPI_FirstBit;77,3293
  uint16_t SPI_CRCPolynomial;80,3505
}SPI_InitTypeDef;SPI_InitTypeDef81,3605
  uint16_t I2S_Mode;90,3706
  uint16_t I2S_Standard;93,3862
  uint16_t I2S_DataFormat;96,4043
  uint16_t I2S_MCLKOutput;99,4225
  uint32_t I2S_AudioFreq;102,4411
  uint16_t I2S_CPOL;105,4604
}I2S_InitTypeDef;I2S_InitTypeDef107,4777
#define IS_SPI_ALL_PERIPH(117,4873
#define IS_SPI_23_PERIPH(121,5051
#define SPI_Direction_2Lines_FullDuplex 128,5220
#define SPI_Direction_2Lines_RxOnly 129,5280
#define SPI_Direction_1Line_Rx 130,5340
#define SPI_Direction_1Line_Tx 131,5400
#define IS_SPI_DIRECTION_MODE(132,5460
#define SPI_Mode_Master 144,5844
#define SPI_Mode_Slave 145,5904
#define IS_SPI_MODE(146,5964
#define SPI_DataSize_16b 156,6148
#define SPI_DataSize_8b 157,6208
#define IS_SPI_DATASIZE(158,6268
#define SPI_CPOL_Low 168,6484
#define SPI_CPOL_High 169,6544
#define IS_SPI_CPOL(170,6604
#define SPI_CPHA_1Edge 180,6786
#define SPI_CPHA_2Edge 181,6846
#define IS_SPI_CPHA(182,6906
#define SPI_NSS_Soft 192,7103
#define SPI_NSS_Hard 193,7163
#define IS_SPI_NSS(194,7223
#define SPI_BaudRatePrescaler_2 204,7406
#define SPI_BaudRatePrescaler_4 205,7466
#define SPI_BaudRatePrescaler_8 206,7526
#define SPI_BaudRatePrescaler_16 207,7586
#define SPI_BaudRatePrescaler_32 208,7646
#define SPI_BaudRatePrescaler_64 209,7706
#define SPI_BaudRatePrescaler_128 210,7766
#define SPI_BaudRatePrescaler_256 211,7826
#define IS_SPI_BAUDRATE_PRESCALER(212,7886
#define SPI_FirstBit_MSB 228,8712
#define SPI_FirstBit_LSB 229,8772
#define IS_SPI_FIRST_BIT(230,8832
#define I2S_Mode_SlaveTx 240,9020
#define I2S_Mode_SlaveRx 241,9080
#define I2S_Mode_MasterTx 242,9140
#define I2S_Mode_MasterRx 243,9200
#define IS_I2S_MODE(244,9260
#define I2S_Standard_Phillips 256,9573
#define I2S_Standard_MSB 257,9633
#define I2S_Standard_LSB 258,9693
#define I2S_Standard_PCMShort 259,9753
#define I2S_Standard_PCMLong 260,9813
#define IS_I2S_STANDARD(261,9873
#define I2S_DataFormat_16b 274,10322
#define I2S_DataFormat_16bextended 275,10382
#define I2S_DataFormat_24b 276,10442
#define I2S_DataFormat_32b 277,10502
#define IS_I2S_DATA_FORMAT(278,10562
#define I2S_MCLKOutput_Enable 290,10936
#define I2S_MCLKOutput_Disable 291,10996
#define IS_I2S_MCLK_OUTPUT(292,11056
#define I2S_AudioFreq_192k 302,11282
#define I2S_AudioFreq_96k 303,11343
#define I2S_AudioFreq_48k 304,11403
#define I2S_AudioFreq_44k 305,11463
#define I2S_AudioFreq_32k 306,11523
#define I2S_AudioFreq_22k 307,11583
#define I2S_AudioFreq_16k 308,11643
#define I2S_AudioFreq_11k 309,11703
#define I2S_AudioFreq_8k 310,11763
#define I2S_AudioFreq_Default 311,11822
#define IS_I2S_AUDIO_FREQ(313,11880
#define I2S_CPOL_Low 324,12163
#define I2S_CPOL_High 325,12223
#define IS_I2S_CPOL(326,12283
#define SPI_I2S_DMAReq_Tx 336,12479
#define SPI_I2S_DMAReq_Rx 337,12539
#define IS_SPI_I2S_DMAREQ(338,12599
#define SPI_NSSInternalSoft_Set 347,12788
#define SPI_NSSInternalSoft_Reset 348,12848
#define IS_SPI_NSS_INTERNAL(349,12908
#define SPI_CRC_Tx 359,13154
#define SPI_CRC_Rx 360,13211
#define IS_SPI_CRC(361,13268
#define SPI_Direction_Rx 370,13426
#define SPI_Direction_Tx 371,13486
#define IS_SPI_DIRECTION(372,13546
#define SPI_I2S_IT_TXE 382,13779
#define SPI_I2S_IT_RXNE 383,13836
#define SPI_I2S_IT_ERR 384,13893
#define IS_SPI_I2S_CONFIG_IT(385,13950
#define SPI_I2S_IT_OVR 388,14140
#define SPI_IT_MODF 389,14197
#define SPI_IT_CRCERR 390,14254
#define I2S_IT_UDR 391,14311
#define IS_SPI_I2S_CLEAR_IT(392,14368
#define IS_SPI_I2S_GET_IT(393,14427
#define SPI_I2S_FLAG_RXNE 404,14764
#define SPI_I2S_FLAG_TXE 405,14824
#define I2S_FLAG_CHSIDE 406,14884
#define I2S_FLAG_UDR 407,14944
#define SPI_FLAG_CRCERR 408,15004
#define SPI_FLAG_MODF 409,15064
#define SPI_I2S_FLAG_OVR 410,15124
#define SPI_I2S_FLAG_BSY 411,15184
#define IS_SPI_I2S_CLEAR_FLAG(412,15244
#define IS_SPI_I2S_GET_FLAG(413,15311
#define IS_SPI_CRC_POLYNOMIAL(425,15779

FWLIB/inc/stm32f10x_fsmc.h,5835
#define __STM32F10x_FSMC_H25,1164
  uint32_t FSMC_AddressSetupTime;52,1581
  uint32_t FSMC_AddressHoldTime;57,1966
  uint32_t FSMC_DataSetupTime;62,2349
  uint32_t FSMC_BusTurnAroundDuration;67,2755
  uint32_t FSMC_CLKDivision;72,3135
  uint32_t FSMC_DataLatency;76,3494
  uint32_t FSMC_AccessMode;84,4194
}FSMC_NORSRAMTimingInitTypeDef;FSMC_NORSRAMTimingInitTypeDef86,4385
  uint32_t FSMC_Bank;94,4506
  uint32_t FSMC_DataAddressMux;97,4707
  uint32_t FSMC_MemoryType;101,5000
  uint32_t FSMC_MemoryDataWidth;105,5270
  uint32_t FSMC_BurstAccessMode;108,5459
  uint32_t FSMC_AsynchronousWait;112,5803
  uint32_t FSMC_WaitSignalPolarity;116,6106
  uint32_t FSMC_WrapMode;120,6398
  uint32_t FSMC_WaitSignalActive;124,6709
  uint32_t FSMC_WriteOperation;129,7111
  uint32_t FSMC_WaitSignal;132,7336
  uint32_t FSMC_ExtendedMode;136,7633
  uint32_t FSMC_WriteBurst;139,7820
  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct;142,8014
  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;144,8164
}FSMC_NORSRAMInitTypeDef;FSMC_NORSRAMInitTypeDef145,8303
  uint32_t FSMC_SetupTime;153,8427
  uint32_t FSMC_WaitSetupTime;159,8884
  uint32_t FSMC_HoldSetupTime;165,9330
  uint32_t FSMC_HiZSetupTime;172,9863
}FSMC_NAND_PCCARDTimingInitTypeDef;FSMC_NAND_PCCARDTimingInitTypeDef177,10331
  uint32_t FSMC_Bank;185,10452
  uint32_t FSMC_Waitfeature;188,10640
  uint32_t FSMC_MemoryDataWidth;191,10846
  uint32_t FSMC_ECC;194,11031
  uint32_t FSMC_ECCPageSize;197,11206
  uint32_t FSMC_TCLRSetupTime;200,11394
  uint32_t FSMC_TARSetupTime;204,11654
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;208,11917
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;210,12024
}FSMC_NANDInitTypeDef;FSMC_NANDInitTypeDef211,12132
  uint32_t FSMC_Waitfeature;219,12242
  uint32_t FSMC_TCLRSetupTime;222,12438
  uint32_t FSMC_TARSetupTime;226,12692
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;231,12953
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;233,13057
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct;235,13171
}FSMC_PCCARDInitTypeDef;FSMC_PCCARDInitTypeDef236,13267
#define FSMC_Bank1_NORSRAM1 249,13419
#define FSMC_Bank1_NORSRAM2 250,13499
#define FSMC_Bank1_NORSRAM3 251,13579
#define FSMC_Bank1_NORSRAM4 252,13659
#define FSMC_Bank2_NAND 260,13807
#define FSMC_Bank3_NAND 261,13887
#define FSMC_Bank4_PCCARD 269,14039
#define IS_FSMC_NORSRAM_BANK(274,14140
#define IS_FSMC_NAND_BANK(279,14434
#define IS_FSMC_GETFLAG_BANK(282,14566
#define IS_FSMC_IT_BANK(286,14776
#define FSMC_DataAddressMux_Disable 298,15090
#define FSMC_DataAddressMux_Enable 299,15172
#define IS_FSMC_MUX(300,15254
#define FSMC_MemoryType_SRAM 311,15463
#define FSMC_MemoryType_PSRAM 312,15543
#define FSMC_MemoryType_NOR 313,15623
#define IS_FSMC_MEMORY(314,15703
#define FSMC_MemoryDataWidth_8b 326,15988
#define FSMC_MemoryDataWidth_16b 327,16068
#define IS_FSMC_MEMORY_WIDTH(328,16148
#define FSMC_BurstAccessMode_Disable 339,16383
#define FSMC_BurstAccessMode_Enable 340,16464
#define IS_FSMC_BURSTMODE(341,16544
#define FSMC_AsynchronousWait_Disable 350,16778
#define FSMC_AsynchronousWait_Enable 351,16858
#define IS_FSMC_ASYNWAIT(352,16938
#define FSMC_WaitSignalPolarity_Low 363,17180
#define FSMC_WaitSignalPolarity_High 364,17260
#define IS_FSMC_WAIT_POLARITY(365,17340
#define FSMC_WrapMode_Disable 376,17590
#define FSMC_WrapMode_Enable 377,17670
#define IS_FSMC_WRAP_MODE(378,17751
#define FSMC_WaitSignalActive_BeforeWaitState 389,17964
#define FSMC_WaitSignalActive_DuringWaitState 390,18044
#define IS_FSMC_WAIT_SIGNAL_ACTIVE(391,18125
#define FSMC_WriteOperation_Disable 402,18401
#define FSMC_WriteOperation_Enable 403,18481
#define IS_FSMC_WRITE_OPERATION(404,18561
#define FSMC_WaitSignal_Disable 415,18848
#define FSMC_WaitSignal_Enable 416,18928
#define IS_FSMC_WAITE_SIGNAL(417,19009
#define FSMC_ExtendedMode_Disable 427,19240
#define FSMC_ExtendedMode_Enable 428,19320
#define IS_FSMC_EXTENDED_MODE(430,19402
#define FSMC_WriteBurst_Disable 441,19632
#define FSMC_WriteBurst_Enable 442,19712
#define IS_FSMC_WRITE_BURST(443,19793
#define IS_FSMC_ADDRESS_SETUP_TIME(453,20023
#define IS_FSMC_ADDRESS_HOLD_TIME(463,20159
#define IS_FSMC_DATASETUP_TIME(473,20292
#define IS_FSMC_TURNAROUND_TIME(483,20450
#define IS_FSMC_CLK_DIV(493,20578
#define IS_FSMC_DATA_LATENCY(503,20696
#define FSMC_AccessMode_A 513,20826
#define FSMC_AccessMode_B 514,20906
#define FSMC_AccessMode_C 515,20987
#define FSMC_AccessMode_D 516,21067
#define IS_FSMC_ACCESS_MODE(517,21147
#define FSMC_Waitfeature_Disable 538,21579
#define FSMC_Waitfeature_Enable 539,21659
#define IS_FSMC_WAIT_FEATURE(540,21739
#define FSMC_ECC_Disable 552,21970
#define FSMC_ECC_Enable 553,22050
#define IS_FSMC_ECC_STATE(554,22130
#define FSMC_ECCPageSize_256Bytes 565,22339
#define FSMC_ECCPageSize_512Bytes 566,22419
#define FSMC_ECCPageSize_1024Bytes 567,22499
#define FSMC_ECCPageSize_2048Bytes 568,22579
#define FSMC_ECCPageSize_4096Bytes 569,22659
#define FSMC_ECCPageSize_8192Bytes 570,22739
#define IS_FSMC_ECCPAGE_SIZE(571,22819
#define IS_FSMC_TCLR_TIME(586,23375
#define IS_FSMC_TAR_TIME(596,23500
#define IS_FSMC_SETUP_TIME(606,23620
#define IS_FSMC_WAIT_TIME(616,23747
#define IS_FSMC_HOLD_TIME(626,23873
#define IS_FSMC_HIZ_TIME(636,23998
#define FSMC_IT_RisingEdge 646,24125
#define FSMC_IT_Level 647,24205
#define FSMC_IT_FallingEdge 648,24285
#define IS_FSMC_IT(649,24365
#define IS_FSMC_GET_IT(650,24461
#define FSMC_FLAG_RisingEdge 661,24707
#define FSMC_FLAG_Level 662,24787
#define FSMC_FLAG_FallingEdge 663,24867
#define FSMC_FLAG_FEMPT 664,24947
#define IS_FSMC_GET_FLAG(665,25027
#define IS_FSMC_CLEAR_FLAG(670,25300

FWLIB/inc/stm32f10x_tim.h,11160
#define __STM32F10x_TIM_H25,1161
  uint16_t TIM_Prescaler;53,1658
  uint16_t TIM_CounterMode;56,1860
  uint16_t TIM_Period;59,2028
  uint16_t TIM_ClockDivision;63,2317
  uint8_t TIM_RepetitionCounter;66,2492
} TIM_TimeBaseInitTypeDef;74,3244
  uint16_t TIM_OCMode;82,3374
  uint16_t TIM_OutputState;85,3546
  uint16_t TIM_OutputNState;88,3726
  uint16_t TIM_Pulse;92,4012
  uint16_t TIM_OCPolarity;95,4221
  uint16_t TIM_OCNPolarity;98,4395
  uint16_t TIM_OCIdleState;102,4675
  uint16_t TIM_OCNIdleState;106,4972
} TIM_OCInitTypeDef;109,5269
  uint16_t TIM_Channel;118,5387
  uint16_t TIM_ICPolarity;121,5539
  uint16_t TIM_ICSelection;124,5726
  uint16_t TIM_ICPrescaler;127,5888
  uint16_t TIM_ICFilter;130,6068
} TIM_ICInitTypeDef;132,6228
  uint16_t TIM_OSSRState;142,6392
  uint16_t TIM_OSSIState;145,6609
  uint16_t TIM_LOCKLevel;148,6819
  uint16_t TIM_DeadTime;151,6989
  uint16_t TIM_Break;155,7253
  uint16_t TIM_BreakPolarity;158,7459
  uint16_t TIM_AutomaticOutput;161,7639
} TIM_BDTRInitTypeDef;163,7851
#define IS_TIM_ALL_PERIPH(169,7932
#define IS_TIM_LIST1_PERIPH(188,8977
#define IS_TIM_LIST2_PERIPH(192,9138
#define IS_TIM_LIST3_PERIPH(199,9486
#define IS_TIM_LIST4_PERIPH(207,9949
#define IS_TIM_LIST5_PERIPH(218,10592
#define IS_TIM_LIST6_PERIPH(227,11075
#define IS_TIM_LIST7_PERIPH(238,11669
#define IS_TIM_LIST8_PERIPH(251,12510
#define IS_TIM_LIST9_PERIPH(268,13511
#define TIM_OCMode_Timing 288,14510
#define TIM_OCMode_Active 289,14573
#define TIM_OCMode_Inactive 290,14636
#define TIM_OCMode_Toggle 291,14699
#define TIM_OCMode_PWM1 292,14762
#define TIM_OCMode_PWM2 293,14825
#define IS_TIM_OC_MODE(294,14888
#define IS_TIM_OCM(300,15277
#define TIM_OPMode_Single 316,15852
#define TIM_OPMode_Repetitive 317,15915
#define IS_TIM_OPM_MODE(318,15978
#define TIM_Channel_1 328,16178
#define TIM_Channel_2 329,16241
#define TIM_Channel_3 330,16304
#define TIM_Channel_4 331,16367
#define IS_TIM_CHANNEL(332,16430
#define IS_TIM_PWMI_CHANNEL(336,16698
#define IS_TIM_COMPLEMENTARY_CHANNEL(338,16840
#define TIM_CKD_DIV1 349,17159
#define TIM_CKD_DIV2 350,17222
#define TIM_CKD_DIV4 351,17285
#define IS_TIM_CKD_DIV(352,17348
#define TIM_CounterMode_Up 363,17591
#define TIM_CounterMode_Down 364,17654
#define TIM_CounterMode_CenterAligned1 365,17717
#define TIM_CounterMode_CenterAligned2 366,17780
#define TIM_CounterMode_CenterAligned3 367,17843
#define IS_TIM_COUNTER_MODE(368,17906
#define TIM_OCPolarity_High 381,18383
#define TIM_OCPolarity_Low 382,18446
#define IS_TIM_OC_POLARITY(383,18509
#define TIM_OCNPolarity_High 393,18749
#define TIM_OCNPolarity_Low 394,18812
#define IS_TIM_OCN_POLARITY(395,18875
#define TIM_OutputState_Disable 405,19112
#define TIM_OutputState_Enable 406,19175
#define IS_TIM_OUTPUT_STATE(407,19238
#define TIM_OutputNState_Disable 417,19472
#define TIM_OutputNState_Enable 418,19535
#define IS_TIM_OUTPUTN_STATE(419,19598
#define TIM_CCx_Enable 429,19835
#define TIM_CCx_Disable 430,19899
#define IS_TIM_CCX(431,19963
#define TIM_CCxN_Enable 441,20156
#define TIM_CCxN_Disable 442,20220
#define IS_TIM_CCXN(443,20284
#define TIM_Break_Enable 453,20484
#define TIM_Break_Disable 454,20547
#define IS_TIM_BREAK_STATE(455,20610
#define TIM_BreakPolarity_Low 465,20818
#define TIM_BreakPolarity_High 466,20881
#define IS_TIM_BREAK_POLARITY(467,20944
#define TIM_AutomaticOutput_Enable 477,21187
#define TIM_AutomaticOutput_Disable 478,21250
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(479,21313
#define TIM_LOCKLevel_OFF 489,21559
#define TIM_LOCKLevel_1 490,21622
#define TIM_LOCKLevel_2 491,21685
#define TIM_LOCKLevel_3 492,21748
#define IS_TIM_LOCK_LEVEL(493,21811
#define TIM_OSSIState_Enable 505,22184
#define TIM_OSSIState_Disable 506,22247
#define IS_TIM_OSSI_STATE(507,22310
#define TIM_OSSRState_Enable 517,22552
#define TIM_OSSRState_Disable 518,22615
#define IS_TIM_OSSR_STATE(519,22678
#define TIM_OCIdleState_Set 529,22907
#define TIM_OCIdleState_Reset 530,22970
#define IS_TIM_OCIDLE_STATE(531,23033
#define TIM_OCNIdleState_Set 541,23267
#define TIM_OCNIdleState_Reset 542,23330
#define IS_TIM_OCNIDLE_STATE(543,23393
#define  TIM_ICPolarity_Rising 553,23626
#define  TIM_ICPolarity_Falling 554,23689
#define  TIM_ICPolarity_BothEdge 555,23752
#define IS_TIM_IC_POLARITY(556,23815
#define IS_TIM_IC_POLARITY_LITE(558,23976
#define TIM_ICSelection_DirectTI 569,24355
#define TIM_ICSelection_IndirectTI 571,24584
#define TIM_ICSelection_TRC 573,24813
#define IS_TIM_IC_SELECTION(574,24943
#define TIM_ICPSC_DIV1 585,25282
#define TIM_ICPSC_DIV2 586,25423
#define TIM_ICPSC_DIV4 587,25533
#define TIM_ICPSC_DIV8 588,25643
#define IS_TIM_IC_PRESCALER(589,25753
#define TIM_IT_Update 601,26137
#define TIM_IT_CC1 602,26200
#define TIM_IT_CC2 603,26263
#define TIM_IT_CC3 604,26326
#define TIM_IT_CC4 605,26389
#define TIM_IT_COM 606,26452
#define TIM_IT_Trigger 607,26515
#define TIM_IT_Break 608,26578
#define IS_TIM_IT(609,26641
#define IS_TIM_GET_IT(611,26726
#define TIM_DMABase_CR1 627,27238
#define TIM_DMABase_CR2 628,27301
#define TIM_DMABase_SMCR 629,27364
#define TIM_DMABase_DIER 630,27427
#define TIM_DMABase_SR 631,27490
#define TIM_DMABase_EGR 632,27553
#define TIM_DMABase_CCMR1 633,27616
#define TIM_DMABase_CCMR2 634,27679
#define TIM_DMABase_CCER 635,27742
#define TIM_DMABase_CNT 636,27805
#define TIM_DMABase_PSC 637,27868
#define TIM_DMABase_ARR 638,27931
#define TIM_DMABase_RCR 639,27994
#define TIM_DMABase_CCR1 640,28057
#define TIM_DMABase_CCR2 641,28120
#define TIM_DMABase_CCR3 642,28183
#define TIM_DMABase_CCR4 643,28246
#define TIM_DMABase_BDTR 644,28309
#define TIM_DMABase_DCR 645,28372
#define IS_TIM_DMA_BASE(646,28435
#define TIM_DMABurstLength_1Transfer 673,29752
#define TIM_DMABurstLength_2Transfers 674,29819
#define TIM_DMABurstLength_3Transfers 675,29886
#define TIM_DMABurstLength_4Transfers 676,29953
#define TIM_DMABurstLength_5Transfers 677,30020
#define TIM_DMABurstLength_6Transfers 678,30087
#define TIM_DMABurstLength_7Transfers 679,30154
#define TIM_DMABurstLength_8Transfers 680,30221
#define TIM_DMABurstLength_9Transfers 681,30288
#define TIM_DMABurstLength_10Transfers 682,30355
#define TIM_DMABurstLength_11Transfers 683,30422
#define TIM_DMABurstLength_12Transfers 684,30489
#define TIM_DMABurstLength_13Transfers 685,30556
#define TIM_DMABurstLength_14Transfers 686,30623
#define TIM_DMABurstLength_15Transfers 687,30690
#define TIM_DMABurstLength_16Transfers 688,30757
#define TIM_DMABurstLength_17Transfers 689,30824
#define TIM_DMABurstLength_18Transfers 690,30891
#define IS_TIM_DMA_LENGTH(691,30958
#define TIM_DMA_Update 717,32562
#define TIM_DMA_CC1 718,32625
#define TIM_DMA_CC2 719,32688
#define TIM_DMA_CC3 720,32751
#define TIM_DMA_CC4 721,32814
#define TIM_DMA_COM 722,32877
#define TIM_DMA_Trigger 723,32940
#define IS_TIM_DMA_SOURCE(724,33003
#define TIM_ExtTRGPSC_OFF 734,33193
#define TIM_ExtTRGPSC_DIV2 735,33256
#define TIM_ExtTRGPSC_DIV4 736,33319
#define TIM_ExtTRGPSC_DIV8 737,33382
#define IS_TIM_EXT_PRESCALER(738,33445
#define TIM_TS_ITR0 750,33857
#define TIM_TS_ITR1 751,33920
#define TIM_TS_ITR2 752,33983
#define TIM_TS_ITR3 753,34046
#define TIM_TS_TI1F_ED 754,34109
#define TIM_TS_TI1FP1 755,34172
#define TIM_TS_TI2FP2 756,34235
#define TIM_TS_ETRF 757,34298
#define IS_TIM_TRIGGER_SELECTION(758,34361
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(766,35004
#define TIM_TIxExternalCLK1Source_TI1 778,35440
#define TIM_TIxExternalCLK1Source_TI2 779,35503
#define TIM_TIxExternalCLK1Source_TI1ED 780,35566
#define IS_TIM_TIXCLK_SOURCE(781,35629
#define TIM_ExtTRGPolarity_Inverted 791,35974
#define TIM_ExtTRGPolarity_NonInverted 792,36037
#define IS_TIM_EXT_POLARITY(793,36100
#define TIM_PSCReloadMode_Update 803,36356
#define TIM_PSCReloadMode_Immediate 804,36419
#define IS_TIM_PRESCALER_RELOAD(805,36482
#define TIM_ForcedAction_Active 815,36725
#define TIM_ForcedAction_InActive 816,36788
#define IS_TIM_FORCED_ACTION(817,36851
#define TIM_EncoderMode_TI1 827,37084
#define TIM_EncoderMode_TI2 828,37147
#define TIM_EncoderMode_TI12 829,37210
#define IS_TIM_ENCODER_MODE(830,37273
#define TIM_EventSource_Update 842,37562
#define TIM_EventSource_CC1 843,37625
#define TIM_EventSource_CC2 844,37688
#define TIM_EventSource_CC3 845,37751
#define TIM_EventSource_CC4 846,37814
#define TIM_EventSource_COM 847,37877
#define TIM_EventSource_Trigger 848,37940
#define TIM_EventSource_Break 849,38003
#define IS_TIM_EVENT_SOURCE(850,38066
#define TIM_UpdateSource_Global 860,38245
#define TIM_UpdateSource_Regular 863,38588
#define IS_TIM_UPDATE_SOURCE(864,38707
#define TIM_OCPreload_Enable 874,38955
#define TIM_OCPreload_Disable 875,39018
#define IS_TIM_OCPRELOAD_STATE(876,39081
#define TIM_OCFast_Enable 886,39320
#define TIM_OCFast_Disable 887,39383
#define IS_TIM_OCFAST_STATE(888,39446
#define TIM_OCClear_Enable 899,39713
#define TIM_OCClear_Disable 900,39776
#define IS_TIM_OCCLEAR_STATE(901,39839
#define TIM_TRGOSource_Reset 911,40066
#define TIM_TRGOSource_Enable 912,40129
#define TIM_TRGOSource_Update 913,40192
#define TIM_TRGOSource_OC1 914,40255
#define TIM_TRGOSource_OC1Ref 915,40318
#define TIM_TRGOSource_OC2Ref 916,40381
#define TIM_TRGOSource_OC3Ref 917,40444
#define TIM_TRGOSource_OC4Ref 918,40507
#define IS_TIM_TRGO_SOURCE(919,40570
#define TIM_SlaveMode_Reset 935,41255
#define TIM_SlaveMode_Gated 936,41318
#define TIM_SlaveMode_Trigger 937,41381
#define TIM_SlaveMode_External1 938,41444
#define IS_TIM_SLAVE_MODE(939,41507
#define TIM_MasterSlaveMode_Enable 951,41869
#define TIM_MasterSlaveMode_Disable 952,41932
#define IS_TIM_MSM_STATE(953,41995
#define TIM_FLAG_Update 963,42214
#define TIM_FLAG_CC1 964,42277
#define TIM_FLAG_CC2 965,42340
#define TIM_FLAG_CC3 966,42403
#define TIM_FLAG_CC4 967,42466
#define TIM_FLAG_COM 968,42529
#define TIM_FLAG_Trigger 969,42592
#define TIM_FLAG_Break 970,42655
#define TIM_FLAG_CC1OF 971,42718
#define TIM_FLAG_CC2OF 972,42781
#define TIM_FLAG_CC3OF 973,42844
#define TIM_FLAG_CC4OF 974,42907
#define IS_TIM_GET_FLAG(975,42970
#define IS_TIM_CLEAR_FLAG(989,43793
#define IS_TIM_IC_FILTER(998,43986
#define IS_TIM_EXT_FILTER(1007,44125
#define TIM_DMABurstLength_1Byte 1016,44249
#define TIM_DMABurstLength_2Bytes 1017,44322
#define TIM_DMABurstLength_3Bytes 1018,44396
#define TIM_DMABurstLength_4Bytes 1019,44470
#define TIM_DMABurstLength_5Bytes 1020,44544
#define TIM_DMABurstLength_6Bytes 1021,44618
#define TIM_DMABurstLength_7Bytes 1022,44692
#define TIM_DMABurstLength_8Bytes 1023,44766
#define TIM_DMABurstLength_9Bytes 1024,44840
#define TIM_DMABurstLength_10Bytes 1025,44914
#define TIM_DMABurstLength_11Bytes 1026,44989
#define TIM_DMABurstLength_12Bytes 1027,45064
#define TIM_DMABurstLength_13Bytes 1028,45139
#define TIM_DMABurstLength_14Bytes 1029,45214
#define TIM_DMABurstLength_15Bytes 1030,45289
#define TIM_DMABurstLength_16Bytes 1031,45364
#define TIM_DMABurstLength_17Bytes 1032,45439
#define TIM_DMABurstLength_18Bytes 1033,45514

FWLIB/inc/stm32f10x_dbgmcu.h,970
#define __STM32F10x_DBGMCU_H25,1170
#define DBGMCU_SLEEP 54,1586
#define DBGMCU_STOP 55,1647
#define DBGMCU_STANDBY 56,1708
#define DBGMCU_IWDG_STOP 57,1769
#define DBGMCU_WWDG_STOP 58,1830
#define DBGMCU_TIM1_STOP 59,1891
#define DBGMCU_TIM2_STOP 60,1952
#define DBGMCU_TIM3_STOP 61,2013
#define DBGMCU_TIM4_STOP 62,2074
#define DBGMCU_CAN1_STOP 63,2135
#define DBGMCU_I2C1_SMBUS_TIMEOUT 64,2196
#define DBGMCU_I2C2_SMBUS_TIMEOUT 65,2257
#define DBGMCU_TIM8_STOP 66,2318
#define DBGMCU_TIM5_STOP 67,2379
#define DBGMCU_TIM6_STOP 68,2440
#define DBGMCU_TIM7_STOP 69,2501
#define DBGMCU_CAN2_STOP 70,2562
#define DBGMCU_TIM15_STOP 71,2623
#define DBGMCU_TIM16_STOP 72,2684
#define DBGMCU_TIM17_STOP 73,2745
#define DBGMCU_TIM12_STOP 74,2806
#define DBGMCU_TIM13_STOP 75,2867
#define DBGMCU_TIM14_STOP 76,2928
#define DBGMCU_TIM9_STOP 77,2989
#define DBGMCU_TIM10_STOP 78,3050
#define DBGMCU_TIM11_STOP 79,3111
#define IS_DBGMCU_PERIPH(81,3220

FWLIB/inc/stm32f10x_exti.h,1204
#define __STM32F10x_EXTI_H25,1163
  EXTI_Mode_Interrupt 52,1563
  EXTI_Mode_Event 53,1594
}EXTIMode_TypeDef;EXTIMode_TypeDef54,1620
#define IS_EXTI_MODE(56,1642
  EXTI_Trigger_Rising 64,1808
  EXTI_Trigger_Falling 65,1839
  EXTI_Trigger_Rising_Falling 66,1873
}EXTITrigger_TypeDef;EXTITrigger_TypeDef67,1911
#define IS_EXTI_TRIGGER(69,1936
  uint32_t EXTI_Line;78,2245
  EXTIMode_TypeDef EXTI_Mode;81,2446
  EXTITrigger_TypeDef EXTI_Trigger;84,2629
  FunctionalState EXTI_LineCmd;87,2834
}EXTI_InitTypeDef;EXTI_InitTypeDef89,3028
#define EXTI_Line0 103,3169
#define EXTI_Line1 104,3250
#define EXTI_Line2 105,3331
#define EXTI_Line3 106,3412
#define EXTI_Line4 107,3493
#define EXTI_Line5 108,3574
#define EXTI_Line6 109,3655
#define EXTI_Line7 110,3736
#define EXTI_Line8 111,3817
#define EXTI_Line9 112,3898
#define EXTI_Line10 113,3979
#define EXTI_Line11 114,4061
#define EXTI_Line12 115,4143
#define EXTI_Line13 116,4225
#define EXTI_Line14 117,4307
#define EXTI_Line15 118,4389
#define EXTI_Line16 119,4471
#define EXTI_Line17 120,4581
#define EXTI_Line18 121,4696
#define EXTI_Line19 123,4931
#define IS_EXTI_LINE(125,5096
#define IS_GET_EXTI_LINE(126,5198

FWLIB/inc/stm32f10x_pwr.h,715
#define __STM32F10x_PWR_H25,1161
#define PWR_PVDLevel_2V2 58,1622
#define PWR_PVDLevel_2V3 59,1680
#define PWR_PVDLevel_2V4 60,1738
#define PWR_PVDLevel_2V5 61,1796
#define PWR_PVDLevel_2V6 62,1854
#define PWR_PVDLevel_2V7 63,1912
#define PWR_PVDLevel_2V8 64,1970
#define PWR_PVDLevel_2V9 65,2028
#define IS_PWR_PVD_LEVEL(66,2086
#define PWR_Regulator_ON 78,2569
#define PWR_Regulator_LowPower 79,2627
#define IS_PWR_REGULATOR(80,2685
#define PWR_STOPEntry_WFI 90,2910
#define PWR_STOPEntry_WFE 91,2961
#define IS_PWR_STOP_ENTRY(92,3012
#define PWR_FLAG_WU 102,3178
#define PWR_FLAG_SB 103,3236
#define PWR_FLAG_PVDO 104,3294
#define IS_PWR_GET_FLAG(105,3352
#define IS_PWR_CLEAR_FLAG(108,3501

FWLIB/inc/stm32f10x_cec.h,1139
#define __STM32F10x_CEC_H25,1161
  uint16_t CEC_BitTimingMode;52,1574
  uint16_t CEC_BitPeriodMode;54,1745
}CEC_InitTypeDef;CEC_InitTypeDef56,1916
#define CEC_BitTimingStdMode 69,2065
#define CEC_BitTimingErrFreeMode 70,2170
#define IS_CEC_BIT_TIMING_ERROR_MODE(72,2272
#define CEC_BitPeriodStdMode 81,2509
#define CEC_BitPeriodFlexibleMode 82,2614
#define IS_CEC_BIT_PERIOD_ERROR_MODE(84,2721
#define CEC_IT_TERR 94,2969
#define CEC_IT_TBTRF 95,3032
#define CEC_IT_RERR 96,3096
#define CEC_IT_RBTF 97,3159
#define IS_CEC_GET_IT(98,3222
#define IS_CEC_ADDRESS(108,3450
#define IS_CEC_PRESCALER(116,3569
#define CEC_FLAG_BTE 129,3756
#define CEC_FLAG_BPE 130,3828
#define CEC_FLAG_RBTFE 131,3900
#define CEC_FLAG_SBE 132,3972
#define CEC_FLAG_ACKE 133,4044
#define CEC_FLAG_LINE 134,4116
#define CEC_FLAG_TBTFE 135,4188
#define CEC_FLAG_TEOM 140,4309
#define CEC_FLAG_TERR 141,4383
#define CEC_FLAG_TBTRF 142,4455
#define CEC_FLAG_RSOM 143,4527
#define CEC_FLAG_REOM 144,4599
#define CEC_FLAG_RERR 145,4671
#define CEC_FLAG_RBTF 146,4743
#define IS_CEC_CLEAR_FLAG(148,4817
#define IS_CEC_GET_FLAG(150,4947

FWLIB/inc/stm32f10x_bkp.h,1557
#define __STM32F10x_BKP_H25,1161
#define BKP_TamperPinLevel_High 58,1621
#define BKP_TamperPinLevel_Low 59,1683
#define IS_BKP_TAMPER_PIN_LEVEL(60,1745
#define BKP_RTCOutputSource_None 70,2005
#define BKP_RTCOutputSource_CalibClock 71,2067
#define BKP_RTCOutputSource_Alarm 72,2129
#define BKP_RTCOutputSource_Second 73,2191
#define IS_BKP_RTC_OUTPUT_SOURCE(74,2253
#define BKP_DR1 86,2680
#define BKP_DR2 87,2742
#define BKP_DR3 88,2804
#define BKP_DR4 89,2866
#define BKP_DR5 90,2928
#define BKP_DR6 91,2990
#define BKP_DR7 92,3052
#define BKP_DR8 93,3114
#define BKP_DR9 94,3176
#define BKP_DR10 95,3238
#define BKP_DR11 96,3300
#define BKP_DR12 97,3362
#define BKP_DR13 98,3424
#define BKP_DR14 99,3486
#define BKP_DR15 100,3548
#define BKP_DR16 101,3610
#define BKP_DR17 102,3672
#define BKP_DR18 103,3734
#define BKP_DR19 104,3796
#define BKP_DR20 105,3858
#define BKP_DR21 106,3920
#define BKP_DR22 107,3982
#define BKP_DR23 108,4044
#define BKP_DR24 109,4106
#define BKP_DR25 110,4168
#define BKP_DR26 111,4230
#define BKP_DR27 112,4292
#define BKP_DR28 113,4354
#define BKP_DR29 114,4416
#define BKP_DR30 115,4478
#define BKP_DR31 116,4540
#define BKP_DR32 117,4602
#define BKP_DR33 118,4664
#define BKP_DR34 119,4726
#define BKP_DR35 120,4788
#define BKP_DR36 121,4850
#define BKP_DR37 122,4912
#define BKP_DR38 123,4974
#define BKP_DR39 124,5036
#define BKP_DR40 125,5098
#define BKP_DR41 126,5160
#define BKP_DR42 127,5222
#define IS_BKP_DR(129,5286
#define IS_BKP_CALIBRATION_VALUE(144,6572

FWLIB/inc/stm32f10x_adc.h,4729
#define __STM32F10x_ADC_H25,1161
  uint32_t ADC_Mode;52,1568
  FunctionalState ADC_ScanConvMode;56,1824
  FunctionalState ADC_ContinuousConvMode;60,2120
  uint32_t ADC_ExternalTrigConv;64,2393
  uint32_t ADC_DataAlign;68,2738
  uint8_t ADC_NbrOfChannel;71,2951
}ADC_InitTypeDef;ADC_InitTypeDef74,3245
#define IS_ADC_ALL_PERIPH(83,3339
#define IS_ADC_DMA_PERIPH(87,3517
#define ADC_Mode_Independent 94,3676
#define ADC_Mode_RegInjecSimult 95,3751
#define ADC_Mode_RegSimult_AlterTrig 96,3826
#define ADC_Mode_InjecSimult_FastInterl 97,3901
#define ADC_Mode_InjecSimult_SlowInterl 98,3976
#define ADC_Mode_InjecSimult 99,4051
#define ADC_Mode_RegSimult 100,4126
#define ADC_Mode_FastInterl 101,4201
#define ADC_Mode_SlowInterl 102,4276
#define ADC_Mode_AlterTrig 103,4351
#define IS_ADC_MODE(105,4428
#define ADC_ExternalTrigConv_T1_CC1 123,5225
#define ADC_ExternalTrigConv_T1_CC2 124,5326
#define ADC_ExternalTrigConv_T2_CC2 125,5427
#define ADC_ExternalTrigConv_T3_TRGO 126,5528
#define ADC_ExternalTrigConv_T4_CC4 127,5629
#define ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO 128,5730
#define ADC_ExternalTrigConv_T1_CC3 130,5833
#define ADC_ExternalTrigConv_None 131,5940
#define ADC_ExternalTrigConv_T3_CC1 133,6049
#define ADC_ExternalTrigConv_T2_CC3 134,6146
#define ADC_ExternalTrigConv_T8_CC1 135,6243
#define ADC_ExternalTrigConv_T8_TRGO 136,6340
#define ADC_ExternalTrigConv_T5_CC1 137,6437
#define ADC_ExternalTrigConv_T5_CC3 138,6534
#define IS_ADC_EXT_TRIG(140,6633
#define ADC_DataAlign_Right 162,7871
#define ADC_DataAlign_Left 163,7946
#define IS_ADC_DATA_ALIGN(164,8021
#define ADC_Channel_0 174,8228
#define ADC_Channel_1 175,8297
#define ADC_Channel_2 176,8366
#define ADC_Channel_3 177,8435
#define ADC_Channel_4 178,8504
#define ADC_Channel_5 179,8573
#define ADC_Channel_6 180,8642
#define ADC_Channel_7 181,8711
#define ADC_Channel_8 182,8780
#define ADC_Channel_9 183,8849
#define ADC_Channel_10 184,8918
#define ADC_Channel_11 185,8987
#define ADC_Channel_12 186,9056
#define ADC_Channel_13 187,9125
#define ADC_Channel_14 188,9194
#define ADC_Channel_15 189,9263
#define ADC_Channel_16 190,9332
#define ADC_Channel_17 191,9401
#define ADC_Channel_TempSensor 193,9472
#define ADC_Channel_Vrefint 194,9551
#define IS_ADC_CHANNEL(196,9632
#define ADC_SampleTime_1Cycles5 213,10607
#define ADC_SampleTime_7Cycles5 214,10675
#define ADC_SampleTime_13Cycles5 215,10743
#define ADC_SampleTime_28Cycles5 216,10811
#define ADC_SampleTime_41Cycles5 217,10879
#define ADC_SampleTime_55Cycles5 218,10947
#define ADC_SampleTime_71Cycles5 219,11015
#define ADC_SampleTime_239Cycles5 220,11083
#define IS_ADC_SAMPLE_TIME(221,11151
#define ADC_ExternalTrigInjecConv_T2_TRGO 237,11877
#define ADC_ExternalTrigInjecConv_T2_CC1 238,11979
#define ADC_ExternalTrigInjecConv_T3_CC4 239,12081
#define ADC_ExternalTrigInjecConv_T4_TRGO 240,12183
#define ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4 241,12285
#define ADC_ExternalTrigInjecConv_T1_TRGO 243,12389
#define ADC_ExternalTrigInjecConv_T1_CC4 244,12497
#define ADC_ExternalTrigInjecConv_None 245,12605
#define ADC_ExternalTrigInjecConv_T4_CC3 247,12715
#define ADC_ExternalTrigInjecConv_T8_CC2 248,12813
#define ADC_ExternalTrigInjecConv_T8_CC4 249,12911
#define ADC_ExternalTrigInjecConv_T5_TRGO 250,13009
#define ADC_ExternalTrigInjecConv_T5_CC4 251,13107
#define IS_ADC_EXT_INJEC_TRIG(253,13207
#define ADC_InjectedChannel_1 274,14522
#define ADC_InjectedChannel_2 275,14591
#define ADC_InjectedChannel_3 276,14660
#define ADC_InjectedChannel_4 277,14729
#define IS_ADC_INJECTED_CHANNEL(278,14798
#define ADC_AnalogWatchdog_SingleRegEnable 290,15217
#define ADC_AnalogWatchdog_SingleInjecEnable 291,15292
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 292,15367
#define ADC_AnalogWatchdog_AllRegEnable 293,15442
#define ADC_AnalogWatchdog_AllInjecEnable 294,15517
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 295,15592
#define ADC_AnalogWatchdog_None 296,15667
#define IS_ADC_ANALOG_WATCHDOG(298,15744
#define ADC_IT_EOC 313,16511
#define ADC_IT_AWD 314,16582
#define ADC_IT_JEOC 315,16653
#define IS_ADC_IT(317,16726
#define IS_ADC_GET_IT(319,16807
#define ADC_FLAG_AWD 329,17010
#define ADC_FLAG_EOC 330,17078
#define ADC_FLAG_JEOC 331,17146
#define ADC_FLAG_JSTRT 332,17214
#define ADC_FLAG_STRT 333,17282
#define IS_ADC_CLEAR_FLAG(334,17350
#define IS_ADC_GET_FLAG(335,17440
#define IS_ADC_THRESHOLD(346,17749
#define IS_ADC_OFFSET(356,17884
#define IS_ADC_INJECTED_LENGTH(366,18010
#define IS_ADC_INJECTED_RANK(376,18164
#define IS_ADC_REGULAR_LENGTH(387,18314
#define IS_ADC_REGULAR_RANK(396,18465
#define IS_ADC_REGULAR_DISC_NUMBER(406,18631

FWLIB/inc/stm32f10x_usart.h,3261
#define __STM32F10x_USART_H25,1167
  uint32_t USART_BaudRate;52,1587
  uint16_t USART_WordLength;57,2033
  uint16_t USART_StopBits;60,2252
  uint16_t USART_Parity;63,2446
  uint16_t USART_Mode;70,3024
  uint16_t USART_HardwareFlowControl;73,3236
} USART_InitTypeDef;76,3509
  uint16_t USART_Clock;85,3624
  uint16_t USART_CPOL;88,3801
  uint16_t USART_CPHA;91,3983
  uint16_t USART_LastBit;94,4173
} USART_ClockInitTypeDef;97,4466
#define IS_USART_ALL_PERIPH(107,4576
#define IS_USART_123_PERIPH(113,4892
#define IS_USART_1234_PERIPH(117,5082
#define USART_WordLength_8b 125,5390
#define USART_WordLength_9b 126,5455
#define IS_USART_WORD_LENGTH(128,5558
#define USART_StopBits_1 138,5783
#define USART_StopBits_0_5 139,5848
#define USART_StopBits_2 140,5913
#define USART_StopBits_1_5 141,5978
#define IS_USART_STOPBITS(142,6043
#define USART_Parity_No 154,6417
#define USART_Parity_Even 155,6482
#define USART_Parity_Odd 156,6547
#define IS_USART_PARITY(157,6613
#define USART_Mode_Rx 168,6887
#define USART_Mode_Tx 169,6952
#define IS_USART_MODE(170,7017
#define USART_HardwareFlowControl_None 178,7197
#define USART_HardwareFlowControl_RTS 179,7262
#define USART_HardwareFlowControl_CTS 180,7327
#define USART_HardwareFlowControl_RTS_CTS 181,7392
#define IS_USART_HARDWARE_FLOW_CONTROL(182,7457
#define USART_Clock_Disable 194,7901
#define USART_Clock_Enable 195,7966
#define IS_USART_CLOCK(196,8031
#define USART_CPOL_Low 206,8243
#define USART_CPOL_High 207,8308
#define IS_USART_CPOL(208,8373
#define USART_CPHA_1Edge 218,8535
#define USART_CPHA_2Edge 219,8600
#define IS_USART_CPHA(220,8665
#define USART_LastBit_Disable 230,8826
#define USART_LastBit_Enable 231,8891
#define IS_USART_LASTBIT(232,8956
#define USART_IT_PE 242,9190
#define USART_IT_TXE 243,9255
#define USART_IT_TC 244,9320
#define USART_IT_RXNE 245,9385
#define USART_IT_IDLE 246,9450
#define USART_IT_LBD 247,9515
#define USART_IT_CTS 248,9580
#define USART_IT_ERR 249,9645
#define USART_IT_ORE 250,9710
#define USART_IT_NE 251,9775
#define USART_IT_FE 252,9840
#define IS_USART_CONFIG_IT(253,9905
#define IS_USART_GET_IT(257,10246
#define IS_USART_CLEAR_IT(262,10656
#define USART_DMAReq_Tx 272,10896
#define USART_DMAReq_Rx 273,10961
#define IS_USART_DMAREQ(274,11026
#define USART_WakeUp_IdleLine 284,11209
#define USART_WakeUp_AddressMark 285,11274
#define IS_USART_WAKEUP(286,11339
#define USART_LINBreakDetectLength_10b 296,11576
#define USART_LINBreakDetectLength_11b 297,11640
#define IS_USART_LIN_BREAK_DETECT_LENGTH(298,11704
#define USART_IrDAMode_LowPower 309,11992
#define USART_IrDAMode_Normal 310,12057
#define IS_USART_IRDA_MODE(311,12122
#define USART_FLAG_CTS 321,12334
#define USART_FLAG_LBD 322,12399
#define USART_FLAG_TXE 323,12464
#define USART_FLAG_TC 324,12529
#define USART_FLAG_RXNE 325,12594
#define USART_FLAG_IDLE 326,12659
#define USART_FLAG_ORE 327,12724
#define USART_FLAG_NE 328,12789
#define USART_FLAG_FE 329,12854
#define USART_FLAG_PE 330,12919
#define IS_USART_FLAG(331,12984
#define IS_USART_CLEAR_FLAG(337,13470
#define IS_USART_PERIPH_FLAG(338,13575
#define IS_USART_BAUDRATE(341,13854
#define IS_USART_ADDRESS(342,13939
#define IS_USART_DATA(343,13993

FWLIB/inc/misc.h,959
#define __MISC_H25,1190
  uint8_t NVIC_IRQChannel;52,1591
  uint8_t NVIC_IRQChannelPreemptionPriority;57,1992
  uint8_t NVIC_IRQChannelSubPriority;61,2336
  FunctionalState NVIC_IRQChannelCmd;65,2677
} NVIC_InitTypeDef;68,2984
#define NVIC_VectTab_RAM 115,5694
#define NVIC_VectTab_FLASH 116,5755
#define IS_NVIC_VECTTAB(117,5816
#define NVIC_LP_SEVONPEND 127,6028
#define NVIC_LP_SLEEPDEEP 128,6082
#define NVIC_LP_SLEEPONEXIT 129,6136
#define IS_NVIC_LP(130,6190
#define NVIC_PriorityGroup_0 141,6441
#define NVIC_PriorityGroup_1 143,6621
#define NVIC_PriorityGroup_2 145,6801
#define NVIC_PriorityGroup_3 147,6981
#define NVIC_PriorityGroup_4 149,7161
#define IS_NVIC_PRIORITY_GROUP(152,7343
#define IS_NVIC_PREEMPTION_PRIORITY(158,7736
#define IS_NVIC_SUB_PRIORITY(160,7806
#define IS_NVIC_OFFSET(162,7869
#define SysTick_CLKSource_HCLK_Div8 172,8002
#define SysTick_CLKSource_HCLK 173,8065
#define IS_SYSTICK_CLK_SOURCE(174,8128

FWLIB/inc/stm32f10x_wwdg.h,277
#define __STM32F10x_WWDG_H25,1163
#define WWDG_Prescaler_1 58,1629
#define WWDG_Prescaler_2 59,1681
#define WWDG_Prescaler_4 60,1733
#define WWDG_Prescaler_8 61,1785
#define IS_WWDG_PRESCALER(62,1837
#define IS_WWDG_WINDOW_VALUE(66,2145
#define IS_WWDG_COUNTER(67,2200

FWLIB/inc/stm32f10x_rcc.h,9176
#define __STM32F10x_RCC_H25,1161
  uint32_t SYSCLK_Frequency;48,1509
  uint32_t HCLK_Frequency;49,1595
  uint32_t PCLK1_Frequency;50,1679
  uint32_t PCLK2_Frequency;51,1764
  uint32_t ADCCLK_Frequency;52,1849
}RCC_ClocksTypeDef;RCC_ClocksTypeDef53,1935
#define RCC_HSE_OFF 67,2083
#define RCC_HSE_ON 68,2148
#define RCC_HSE_Bypass 69,2213
#define IS_RCC_HSE(70,2278
#define RCC_PLLSource_HSI_Div2 81,2489
 #define RCC_PLLSource_HSE_Div1 84,2675
 #define RCC_PLLSource_HSE_Div2 85,2741
 #define IS_RCC_PLL_SOURCE(86,2807
 #define RCC_PLLSource_PREDIV1 90,3045
 #define IS_RCC_PLL_SOURCE(91,3111
 #define RCC_PLLMul_2 103,3393
 #define RCC_PLLMul_3 104,3458
 #define RCC_PLLMul_4 105,3523
 #define RCC_PLLMul_5 106,3588
 #define RCC_PLLMul_6 107,3653
 #define RCC_PLLMul_7 108,3718
 #define RCC_PLLMul_8 109,3783
 #define RCC_PLLMul_9 110,3848
 #define RCC_PLLMul_10 111,3913
 #define RCC_PLLMul_11 112,3978
 #define RCC_PLLMul_12 113,4043
 #define RCC_PLLMul_13 114,4108
 #define RCC_PLLMul_14 115,4173
 #define RCC_PLLMul_15 116,4238
 #define RCC_PLLMul_16 117,4303
 #define IS_RCC_PLL_MUL(118,4368
 #define RCC_PLLMul_4 128,5057
 #define RCC_PLLMul_5 129,5122
 #define RCC_PLLMul_6 130,5187
 #define RCC_PLLMul_7 131,5252
 #define RCC_PLLMul_8 132,5317
 #define RCC_PLLMul_9 133,5382
 #define RCC_PLLMul_6_5 134,5447
 #define IS_RCC_PLL_MUL(136,5514
 #define  RCC_PREDIV1_Div1 149,6079
 #define  RCC_PREDIV1_Div2 150,6144
 #define  RCC_PREDIV1_Div3 151,6209
 #define  RCC_PREDIV1_Div4 152,6274
 #define  RCC_PREDIV1_Div5 153,6339
 #define  RCC_PREDIV1_Div6 154,6404
 #define  RCC_PREDIV1_Div7 155,6469
 #define  RCC_PREDIV1_Div8 156,6534
 #define  RCC_PREDIV1_Div9 157,6599
 #define  RCC_PREDIV1_Div10 158,6664
 #define  RCC_PREDIV1_Div11 159,6729
 #define  RCC_PREDIV1_Div12 160,6794
 #define  RCC_PREDIV1_Div13 161,6859
 #define  RCC_PREDIV1_Div14 162,6924
 #define  RCC_PREDIV1_Div15 163,6989
 #define  RCC_PREDIV1_Div16 164,7054
 #define IS_RCC_PREDIV1(166,7121
 #define  RCC_PREDIV1_Source_HSE 185,8148
 #define  RCC_PREDIV1_Source_PLL2 186,8214
 #define IS_RCC_PREDIV1_SOURCE(188,8282
 #define  RCC_PREDIV1_Source_HSE 192,8596
 #define IS_RCC_PREDIV1_SOURCE(194,8664
 #define  RCC_PREDIV2_Div1 205,8851
 #define  RCC_PREDIV2_Div2 206,8916
 #define  RCC_PREDIV2_Div3 207,8981
 #define  RCC_PREDIV2_Div4 208,9046
 #define  RCC_PREDIV2_Div5 209,9111
 #define  RCC_PREDIV2_Div6 210,9176
 #define  RCC_PREDIV2_Div7 211,9241
 #define  RCC_PREDIV2_Div8 212,9306
 #define  RCC_PREDIV2_Div9 213,9371
 #define  RCC_PREDIV2_Div10 214,9436
 #define  RCC_PREDIV2_Div11 215,9501
 #define  RCC_PREDIV2_Div12 216,9566
 #define  RCC_PREDIV2_Div13 217,9631
 #define  RCC_PREDIV2_Div14 218,9696
 #define  RCC_PREDIV2_Div15 219,9761
 #define  RCC_PREDIV2_Div16 220,9826
 #define IS_RCC_PREDIV2(222,9893
 #define  RCC_PLL2Mul_8 239,10835
 #define  RCC_PLL2Mul_9 240,10900
 #define  RCC_PLL2Mul_10 241,10965
 #define  RCC_PLL2Mul_11 242,11030
 #define  RCC_PLL2Mul_12 243,11095
 #define  RCC_PLL2Mul_13 244,11160
 #define  RCC_PLL2Mul_14 245,11225
 #define  RCC_PLL2Mul_16 246,11290
 #define  RCC_PLL2Mul_20 247,11355
 #define IS_RCC_PLL2_MUL(249,11422
 #define  RCC_PLL3Mul_8 263,11929
 #define  RCC_PLL3Mul_9 264,11994
 #define  RCC_PLL3Mul_10 265,12059
 #define  RCC_PLL3Mul_11 266,12124
 #define  RCC_PLL3Mul_12 267,12189
 #define  RCC_PLL3Mul_13 268,12254
 #define  RCC_PLL3Mul_14 269,12319
 #define  RCC_PLL3Mul_16 270,12384
 #define  RCC_PLL3Mul_20 271,12449
 #define IS_RCC_PLL3_MUL(273,12516
#define RCC_SYSCLKSource_HSI 289,13046
#define RCC_SYSCLKSource_HSE 290,13111
#define RCC_SYSCLKSource_PLLCLK 291,13176
#define IS_RCC_SYSCLK_SOURCE(292,13241
#define RCC_SYSCLK_Div1 303,13547
#define RCC_SYSCLK_Div2 304,13612
#define RCC_SYSCLK_Div4 305,13677
#define RCC_SYSCLK_Div8 306,13742
#define RCC_SYSCLK_Div16 307,13807
#define RCC_SYSCLK_Div64 308,13872
#define RCC_SYSCLK_Div128 309,13937
#define RCC_SYSCLK_Div256 310,14002
#define RCC_SYSCLK_Div512 311,14067
#define IS_RCC_HCLK(312,14132
#define RCC_HCLK_Div1 325,14642
#define RCC_HCLK_Div2 326,14707
#define RCC_HCLK_Div4 327,14772
#define RCC_HCLK_Div8 328,14837
#define RCC_HCLK_Div16 329,14902
#define IS_RCC_PCLK(330,14967
#define RCC_IT_LSIRDY 341,15273
#define RCC_IT_LSERDY 342,15331
#define RCC_IT_HSIRDY 343,15389
#define RCC_IT_HSERDY 344,15447
#define RCC_IT_PLLRDY 345,15505
#define RCC_IT_CSS 346,15563
 #define IS_RCC_IT(349,15645
 #define IS_RCC_GET_IT(350,15722
 #define IS_RCC_CLEAR_IT(353,15970
 #define RCC_IT_PLL2RDY 355,16060
 #define RCC_IT_PLL3RDY 356,16118
 #define IS_RCC_IT(357,16176
 #define IS_RCC_GET_IT(358,16253
 #define IS_RCC_CLEAR_IT(362,16588
 #define RCC_USBCLKSource_PLLCLK_1Div5 375,16764
 #define RCC_USBCLKSource_PLLCLK_Div1 376,16822
 #define IS_RCC_USBCLK_SOURCE(378,16882
 #define RCC_OTGFSCLKSource_PLLVCO_Div3 387,17134
 #define RCC_OTGFSCLKSource_PLLVCO_Div2 388,17194
 #define IS_RCC_OTGFSCLK_SOURCE(390,17256
 #define RCC_I2S2CLKSource_SYSCLK 402,17556
 #define RCC_I2S2CLKSource_PLL3_VCO 403,17614
 #define IS_RCC_I2S2CLK_SOURCE(405,17674
 #define RCC_I2S3CLKSource_SYSCLK 414,17911
 #define RCC_I2S3CLKSource_PLL3_VCO 415,17969
 #define IS_RCC_I2S3CLK_SOURCE(417,18029
#define RCC_PCLK2_Div2 429,18304
#define RCC_PCLK2_Div4 430,18369
#define RCC_PCLK2_Div6 431,18434
#define RCC_PCLK2_Div8 432,18499
#define IS_RCC_ADCCLK(433,18564
#define RCC_LSE_OFF 443,18827
#define RCC_LSE_ON 444,18885
#define RCC_LSE_Bypass 445,18943
#define IS_RCC_LSE(446,19001
#define RCC_RTCCLKSource_LSE 456,19203
#define RCC_RTCCLKSource_LSI 457,19268
#define RCC_RTCCLKSource_HSE_Div128 458,19333
#define IS_RCC_RTCCLK_SOURCE(459,19398
#define RCC_AHBPeriph_DMA1 470,19706
#define RCC_AHBPeriph_DMA2 471,19771
#define RCC_AHBPeriph_SRAM 472,19836
#define RCC_AHBPeriph_FLITF 473,19901
#define RCC_AHBPeriph_CRC 474,19966
 #define RCC_AHBPeriph_FSMC 477,20055
 #define RCC_AHBPeriph_SDIO 478,20120
 #define IS_RCC_AHB_PERIPH(479,20185
 #define RCC_AHBPeriph_OTG_FS 481,20286
 #define RCC_AHBPeriph_ETH_MAC 482,20351
 #define RCC_AHBPeriph_ETH_MAC_Tx 483,20416
 #define RCC_AHBPeriph_ETH_MAC_Rx 484,20481
 #define IS_RCC_AHB_PERIPH(486,20548
 #define IS_RCC_AHB_PERIPH_RESET(487,20642
#define RCC_APB2Periph_AFIO 497,20838
#define RCC_APB2Periph_GPIOA 498,20903
#define RCC_APB2Periph_GPIOB 499,20968
#define RCC_APB2Periph_GPIOC 500,21033
#define RCC_APB2Periph_GPIOD 501,21098
#define RCC_APB2Periph_GPIOE 502,21163
#define RCC_APB2Periph_GPIOF 503,21228
#define RCC_APB2Periph_GPIOG 504,21293
#define RCC_APB2Periph_ADC1 505,21358
#define RCC_APB2Periph_ADC2 506,21423
#define RCC_APB2Periph_TIM1 507,21488
#define RCC_APB2Periph_SPI1 508,21553
#define RCC_APB2Periph_TIM8 509,21618
#define RCC_APB2Periph_USART1 510,21683
#define RCC_APB2Periph_ADC3 511,21748
#define RCC_APB2Periph_TIM15 512,21813
#define RCC_APB2Periph_TIM16 513,21878
#define RCC_APB2Periph_TIM17 514,21943
#define RCC_APB2Periph_TIM9 515,22008
#define RCC_APB2Periph_TIM10 516,22073
#define RCC_APB2Periph_TIM11 517,22138
#define IS_RCC_APB2_PERIPH(519,22205
#define RCC_APB1Periph_TIM2 528,22369
#define RCC_APB1Periph_TIM3 529,22434
#define RCC_APB1Periph_TIM4 530,22499
#define RCC_APB1Periph_TIM5 531,22564
#define RCC_APB1Periph_TIM6 532,22629
#define RCC_APB1Periph_TIM7 533,22694
#define RCC_APB1Periph_TIM12 534,22759
#define RCC_APB1Periph_TIM13 535,22824
#define RCC_APB1Periph_TIM14 536,22889
#define RCC_APB1Periph_WWDG 537,22954
#define RCC_APB1Periph_SPI2 538,23019
#define RCC_APB1Periph_SPI3 539,23084
#define RCC_APB1Periph_USART2 540,23149
#define RCC_APB1Periph_USART3 541,23214
#define RCC_APB1Periph_UART4 542,23279
#define RCC_APB1Periph_UART5 543,23344
#define RCC_APB1Periph_I2C1 544,23409
#define RCC_APB1Periph_I2C2 545,23474
#define RCC_APB1Periph_USB 546,23539
#define RCC_APB1Periph_CAN1 547,23604
#define RCC_APB1Periph_CAN2 548,23669
#define RCC_APB1Periph_BKP 549,23734
#define RCC_APB1Periph_PWR 550,23799
#define RCC_APB1Periph_DAC 551,23864
#define RCC_APB1Periph_CEC 552,23929
#define IS_RCC_APB1_PERIPH(554,23997
#define RCC_MCO_NoClock 564,24180
#define RCC_MCO_SYSCLK 565,24238
#define RCC_MCO_HSI 566,24296
#define RCC_MCO_HSE 567,24354
#define RCC_MCO_PLLCLK_Div2 568,24412
 #define IS_RCC_MCO(571,24494
 #define RCC_MCO_PLL2CLK 575,24730
 #define RCC_MCO_PLL3CLK_Div2 576,24788
 #define RCC_MCO_XT1 577,24846
 #define RCC_MCO_PLL3CLK 578,24904
 #define IS_RCC_MCO(580,24964
#define RCC_FLAG_HSIRDY 595,25464
#define RCC_FLAG_HSERDY 596,25522
#define RCC_FLAG_PLLRDY 597,25580
#define RCC_FLAG_LSERDY 598,25638
#define RCC_FLAG_LSIRDY 599,25696
#define RCC_FLAG_PINRST 600,25754
#define RCC_FLAG_PORRST 601,25812
#define RCC_FLAG_SFTRST 602,25870
#define RCC_FLAG_IWDGRST 603,25928
#define RCC_FLAG_WWDGRST 604,25986
#define RCC_FLAG_LPWRRST 605,26044
 #define IS_RCC_FLAG(608,26126
 #define RCC_FLAG_PLL2RDY 615,26657
 #define RCC_FLAG_PLL3RDY 616,26716
 #define IS_RCC_FLAG(617,26775
#define IS_RCC_CALIBRATION_VALUE(626,27424

FWLIB/inc/stm32f10x_i2c.h,4077
#define __STM32F10x_I2C_H25,1161
  uint32_t I2C_ClockSpeed;52,1568
  uint16_t I2C_Mode;55,1744
  uint16_t I2C_DutyCycle;58,1904
  uint16_t I2C_OwnAddress1;61,2099
  uint16_t I2C_Ack;64,2277
  uint16_t I2C_AcknowledgedAddress;67,2465
}I2C_InitTypeDef;I2C_InitTypeDef69,2669
#define IS_I2C_ALL_PERIPH(80,2768
#define I2C_Mode_I2C 86,2925
#define I2C_Mode_SMBusDevice 87,2985
#define I2C_Mode_SMBusHost 88,3047
#define IS_I2C_MODE(89,3107
#define I2C_DutyCycle_16_9 100,3372
#define I2C_DutyCycle_2 101,3472
#define IS_I2C_DUTY_CYCLE(102,3569
#define I2C_Ack_Enable 112,3779
#define I2C_Ack_Disable 113,3839
#define IS_I2C_ACK_STATE(114,3899
#define  I2C_Direction_Transmitter 124,4106
#define  I2C_Direction_Receiver 125,4163
#define IS_I2C_DIRECTION(126,4220
#define I2C_AcknowledgedAddress_7bit 136,4463
#define I2C_AcknowledgedAddress_10bit 137,4523
#define IS_I2C_ACKNOWLEDGE_ADDRESS(138,4583
#define I2C_Register_CR1 148,4838
#define I2C_Register_CR2 149,4895
#define I2C_Register_OAR1 150,4952
#define I2C_Register_OAR2 151,5009
#define I2C_Register_DR 152,5066
#define I2C_Register_SR1 153,5123
#define I2C_Register_SR2 154,5180
#define I2C_Register_CCR 155,5237
#define I2C_Register_TRISE 156,5294
#define IS_I2C_REGISTER(157,5351
#define I2C_SMBusAlert_Low 174,6095
#define I2C_SMBusAlert_High 175,6155
#define IS_I2C_SMBUS_ALERT(176,6215
#define I2C_PECPosition_Next 186,6428
#define I2C_PECPosition_Current 187,6488
#define IS_I2C_PEC_POSITION(188,6548
#define I2C_NACKPosition_Next 198,6783
#define I2C_NACKPosition_Current 199,6843
#define IS_I2C_NACK_POSITION(200,6903
#define I2C_IT_BUF 210,7152
#define I2C_IT_EVT 211,7212
#define I2C_IT_ERR 212,7272
#define IS_I2C_CONFIG_IT(213,7332
#define I2C_IT_SMBALERT 222,7498
#define I2C_IT_TIMEOUT 223,7562
#define I2C_IT_PECERR 224,7626
#define I2C_IT_OVR 225,7690
#define I2C_IT_AF 226,7754
#define I2C_IT_ARLO 227,7818
#define I2C_IT_BERR 228,7882
#define I2C_IT_TXE 229,7946
#define I2C_IT_RXNE 230,8010
#define I2C_IT_STOPF 231,8074
#define I2C_IT_ADD10 232,8138
#define I2C_IT_BTF 233,8202
#define I2C_IT_ADDR 234,8266
#define I2C_IT_SB 235,8330
#define IS_I2C_CLEAR_IT(237,8396
#define IS_I2C_GET_IT(239,8493
#define I2C_FLAG_DUALF 258,9175
#define I2C_FLAG_SMBHOST 259,9239
#define I2C_FLAG_SMBDEFAULT 260,9303
#define I2C_FLAG_GENCALL 261,9367
#define I2C_FLAG_TRA 262,9431
#define I2C_FLAG_BUSY 263,9495
#define I2C_FLAG_MSL 264,9559
#define I2C_FLAG_SMBALERT 270,9673
#define I2C_FLAG_TIMEOUT 271,9737
#define I2C_FLAG_PECERR 272,9801
#define I2C_FLAG_OVR 273,9865
#define I2C_FLAG_AF 274,9929
#define I2C_FLAG_ARLO 275,9993
#define I2C_FLAG_BERR 276,10057
#define I2C_FLAG_TXE 277,10121
#define I2C_FLAG_RXNE 278,10185
#define I2C_FLAG_STOPF 279,10249
#define I2C_FLAG_ADD10 280,10313
#define I2C_FLAG_BTF 281,10377
#define I2C_FLAG_ADDR 282,10441
#define I2C_FLAG_SB 283,10505
#define IS_I2C_CLEAR_FLAG(285,10571
#define IS_I2C_GET_FLAG(287,10676
#define  I2C_EVENT_MASTER_MODE_SELECT 319,12292
#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED 347,13679
#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED 348,13804
#define  I2C_EVENT_MASTER_MODE_ADDRESS10 350,13932
#define  I2C_EVENT_MASTER_BYTE_RECEIVED 383,15539
#define I2C_EVENT_MASTER_BYTE_TRANSMITTING 387,15726
#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED 389,15856
#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED 424,17717
#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED 425,17826
#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED 428,17999
#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED 429,18110
#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED 432,18286
#define  I2C_EVENT_SLAVE_BYTE_RECEIVED 463,19884
#define  I2C_EVENT_SLAVE_STOP_DETECTED 465,20008
#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED 469,20177
#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTING 470,20296
#define  I2C_EVENT_SLAVE_ACK_FAILURE 472,20425
#define IS_I2C_EVENT(476,20644
#define IS_I2C_OWN_ADDRESS1(504,22466
#define IS_I2C_CLOCK_SPEED(513,22596

FWLIB/inc/stm32f10x_iwdg.h,560
#define __STM32F10x_IWDG_H25,1164
#define IWDG_WriteAccess_Enable 58,1620
#define IWDG_WriteAccess_Disable 59,1676
#define IS_IWDG_WRITE_ACCESS(60,1732
#define IWDG_Prescaler_4 70,1961
#define IWDG_Prescaler_8 71,2014
#define IWDG_Prescaler_16 72,2067
#define IWDG_Prescaler_32 73,2120
#define IWDG_Prescaler_64 74,2173
#define IWDG_Prescaler_128 75,2226
#define IWDG_Prescaler_256 76,2279
#define IS_IWDG_PRESCALER(77,2332
#define IWDG_FLAG_PVU 92,2945
#define IWDG_FLAG_RVU 93,3001
#define IS_IWDG_FLAG(94,3057
#define IS_IWDG_RELOAD(95,3142

FWLIB/inc/stm32f10x_sdio.h,5150
#define __STM32F10x_SDIO_H25,1163
  uint32_t SDIO_ClockEdge;48,1514
  uint32_t SDIO_ClockBypass;51,1726
  uint32_t SDIO_ClockPowerSave;55,1991
  uint32_t SDIO_BusWide;59,2269
  uint32_t SDIO_HardwareFlowControl;62,2444
  uint8_t SDIO_ClockDiv;65,2675
} SDIO_InitTypeDef;68,2918
  uint32_t SDIO_Argument;72,2960
  uint32_t SDIO_CmdIndex;77,3310
  uint32_t SDIO_Response;79,3410
  uint32_t SDIO_Wait;82,3572
  uint32_t SDIO_CPSM;85,3781
} SDIO_CmdInitTypeDef;88,4018
  uint32_t SDIO_DataTimeOut;92,4063
  uint32_t SDIO_DataLength;94,4167
  uint32_t SDIO_DataBlockSize;96,4265
  uint32_t SDIO_TransferDir;99,4456
  uint32_t SDIO_TransferMode;103,4718
  uint32_t SDIO_DPSM;106,4917
} SDIO_DataInitTypeDef;109,5166
#define SDIO_ClockEdge_Rising 123,5318
#define SDIO_ClockEdge_Falling 124,5386
#define IS_SDIO_CLOCK_EDGE(125,5454
#define SDIO_ClockBypass_Disable 135,5670
#define SDIO_ClockBypass_Enable 136,5739
#define IS_SDIO_CLOCK_BYPASS(137,5812
#define SDIO_ClockPowerSave_Disable 147,6048
#define SDIO_ClockPowerSave_Enable 148,6116
#define IS_SDIO_CLOCK_POWER_SAVE(149,6185
#define SDIO_BusWide_1b 159,6419
#define SDIO_BusWide_4b 160,6487
#define SDIO_BusWide_8b 161,6555
#define IS_SDIO_BUS_WIDE(162,6623
#define SDIO_HardwareFlowControl_Disable 173,6864
#define SDIO_HardwareFlowControl_Enable 174,6932
#define IS_SDIO_HARDWARE_FLOW_CONTROL(175,7000
#define SDIO_PowerState_OFF 185,7269
#define SDIO_PowerState_ON 186,7337
#define IS_SDIO_POWER_STATE(187,7405
#define SDIO_IT_CCRCFAIL 197,7591
#define SDIO_IT_DCRCFAIL 198,7659
#define SDIO_IT_CTIMEOUT 199,7727
#define SDIO_IT_DTIMEOUT 200,7795
#define SDIO_IT_TXUNDERR 201,7863
#define SDIO_IT_RXOVERR 202,7931
#define SDIO_IT_CMDREND 203,7999
#define SDIO_IT_CMDSENT 204,8067
#define SDIO_IT_DATAEND 205,8135
#define SDIO_IT_STBITERR 206,8203
#define SDIO_IT_DBCKEND 207,8271
#define SDIO_IT_CMDACT 208,8339
#define SDIO_IT_TXACT 209,8407
#define SDIO_IT_RXACT 210,8475
#define SDIO_IT_TXFIFOHE 211,8543
#define SDIO_IT_RXFIFOHF 212,8611
#define SDIO_IT_TXFIFOF 213,8679
#define SDIO_IT_RXFIFOF 214,8747
#define SDIO_IT_TXFIFOE 215,8815
#define SDIO_IT_RXFIFOE 216,8883
#define SDIO_IT_TXDAVL 217,8951
#define SDIO_IT_RXDAVL 218,9019
#define SDIO_IT_SDIOIT 219,9087
#define SDIO_IT_CEATAEND 220,9155
#define IS_SDIO_IT(221,9223
#define IS_SDIO_CMD_INDEX(230,9389
#define SDIO_Response_No 239,9523
#define SDIO_Response_Short 240,9591
#define SDIO_Response_Long 241,9659
#define IS_SDIO_RESPONSE(242,9727
#define SDIO_Wait_No 253,10032
#define SDIO_Wait_IT 254,10141
#define SDIO_Wait_Pend 255,10245
#define IS_SDIO_WAIT(256,10347
#define SDIO_CPSM_Disable 266,10560
#define SDIO_CPSM_Enable 267,10629
#define IS_SDIO_CPSM(268,10698
#define SDIO_RESP1 277,10868
#define SDIO_RESP2 278,10936
#define SDIO_RESP3 279,11004
#define SDIO_RESP4 280,11072
#define IS_SDIO_RESP(281,11140
#define IS_SDIO_DATA_LENGTH(291,11372
#define SDIO_DataBlockSize_1b 300,11508
#define SDIO_DataBlockSize_2b 301,11576
#define SDIO_DataBlockSize_4b 302,11644
#define SDIO_DataBlockSize_8b 303,11712
#define SDIO_DataBlockSize_16b 304,11780
#define SDIO_DataBlockSize_32b 305,11848
#define SDIO_DataBlockSize_64b 306,11916
#define SDIO_DataBlockSize_128b 307,11984
#define SDIO_DataBlockSize_256b 308,12052
#define SDIO_DataBlockSize_512b 309,12120
#define SDIO_DataBlockSize_1024b 310,12188
#define SDIO_DataBlockSize_2048b 311,12256
#define SDIO_DataBlockSize_4096b 312,12324
#define SDIO_DataBlockSize_8192b 313,12392
#define SDIO_DataBlockSize_16384b 314,12460
#define IS_SDIO_BLOCK_SIZE(315,12528
#define SDIO_TransferDir_ToCard 338,13737
#define SDIO_TransferDir_ToSDIO 339,13805
#define IS_SDIO_TRANSFER_DIR(340,13873
#define SDIO_TransferMode_Block 350,14093
#define SDIO_TransferMode_Stream 351,14161
#define IS_SDIO_TRANSFER_MODE(352,14229
#define SDIO_DPSM_Disable 362,14453
#define SDIO_DPSM_Enable 363,14522
#define IS_SDIO_DPSM(364,14591
#define SDIO_FLAG_CCRCFAIL 373,14747
#define SDIO_FLAG_DCRCFAIL 374,14815
#define SDIO_FLAG_CTIMEOUT 375,14883
#define SDIO_FLAG_DTIMEOUT 376,14951
#define SDIO_FLAG_TXUNDERR 377,15019
#define SDIO_FLAG_RXOVERR 378,15087
#define SDIO_FLAG_CMDREND 379,15155
#define SDIO_FLAG_CMDSENT 380,15223
#define SDIO_FLAG_DATAEND 381,15291
#define SDIO_FLAG_STBITERR 382,15359
#define SDIO_FLAG_DBCKEND 383,15427
#define SDIO_FLAG_CMDACT 384,15495
#define SDIO_FLAG_TXACT 385,15563
#define SDIO_FLAG_RXACT 386,15631
#define SDIO_FLAG_TXFIFOHE 387,15699
#define SDIO_FLAG_RXFIFOHF 388,15767
#define SDIO_FLAG_TXFIFOF 389,15835
#define SDIO_FLAG_RXFIFOF 390,15903
#define SDIO_FLAG_TXFIFOE 391,15971
#define SDIO_FLAG_RXFIFOE 392,16039
#define SDIO_FLAG_TXDAVL 393,16107
#define SDIO_FLAG_RXDAVL 394,16175
#define SDIO_FLAG_SDIOIT 395,16243
#define SDIO_FLAG_CEATAEND 396,16311
#define IS_SDIO_FLAG(397,16379
#define IS_SDIO_CLEAR_FLAG(422,17938
#define IS_SDIO_GET_IT(424,18048
#define IS_SDIO_CLEAR_IT(449,19511
#define SDIO_ReadWaitMode_CLK 459,19686
#define SDIO_ReadWaitMode_DATA2 460,19754
#define IS_SDIO_READWAIT_MODE(461,19822

FWLIB/inc/stm32f10x_dac.h,2544
#define __STM32F10x_DAC_H25,1161
  uint32_t DAC_Trigger;52,1566
  uint32_t DAC_WaveGeneration;55,1794
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;59,2118
  uint32_t DAC_OutputBuffer;63,2464
}DAC_InitTypeDef;DAC_InitTypeDef65,2697
#define DAC_Trigger_None 79,2847
#define DAC_Trigger_T6_TRGO 81,3095
#define DAC_Trigger_T8_TRGO 82,3236
#define DAC_Trigger_T3_TRGO 84,3477
#define DAC_Trigger_T7_TRGO 86,3767
#define DAC_Trigger_T5_TRGO 87,3908
#define DAC_Trigger_T15_TRGO 88,4049
#define DAC_Trigger_T2_TRGO 90,4321
#define DAC_Trigger_T4_TRGO 91,4462
#define DAC_Trigger_Ext_IT9 92,4603
#define DAC_Trigger_Software 93,4751
#define IS_DAC_TRIGGER(95,4883
#define DAC_WaveGeneration_None 113,5618
#define DAC_WaveGeneration_Noise 114,5685
#define DAC_WaveGeneration_Triangle 115,5752
#define IS_DAC_GENERATE_WAVE(116,5819
#define DAC_LFSRUnmask_Bit0 127,6139
#define DAC_LFSRUnmask_Bits1_0 128,6269
#define DAC_LFSRUnmask_Bits2_0 129,6403
#define DAC_LFSRUnmask_Bits3_0 130,6537
#define DAC_LFSRUnmask_Bits4_0 131,6671
#define DAC_LFSRUnmask_Bits5_0 132,6805
#define DAC_LFSRUnmask_Bits6_0 133,6939
#define DAC_LFSRUnmask_Bits7_0 134,7073
#define DAC_LFSRUnmask_Bits8_0 135,7207
#define DAC_LFSRUnmask_Bits9_0 136,7341
#define DAC_LFSRUnmask_Bits10_0 137,7475
#define DAC_LFSRUnmask_Bits11_0 138,7610
#define DAC_TriangleAmplitude_1 139,7745
#define DAC_TriangleAmplitude_3 140,7855
#define DAC_TriangleAmplitude_7 141,7965
#define DAC_TriangleAmplitude_15 142,8075
#define DAC_TriangleAmplitude_31 143,8186
#define DAC_TriangleAmplitude_63 144,8297
#define DAC_TriangleAmplitude_127 145,8408
#define DAC_TriangleAmplitude_255 146,8520
#define DAC_TriangleAmplitude_511 147,8632
#define DAC_TriangleAmplitude_1023 148,8744
#define DAC_TriangleAmplitude_2047 149,8857
#define DAC_TriangleAmplitude_4095 150,8970
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(152,9085
#define DAC_OutputBuffer_Enable 184,11485
#define DAC_OutputBuffer_Disable 185,11552
#define IS_DAC_OUTPUT_BUFFER_STATE(186,11619
#define DAC_Channel_1 196,11863
#define DAC_Channel_2 197,11930
#define IS_DAC_CHANNEL(198,11997
#define DAC_Align_12b_R 208,12201
#define DAC_Align_12b_L 209,12268
#define DAC_Align_8b_R 210,12335
#define IS_DAC_ALIGN(211,12402
#define DAC_Wave_Noise 222,12662
#define DAC_Wave_Triangle 223,12729
#define IS_DAC_WAVE(224,12796
#define IS_DAC_DATA(234,12977
#define DAC_IT_DMAUDR 243,13194
#define IS_DAC_IT(244,13263
#define DAC_FLAG_DMAUDR 254,13393
#define IS_DAC_FLAG(255,13462

FWLIB/inc/stm32f10x_can.h,5941
#define __STM32F10x_CAN_H25,1161
#define IS_CAN_ALL_PERIPH(46,1490
  uint16_t CAN_Prescaler;55,1684
  uint8_t CAN_Mode;58,1826
  uint8_t CAN_SJW;62,2024
  uint8_t CAN_BS1;68,2402
  uint8_t CAN_BS2;72,2637
  FunctionalState CAN_TTCM;77,2908
  FunctionalState CAN_ABOM;81,3131
  FunctionalState CAN_AWUM;85,3350
  FunctionalState CAN_NART;89,3563
  FunctionalState CAN_RFLM;93,3786
  FunctionalState CAN_TXFP;97,4000
} CAN_InitTypeDef;100,4210
  uint16_t CAN_FilterIdHigh;108,4315
  uint16_t CAN_FilterIdLow;112,4629
  uint16_t CAN_FilterMaskIdHigh;116,4944
  uint16_t CAN_FilterMaskIdLow;121,5343
  uint16_t CAN_FilterFIFOAssignment;126,5743
  uint8_t CAN_FilterNumber;129,5960
  uint8_t CAN_FilterMode;131,6080
  uint8_t CAN_FilterScale;134,6274
  FunctionalState CAN_FilterActivation;137,6452
} CAN_FilterInitTypeDef;139,6633
  uint32_t StdId;147,6745
  uint32_t ExtId;150,6885
  uint8_t IDE;153,7030
  uint8_t RTR;157,7245
  uint8_t DLC;161,7467
  uint8_t Data[Data165,7654
} CanTxMsg;167,7771
  uint32_t StdId;175,7870
  uint32_t ExtId;178,8010
  uint8_t IDE;181,8155
  uint8_t RTR;185,8367
  uint8_t DLC;189,8572
  uint8_t Data[Data192,8729
  uint8_t FMI;195,8845
} CanRxMsg;198,9057
#define CAN_InitStatus_Failed 212,9199
#define CAN_InitStatus_Success 213,9293
#define CAN_Mode_Normal 223,9447
#define CAN_Mode_LoopBack 224,9521
#define CAN_Mode_Silent 225,9597
#define CAN_Mode_Silent_LoopBack 226,9671
#define IS_CAN_MODE(228,9770
#define CAN_OperatingMode_Initialization 241,10099
#define CAN_OperatingMode_Normal 242,10186
#define CAN_OperatingMode_Sleep 243,10265
#define IS_CAN_OPERATING_MODE(246,10347
#define CAN_ModeStatus_Failed 258,10645
#define CAN_ModeStatus_Success 259,10756
#define CAN_SJW_1tq 270,10961
#define CAN_SJW_2tq 271,11038
#define CAN_SJW_3tq 272,11115
#define CAN_SJW_4tq 273,11192
#define IS_CAN_SJW(275,11271
#define CAN_BS1_1tq 285,11513
#define CAN_BS1_2tq 286,11590
#define CAN_BS1_3tq 287,11667
#define CAN_BS1_4tq 288,11744
#define CAN_BS1_5tq 289,11821
#define CAN_BS1_6tq 290,11898
#define CAN_BS1_7tq 291,11975
#define CAN_BS1_8tq 292,12052
#define CAN_BS1_9tq 293,12129
#define CAN_BS1_10tq 294,12206
#define CAN_BS1_11tq 295,12284
#define CAN_BS1_12tq 296,12362
#define CAN_BS1_13tq 297,12440
#define CAN_BS1_14tq 298,12518
#define CAN_BS1_15tq 299,12596
#define CAN_BS1_16tq 300,12674
#define IS_CAN_BS1(302,12754
#define CAN_BS2_1tq 311,12890
#define CAN_BS2_2tq 312,12967
#define CAN_BS2_3tq 313,13044
#define CAN_BS2_4tq 314,13121
#define CAN_BS2_5tq 315,13198
#define CAN_BS2_6tq 316,13275
#define CAN_BS2_7tq 317,13352
#define CAN_BS2_8tq 318,13429
#define IS_CAN_BS2(320,13508
#define IS_CAN_PRESCALER(330,13631
  #define IS_CAN_FILTER_NUMBER(340,13807
  #define IS_CAN_FILTER_NUMBER(342,13871
#define CAN_FilterMode_IdMask 352,14025
#define CAN_FilterMode_IdList 353,14108
#define IS_CAN_FILTER_MODE(355,14193
#define CAN_FilterScale_16bit 365,14407
#define CAN_FilterScale_32bit 366,14487
#define IS_CAN_FILTER_SCALE(368,14568
#define CAN_Filter_FIFO0 379,14788
#define CAN_Filter_FIFO1 380,14889
#define IS_CAN_FILTER_FIFO(381,14990
#define IS_CAN_BANKNUMBER(390,15205
#define IS_CAN_TRANSMITMAILBOX(399,15350
#define IS_CAN_STDID(400,15438
#define IS_CAN_EXTID(401,15500
#define IS_CAN_DLC(402,15567
#define CAN_Id_Standard 412,15700
#define CAN_Id_Extended 413,15781
#define IS_CAN_IDTYPE(414,15862
#define CAN_RTR_Data 424,16077
#define CAN_RTR_Remote 425,16157
#define IS_CAN_RTR(426,16239
#define CAN_TxStatus_Failed 436,16397
#define CAN_TxStatus_Ok 437,16481
#define CAN_TxStatus_Pending 438,16569
#define CAN_TxStatus_NoMailBox 439,16655
#define CAN_FIFO0 449,16847
#define CAN_FIFO1 450,16933
#define IS_CAN_FIFO(452,17021
#define CAN_Sleep_Failed 462,17172
#define CAN_Sleep_Ok 463,17259
#define CAN_WakeUp_Failed 473,17417
#define CAN_WakeUp_Ok 474,17508
#define CAN_ErrorCode_NoErr 485,17744
#define	CAN_ErrorCode_StuffErr 486,17817
#define	CAN_ErrorCode_FormErr 487,17893
#define	CAN_ErrorCode_ACKErr 488,17968
#define	CAN_ErrorCode_BitRecessiveErr 489,18053
#define	CAN_ErrorCode_BitDominantErr 490,18137
#define	CAN_ErrorCode_CRCErr 491,18220
#define	CAN_ErrorCode_SoftwareSetErr 492,18295
#define CAN_FLAG_RQCP0 507,18694
#define CAN_FLAG_RQCP1 508,18783
#define CAN_FLAG_RQCP2 509,18872
#define CAN_FLAG_FMP0 512,18984
#define CAN_FLAG_FF0 513,19079
#define CAN_FLAG_FOV0 514,19174
#define CAN_FLAG_FMP1 515,19269
#define CAN_FLAG_FF1 516,19364
#define CAN_FLAG_FOV1 517,19459
#define CAN_FLAG_WKU 520,19584
#define CAN_FLAG_SLAK 521,19664
#define CAN_FLAG_EWG 526,19915
#define CAN_FLAG_EPV 527,20003
#define CAN_FLAG_BOF 528,20091
#define CAN_FLAG_LEC 529,20179
#define IS_CAN_GET_FLAG(531,20269
#define IS_CAN_CLEAR_FLAG(540,20982
#define CAN_IT_TME 556,21521
#define CAN_IT_FMP0 559,21649
#define CAN_IT_FF0 560,21749
#define CAN_IT_FOV0 561,21838
#define CAN_IT_FMP1 562,21930
#define CAN_IT_FF1 563,22030
#define CAN_IT_FOV1 564,22119
#define CAN_IT_WKU 567,22246
#define CAN_IT_SLK 568,22331
#define CAN_IT_EWG 571,22452
#define CAN_IT_EPV 572,22543
#define CAN_IT_BOF 573,22634
#define CAN_IT_LEC 574,22719
#define CAN_IT_ERR 575,22812
#define CAN_IT_RQCP0 578,22963
#define CAN_IT_RQCP1 579,22998
#define CAN_IT_RQCP2 580,23033
#define IS_CAN_IT(583,23072
#define IS_CAN_CLEAR_IT(591,23643
#define CANINITFAILED 605,24193
#define CANINITOK 606,24252
#define CAN_FilterFIFO0 607,24312
#define CAN_FilterFIFO1 608,24366
#define CAN_ID_STD 609,24420
#define CAN_ID_EXT 610,24484
#define CAN_RTR_DATA 611,24537
#define CAN_RTR_REMOTE 612,24596
#define CANTXFAILE 613,24648
#define CANTXOK 614,24705
#define CANTXPENDING 615,24758
#define CAN_NO_MB 616,24816
#define CANSLEEPFAILED 617,24876
#define CANSLEEPOK 618,24930
#define CANWAKEUPFAILED 619,24980
#define CANWAKEUPOK 620,25043

FWLIB/inc/stm32f10x_crc.h,34
#define __STM32F10x_CRC_H25,1161

FWLIB/inc/stm32f10x_dma.h,4956
#define __STM32F10x_DMA_H25,1161
  uint32_t DMA_PeripheralBaseAddr;52,1566
  uint32_t DMA_MemoryBaseAddr;54,1669
  uint32_t DMA_DIR;56,1768
  uint32_t DMA_BufferSize;59,1979
  uint32_t DMA_PeripheralInc;63,2316
  uint32_t DMA_MemoryInc;66,2546
  uint32_t DMA_PeripheralDataSize;69,2768
  uint32_t DMA_MemoryDataSize;72,2955
  uint32_t DMA_Mode;75,3134
  uint32_t DMA_Priority;80,3547
  uint32_t DMA_M2M;83,3746
}DMA_InitTypeDef;DMA_InitTypeDef85,3964
#define IS_DMA_ALL_PERIPH(95,4060
#define DMA_DIR_PeripheralDST 112,4946
#define DMA_DIR_PeripheralSRC 113,5013
#define IS_DMA_DIR(114,5080
#define DMA_PeripheralInc_Enable 124,5289
#define DMA_PeripheralInc_Disable 125,5356
#define IS_DMA_PERIPHERAL_INC_STATE(126,5423
#define DMA_MemoryInc_Enable 136,5677
#define DMA_MemoryInc_Disable 137,5744
#define IS_DMA_MEMORY_INC_STATE(138,5811
#define DMA_PeripheralDataSize_Byte 148,6046
#define DMA_PeripheralDataSize_HalfWord 149,6113
#define DMA_PeripheralDataSize_Word 150,6180
#define IS_DMA_PERIPHERAL_DATA_SIZE(151,6247
#define DMA_MemoryDataSize_Byte 162,6588
#define DMA_MemoryDataSize_HalfWord 163,6655
#define DMA_MemoryDataSize_Word 164,6722
#define IS_DMA_MEMORY_DATA_SIZE(165,6789
#define DMA_Mode_Circular 176,7110
#define DMA_Mode_Normal 177,7177
#define IS_DMA_MODE(178,7244
#define DMA_Priority_VeryHigh 187,7406
#define DMA_Priority_High 188,7473
#define DMA_Priority_Medium 189,7540
#define DMA_Priority_Low 190,7607
#define IS_DMA_PRIORITY(191,7674
#define DMA_M2M_Enable 203,8049
#define DMA_M2M_Disable 204,8116
#define IS_DMA_M2M_STATE(205,8183
#define DMA_IT_TC 215,8359
#define DMA_IT_HT 216,8426
#define DMA_IT_TE 217,8493
#define IS_DMA_CONFIG_IT(218,8560
#define DMA1_IT_GL1 220,8642
#define DMA1_IT_TC1 221,8709
#define DMA1_IT_HT1 222,8776
#define DMA1_IT_TE1 223,8843
#define DMA1_IT_GL2 224,8910
#define DMA1_IT_TC2 225,8977
#define DMA1_IT_HT2 226,9044
#define DMA1_IT_TE2 227,9111
#define DMA1_IT_GL3 228,9178
#define DMA1_IT_TC3 229,9245
#define DMA1_IT_HT3 230,9312
#define DMA1_IT_TE3 231,9379
#define DMA1_IT_GL4 232,9446
#define DMA1_IT_TC4 233,9513
#define DMA1_IT_HT4 234,9580
#define DMA1_IT_TE4 235,9647
#define DMA1_IT_GL5 236,9714
#define DMA1_IT_TC5 237,9781
#define DMA1_IT_HT5 238,9848
#define DMA1_IT_TE5 239,9915
#define DMA1_IT_GL6 240,9982
#define DMA1_IT_TC6 241,10049
#define DMA1_IT_HT6 242,10116
#define DMA1_IT_TE6 243,10183
#define DMA1_IT_GL7 244,10250
#define DMA1_IT_TC7 245,10317
#define DMA1_IT_HT7 246,10384
#define DMA1_IT_TE7 247,10451
#define DMA2_IT_GL1 249,10520
#define DMA2_IT_TC1 250,10587
#define DMA2_IT_HT1 251,10654
#define DMA2_IT_TE1 252,10721
#define DMA2_IT_GL2 253,10788
#define DMA2_IT_TC2 254,10855
#define DMA2_IT_HT2 255,10922
#define DMA2_IT_TE2 256,10989
#define DMA2_IT_GL3 257,11056
#define DMA2_IT_TC3 258,11123
#define DMA2_IT_HT3 259,11190
#define DMA2_IT_TE3 260,11257
#define DMA2_IT_GL4 261,11324
#define DMA2_IT_TC4 262,11391
#define DMA2_IT_HT4 263,11458
#define DMA2_IT_TE4 264,11525
#define DMA2_IT_GL5 265,11592
#define DMA2_IT_TC5 266,11659
#define DMA2_IT_HT5 267,11726
#define DMA2_IT_TE5 268,11793
#define IS_DMA_CLEAR_IT(270,11862
#define IS_DMA_GET_IT(272,11978
#define DMA1_FLAG_GL1 304,13968
#define DMA1_FLAG_TC1 305,14035
#define DMA1_FLAG_HT1 306,14102
#define DMA1_FLAG_TE1 307,14169
#define DMA1_FLAG_GL2 308,14236
#define DMA1_FLAG_TC2 309,14303
#define DMA1_FLAG_HT2 310,14370
#define DMA1_FLAG_TE2 311,14437
#define DMA1_FLAG_GL3 312,14504
#define DMA1_FLAG_TC3 313,14571
#define DMA1_FLAG_HT3 314,14638
#define DMA1_FLAG_TE3 315,14705
#define DMA1_FLAG_GL4 316,14772
#define DMA1_FLAG_TC4 317,14839
#define DMA1_FLAG_HT4 318,14906
#define DMA1_FLAG_TE4 319,14973
#define DMA1_FLAG_GL5 320,15040
#define DMA1_FLAG_TC5 321,15107
#define DMA1_FLAG_HT5 322,15174
#define DMA1_FLAG_TE5 323,15241
#define DMA1_FLAG_GL6 324,15308
#define DMA1_FLAG_TC6 325,15375
#define DMA1_FLAG_HT6 326,15442
#define DMA1_FLAG_TE6 327,15509
#define DMA1_FLAG_GL7 328,15576
#define DMA1_FLAG_TC7 329,15643
#define DMA1_FLAG_HT7 330,15710
#define DMA1_FLAG_TE7 331,15777
#define DMA2_FLAG_GL1 333,15846
#define DMA2_FLAG_TC1 334,15913
#define DMA2_FLAG_HT1 335,15980
#define DMA2_FLAG_TE1 336,16047
#define DMA2_FLAG_GL2 337,16114
#define DMA2_FLAG_TC2 338,16181
#define DMA2_FLAG_HT2 339,16248
#define DMA2_FLAG_TE2 340,16315
#define DMA2_FLAG_GL3 341,16382
#define DMA2_FLAG_TC3 342,16449
#define DMA2_FLAG_HT3 343,16516
#define DMA2_FLAG_TE3 344,16583
#define DMA2_FLAG_GL4 345,16650
#define DMA2_FLAG_TC4 346,16717
#define DMA2_FLAG_HT4 347,16784
#define DMA2_FLAG_TE4 348,16851
#define DMA2_FLAG_GL5 349,16918
#define DMA2_FLAG_TC5 350,16985
#define DMA2_FLAG_HT5 351,17052
#define DMA2_FLAG_TE5 352,17119
#define IS_DMA_CLEAR_FLAG(354,17188
#define IS_DMA_GET_FLAG(356,17314
#define IS_DMA_BUFFER_SIZE(388,19587

FWLIB/inc/stm32f10x_flash.h,5477
#define __STM32F10x_FLASH_H25,1167
  FLASH_BUSY 52,1562
  FLASH_ERROR_PG,53,1581
  FLASH_ERROR_WRP,54,1600
  FLASH_COMPLETE,55,1620
  FLASH_TIMEOUT56,1639
}FLASH_Status;FLASH_Status57,1656
#define FLASH_Latency_0 71,1797
#define FLASH_Latency_1 72,1894
#define FLASH_Latency_2 73,1990
#define IS_FLASH_LATENCY(74,2087
#define FLASH_HalfCycleAccess_Enable 85,2378
#define FLASH_HalfCycleAccess_Disable 86,2474
#define IS_FLASH_HALFCYCLEACCESS_STATE(87,2571
#define FLASH_PrefetchBuffer_Enable 97,2843
#define FLASH_PrefetchBuffer_Disable 98,2944
#define IS_FLASH_PREFETCHBUFFER_STATE(99,3046
#define FLASH_WRProt_Pages0to3 110,3380
#define FLASH_WRProt_Pages4to7 111,3521
#define FLASH_WRProt_Pages8to11 112,3662
#define FLASH_WRProt_Pages12to15 113,3804
#define FLASH_WRProt_Pages16to19 114,3947
#define FLASH_WRProt_Pages20to23 115,4090
#define FLASH_WRProt_Pages24to27 116,4233
#define FLASH_WRProt_Pages28to31 117,4376
#define FLASH_WRProt_Pages32to35 120,4580
#define FLASH_WRProt_Pages36to39 121,4715
#define FLASH_WRProt_Pages40to43 122,4850
#define FLASH_WRProt_Pages44to47 123,4985
#define FLASH_WRProt_Pages48to51 124,5120
#define FLASH_WRProt_Pages52to55 125,5255
#define FLASH_WRProt_Pages56to59 126,5390
#define FLASH_WRProt_Pages60to63 127,5525
#define FLASH_WRProt_Pages64to67 128,5660
#define FLASH_WRProt_Pages68to71 129,5795
#define FLASH_WRProt_Pages72to75 130,5930
#define FLASH_WRProt_Pages76to79 131,6065
#define FLASH_WRProt_Pages80to83 132,6200
#define FLASH_WRProt_Pages84to87 133,6335
#define FLASH_WRProt_Pages88to91 134,6470
#define FLASH_WRProt_Pages92to95 135,6605
#define FLASH_WRProt_Pages96to99 136,6740
#define FLASH_WRProt_Pages100to103 137,6875
#define FLASH_WRProt_Pages104to107 138,7012
#define FLASH_WRProt_Pages108to111 139,7149
#define FLASH_WRProt_Pages112to115 140,7286
#define FLASH_WRProt_Pages116to119 141,7423
#define FLASH_WRProt_Pages120to123 142,7560
#define FLASH_WRProt_Pages124to127 143,7697
#define FLASH_WRProt_Pages0to1 146,7925
#define FLASH_WRProt_Pages2to3 148,8158
#define FLASH_WRProt_Pages4to5 150,8391
#define FLASH_WRProt_Pages6to7 152,8624
#define FLASH_WRProt_Pages8to9 154,8857
#define FLASH_WRProt_Pages10to11 156,9090
#define FLASH_WRProt_Pages12to13 158,9325
#define FLASH_WRProt_Pages14to15 160,9560
#define FLASH_WRProt_Pages16to17 162,9795
#define FLASH_WRProt_Pages18to19 164,10030
#define FLASH_WRProt_Pages20to21 166,10265
#define FLASH_WRProt_Pages22to23 168,10500
#define FLASH_WRProt_Pages24to25 170,10735
#define FLASH_WRProt_Pages26to27 172,10970
#define FLASH_WRProt_Pages28to29 174,11205
#define FLASH_WRProt_Pages30to31 176,11440
#define FLASH_WRProt_Pages32to33 178,11675
#define FLASH_WRProt_Pages34to35 180,11910
#define FLASH_WRProt_Pages36to37 182,12145
#define FLASH_WRProt_Pages38to39 184,12380
#define FLASH_WRProt_Pages40to41 186,12615
#define FLASH_WRProt_Pages42to43 188,12850
#define FLASH_WRProt_Pages44to45 190,13085
#define FLASH_WRProt_Pages46to47 192,13320
#define FLASH_WRProt_Pages48to49 194,13555
#define FLASH_WRProt_Pages50to51 196,13790
#define FLASH_WRProt_Pages52to53 198,14025
#define FLASH_WRProt_Pages54to55 200,14260
#define FLASH_WRProt_Pages56to57 202,14495
#define FLASH_WRProt_Pages58to59 204,14730
#define FLASH_WRProt_Pages60to61 206,14965
#define FLASH_WRProt_Pages62to127 208,15200
#define FLASH_WRProt_Pages62to255 209,15339
#define FLASH_WRProt_Pages62to511 210,15475
#define FLASH_WRProt_AllPages 212,15609
#define IS_FLASH_WRPROT_PAGE(214,15712
#define IS_FLASH_ADDRESS(216,15775
#define IS_OB_DATA_ADDRESS(218,15868
#define OB_IWDG_SW 228,16040
#define OB_IWDG_HW 229,16131
#define IS_OB_IWDG_SOURCE(230,16222
#define OB_STOP_NoRST 240,16390
#define OB_STOP_RST 241,16498
#define IS_OB_STOP_SOURCE(242,16603
#define OB_STDBY_NoRST 252,16776
#define OB_STDBY_RST 253,16887
#define IS_OB_STDBY_SOURCE(254,16995
#define FLASH_BOOT_Bank1 263,17174
#define FLASH_BOOT_Bank2 265,17417
#define IS_FLASH_BOOT(268,17754
#define FLASH_IT_BANK2_ERROR 277,17941
#define FLASH_IT_BANK2_EOP 278,18053
#define FLASH_IT_BANK1_ERROR 280,18179
#define FLASH_IT_BANK1_EOP 281,18291
#define FLASH_IT_ERROR 283,18417
#define FLASH_IT_EOP 284,18523
#define IS_FLASH_IT(285,18641
#define FLASH_IT_ERROR 287,18747
#define FLASH_IT_EOP 288,18847
#define FLASH_IT_BANK1_ERROR 289,18959
#define FLASH_IT_BANK1_EOP 290,19065
#define IS_FLASH_IT(292,19185
#define FLASH_FLAG_BANK2_BSY 303,19378
#define FLASH_FLAG_BANK2_EOP 304,19478
#define FLASH_FLAG_BANK2_PGERR 305,19590
#define FLASH_FLAG_BANK2_WRPRTERR 306,19699
#define FLASH_FLAG_BANK1_BSY 308,19818
#define FLASH_FLAG_BANK1_EOP 309,19914
#define FLASH_FLAG_BANK1_PGERR 310,20023
#define FLASH_FLAG_BANK1_WRPRTERR 311,20129
#define FLASH_FLAG_BSY 313,20245
#define FLASH_FLAG_EOP 314,20333
#define FLASH_FLAG_PGERR 315,20433
#define FLASH_FLAG_WRPRTERR 316,20530
#define FLASH_FLAG_OPTERR 317,20635
#define IS_FLASH_CLEAR_FLAG(319,20739
#define IS_FLASH_GET_FLAG(320,20850
#define FLASH_FLAG_BSY 328,21573
#define FLASH_FLAG_EOP 329,21661
#define FLASH_FLAG_PGERR 330,21761
#define FLASH_FLAG_WRPRTERR 331,21858
#define FLASH_FLAG_OPTERR 332,21963
#define FLASH_FLAG_BANK1_BSY 334,22066
#define FLASH_FLAG_BANK1_EOP 335,22162
#define FLASH_FLAG_BANK1_PGERR 336,22271
#define FLASH_FLAG_BANK1_WRPRTERR 337,22377
#define IS_FLASH_CLEAR_FLAG(339,22494
#define IS_FLASH_GET_FLAG(340,22605

FWLIB/inc/stm32f10x_gpio.h,4175
#define __STM32F10x_GPIO_H25,1164
#define IS_GPIO_ALL_PERIPH(46,1496
  GPIO_Speed_10MHz 60,2047
  GPIO_Speed_2MHz,61,2072
  GPIO_Speed_50MHz62,2093
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef63,2113
#define IS_GPIO_SPEED(64,2134
{ GPIO_Mode_AIN 72,2370
  GPIO_Mode_IN_FLOATING 73,2394
  GPIO_Mode_IPD 74,2427
  GPIO_Mode_IPU 75,2452
  GPIO_Mode_Out_OD 76,2477
  GPIO_Mode_Out_PP 77,2505
  GPIO_Mode_AF_OD 78,2533
  GPIO_Mode_AF_PP 79,2560
}GPIOMode_TypeDef;GPIOMode_TypeDef80,2586
#define IS_GPIO_MODE(82,2608
  uint16_t GPIO_Pin;93,3059
  GPIOSpeed_TypeDef GPIO_Speed;96,3241
  GPIOMode_TypeDef GPIO_Mode;99,3423
}GPIO_InitTypeDef;GPIO_InitTypeDef101,3611
{ Bit_RESET 109,3712
  Bit_SET110,3730
}BitAction;BitAction111,3741
#define IS_GPIO_BIT_ACTION(113,3756
#define GPIO_Pin_0 127,3970
#define GPIO_Pin_1 128,4049
#define GPIO_Pin_2 129,4128
#define GPIO_Pin_3 130,4207
#define GPIO_Pin_4 131,4286
#define GPIO_Pin_5 132,4365
#define GPIO_Pin_6 133,4444
#define GPIO_Pin_7 134,4523
#define GPIO_Pin_8 135,4602
#define GPIO_Pin_9 136,4681
#define GPIO_Pin_10 137,4760
#define GPIO_Pin_11 138,4840
#define GPIO_Pin_12 139,4920
#define GPIO_Pin_13 140,5000
#define GPIO_Pin_14 141,5080
#define GPIO_Pin_15 142,5160
#define GPIO_Pin_All 143,5240
#define IS_GPIO_PIN(145,5324
#define IS_GET_GPIO_PIN(147,5418
#define GPIO_Remap_SPI1 172,6421
#define GPIO_Remap_I2C1 173,6522
#define GPIO_Remap_USART1 174,6623
#define GPIO_Remap_USART2 175,6726
#define GPIO_PartialRemap_USART3 176,6829
#define GPIO_FullRemap_USART3 177,6940
#define GPIO_PartialRemap_TIM1 178,7048
#define GPIO_FullRemap_TIM1 179,7157
#define GPIO_PartialRemap1_TIM2 180,7263
#define GPIO_PartialRemap2_TIM2 181,7373
#define GPIO_FullRemap_TIM2 182,7483
#define GPIO_PartialRemap_TIM3 183,7589
#define GPIO_FullRemap_TIM3 184,7698
#define GPIO_Remap_TIM4 185,7804
#define GPIO_Remap1_CAN1 186,7905
#define GPIO_Remap2_CAN1 187,8006
#define GPIO_Remap_PD01 188,8107
#define GPIO_Remap_TIM5CH4_LSI 189,8208
#define GPIO_Remap_ADC1_ETRGINJ 190,8338
#define GPIO_Remap_ADC1_ETRGREG 191,8459
#define GPIO_Remap_ADC2_ETRGINJ 192,8579
#define GPIO_Remap_ADC2_ETRGREG 193,8700
#define GPIO_Remap_ETH 194,8820
#define GPIO_Remap_CAN2 195,8945
#define GPIO_Remap_SWJ_NoJTRST 196,9066
#define GPIO_Remap_SWJ_JTAGDisable 197,9188
#define GPIO_Remap_SWJ_Disable 198,9292
#define GPIO_Remap_SPI3 199,9397
#define GPIO_Remap_TIM2ITR1_PTP_SOF 200,9540
#define GPIO_Remap_PTP_PPS 203,9883
#define GPIO_Remap_TIM15 205,10027
#define GPIO_Remap_TIM16 206,10159
#define GPIO_Remap_TIM17 207,10291
#define GPIO_Remap_CEC 208,10423
#define GPIO_Remap_TIM1_DMA 209,10553
#define GPIO_Remap_TIM9 211,10680
#define GPIO_Remap_TIM10 212,10811
#define GPIO_Remap_TIM11 213,10943
#define GPIO_Remap_TIM13 214,11075
#define GPIO_Remap_TIM14 215,11235
#define GPIO_Remap_FSMC_NADV 216,11395
#define GPIO_Remap_TIM67_DAC_DMA 218,11561
#define GPIO_Remap_TIM12 219,11714
#define GPIO_Remap_MISC 220,11859
#define IS_GPIO_REMAP(223,12165
#define GPIO_PortSourceGPIOA 254,14561
#define GPIO_PortSourceGPIOB 255,14613
#define GPIO_PortSourceGPIOC 256,14665
#define GPIO_PortSourceGPIOD 257,14717
#define GPIO_PortSourceGPIOE 258,14769
#define GPIO_PortSourceGPIOF 259,14821
#define GPIO_PortSourceGPIOG 260,14873
#define IS_GPIO_EVENTOUT_PORT_SOURCE(261,14925
#define IS_GPIO_EXTI_PORT_SOURCE(267,15398
#define GPIO_PinSource0 283,16103
#define GPIO_PinSource1 284,16155
#define GPIO_PinSource2 285,16207
#define GPIO_PinSource3 286,16259
#define GPIO_PinSource4 287,16311
#define GPIO_PinSource5 288,16363
#define GPIO_PinSource6 289,16415
#define GPIO_PinSource7 290,16467
#define GPIO_PinSource8 291,16519
#define GPIO_PinSource9 292,16571
#define GPIO_PinSource10 293,16623
#define GPIO_PinSource11 294,16675
#define GPIO_PinSource12 295,16727
#define GPIO_PinSource13 296,16779
#define GPIO_PinSource14 297,16831
#define GPIO_PinSource15 298,16883
#define IS_GPIO_PIN_SOURCE(300,16937
#define GPIO_ETH_MediaInterface_MII 324,18266
#define GPIO_ETH_MediaInterface_RMII 325,18325
#define IS_GPIO_ETH_MEDIA_INTERFACE(327,18424

FWLIB/src/stm32f10x_usart.c,1949
#define CR1_UE_Set 47,1423
#define CR1_UE_Reset 48,1504
#define CR1_WAKE_Mask 50,1588
#define CR1_RWU_Set 52,1678
#define CR1_RWU_Reset 53,1769
#define CR1_SBK_Set 54,1860
#define CR1_CLEAR_Mask 55,1955
#define CR2_Address_Mask 56,2033
#define CR2_LINEN_Set 58,2117
#define CR2_LINEN_Reset 59,2203
#define CR2_LBDL_Mask 61,2292
#define CR2_STOP_CLEAR_Mask 62,2386
#define CR2_CLOCK_CLEAR_Mask 63,2474
#define CR3_SCEN_Set 65,2560
#define CR3_SCEN_Reset 66,2644
#define CR3_NACK_Set 68,2731
#define CR3_NACK_Reset 69,2820
#define CR3_HDSEL_Set 71,2912
#define CR3_HDSEL_Reset 72,3005
#define CR3_IRLP_Mask 74,3101
#define CR3_CLEAR_Mask 75,3194
#define CR3_IREN_Set 77,3274
#define CR3_IREN_Reset 78,3360
#define GTPR_LSB_Mask 79,3447
#define GTPR_MSB_Mask 80,3539
#define IT_Mask 81,3631
#define CR1_OVER8_Set 84,3750
#define CR1_OVER8_Reset 85,3835
#define CR3_ONEBITE_Set 88,3958
#define CR3_ONEBITE_Reset 89,4045
void USART_DeInit(130,4736
void USART_Init(176,6190
void USART_StructInit(281,10375
void USART_ClockInit(302,11374
void USART_ClockStructInit(333,12810
void USART_Cmd(351,13574
void USART_ITConfig(388,15125
void USART_DMACmd(448,17030
void USART_SetAddress(476,18012
void USART_WakeUpConfig(499,18859
void USART_ReceiverWakeUpCmd(518,19495
void USART_LINBreakDetectLengthConfig(547,20532
void USART_LINCmd(566,21236
void USART_SendData(592,22026
uint16_t USART_ReceiveData(609,22568
void USART_SendBreak(625,23020
void USART_SetGuardTime(641,23501
void USART_SetPrescaler(661,24212
void USART_SmartCardCmd(680,24862
void USART_SmartCardNACKCmd(705,25683
void USART_HalfDuplexCmd(731,26570
void USART_OverSampling8Cmd(762,27613
void USART_OneBitMethodCmd(789,28519
void USART_IrDAConfig(818,29470
void USART_IrDACmd(837,30109
FlagStatus USART_GetFlagStatus(874,31595
void USART_ClearFlag(923,33536
ITStatus USART_GetITStatus(956,35007
void USART_ClearITPendingBit(1030,37644

FWLIB/src/stm32f10x_gpio.c,1061
#define AFIO_OFFSET 48,1499
#define EVCR_OFFSET 53,1637
#define EVOE_BitNumber 54,1695
#define EVCR_EVOE_BB 55,1748
#define MAPR_OFFSET 60,1927
#define MII_RMII_SEL_BitNumber 61,1986
#define MAPR_MII_RMII_SEL_BB 62,2035
#define EVCR_PORTPINCONFIG_MASK 65,2145
#define LSB_MASK 66,2201
#define DBGAFR_POSITION_MASK 67,2257
#define DBGAFR_SWJCFG_MASK 68,2317
#define DBGAFR_LOCATION_MASK 69,2377
#define DBGAFR_NUMBITS_MASK 70,2437
void GPIO_DeInit(108,2994
void GPIO_AFIODeInit(159,4433
void GPIO_Init(173,4967
void GPIO_StructInit(266,8340
uint8_t GPIO_ReadInputDataBit(281,8901
uint16_t GPIO_ReadInputData(305,9492
uint8_t GPIO_ReadOutputDataBit(320,9961
uint16_t GPIO_ReadOutputData(343,10551
void GPIO_SetBits(358,11018
void GPIO_ResetBits(374,11526
void GPIO_WriteBit(394,12258
void GPIO_Write(417,12875
void GPIO_PinLockConfig(432,13342
void GPIO_EventOutputConfig(462,14209
void GPIO_EventOutputCmd(483,14868
void GPIO_PinRemapConfig(549,20314
void GPIO_EXTILineConfig(609,21912
void GPIO_ETH_MediaInterfaceConfig(630,22806

FWLIB/src/stm32f10x_dma.c,886
#define DMA1_Channel1_IT_Mask 48,1460
#define DMA1_Channel2_IT_Mask 49,1569
#define DMA1_Channel3_IT_Mask 50,1678
#define DMA1_Channel4_IT_Mask 51,1787
#define DMA1_Channel5_IT_Mask 52,1896
#define DMA1_Channel6_IT_Mask 53,2005
#define DMA1_Channel7_IT_Mask 54,2114
#define DMA2_Channel1_IT_Mask 57,2274
#define DMA2_Channel2_IT_Mask 58,2383
#define DMA2_Channel3_IT_Mask 59,2492
#define DMA2_Channel4_IT_Mask 60,2601
#define DMA2_Channel5_IT_Mask 61,2710
#define FLAG_Mask 64,2843
#define CCR_CLEAR_Mask 67,2929
void DMA_DeInit(108,3569
void DMA_Init(202,6475
void DMA_StructInit(259,9226
void DMA_Cmd(294,10816
void DMA_ITConfig(326,11973
void DMA_SetCurrDataCounter(353,12943
uint16_t DMA_GetCurrDataCounter(371,13654
FlagStatus DMA_GetFlagStatus(433,17181
void DMA_ClearFlag(523,21143
ITStatus DMA_GetITStatus(595,24945
void DMA_ClearITPendingBit(684,29053

FWLIB/src/stm32f10x_dbgmcu.c,132
#define IDCODE_DEVID_MASK 46,1403
uint32_t DBGMCU_GetREVID(84,1892
uint32_t DBGMCU_GetDEVID(94,2070
void DBGMCU_Config(134,4671

FWLIB/src/stm32f10x_wwdg.c,483
#define WWDG_OFFSET 48,1494
#define CFR_OFFSET 51,1586
#define EWI_BitNumber 52,1634
#define CFR_EWI_BB 53,1666
#define CR_WDGA_Set 58,1862
#define CFR_WDGTB_Mask 61,1943
#define CFR_W_Mask 62,1993
#define BIT_Mask 63,2043
void WWDG_DeInit(102,2529
void WWDG_SetPrescaler(118,3130
void WWDG_SetWindowValue(137,3719
void WWDG_EnableIT(159,4218
void WWDG_SetCounter(170,4498
void WWDG_Enable(185,5015
FlagStatus WWDG_GetFlagStatus(197,5349
void WWDG_ClearFlag(207,5524

FWLIB/src/stm32f10x_i2c.c,2233
#define CR1_PE_Set 49,1432
#define CR1_PE_Reset 50,1484
#define CR1_START_Set 53,1560
#define CR1_START_Reset 54,1612
#define CR1_STOP_Set 57,1687
#define CR1_STOP_Reset 58,1739
#define CR1_ACK_Set 61,1813
#define CR1_ACK_Reset 62,1865
#define CR1_ENGC_Set 65,1940
#define CR1_ENGC_Reset 66,1992
#define CR1_SWRST_Set 69,2068
#define CR1_SWRST_Reset 70,2120
#define CR1_PEC_Set 73,2194
#define CR1_PEC_Reset 74,2246
#define CR1_ENPEC_Set 77,2322
#define CR1_ENPEC_Reset 78,2374
#define CR1_ENARP_Set 81,2450
#define CR1_ENARP_Reset 82,2502
#define CR1_NOSTRETCH_Set 85,2582
#define CR1_NOSTRETCH_Reset 86,2634
#define CR1_CLEAR_Mask 89,2715
#define CR2_DMAEN_Set 92,2791
#define CR2_DMAEN_Reset 93,2843
#define CR2_LAST_Set 96,2918
#define CR2_LAST_Reset 97,2970
#define CR2_FREQ_Reset 100,3045
#define OAR1_ADD0_Set 103,3120
#define OAR1_ADD0_Reset 104,3172
#define OAR2_ENDUAL_Set 107,3249
#define OAR2_ENDUAL_Reset 108,3301
#define OAR2_ADD2_Reset 111,3376
#define CCR_FS_Set 114,3450
#define CCR_CCR_Set 117,3524
#define FLAG_Mask 120,3599
#define ITEN_Mask 123,3690
void I2C_DeInit(162,4238
void I2C_Init(191,5158
void I2C_StructInit(298,9174
void I2C_Cmd(322,10159
void I2C_DMACmd(346,10829
void I2C_DMALastTransferCmd(370,11522
void I2C_GenerateSTART(394,12231
void I2C_GenerateSTOP(418,12919
void I2C_AcknowledgeConfig(442,13606
void I2C_OwnAddress2Config(465,14220
void I2C_DualAddressCmd(492,14975
void I2C_GeneralCallCmd(516,15662
void I2C_ITConfig(545,16623
void I2C_SendData(570,17295
uint8_t I2C_ReceiveData(583,17703
void I2C_Send7bitAddress(601,18410
uint16_t I2C_ReadRegister(636,19641
void I2C_SoftwareResetCmd(658,20275
void I2C_NACKPositionConfig(696,21857
void I2C_SMBusAlertConfig(724,22814
void I2C_TransmitPEC(748,23526
void I2C_PECPositionConfig(779,24614
void I2C_CalculatePEC(803,25378
uint8_t I2C_GetPEC(825,25969
void I2C_ARPCmd(840,26417
void I2C_StretchClockCmd(864,27091
void I2C_FastModeDutyCycleConfig(890,27936
ErrorStatus I2C_CheckEvent(1030,34991
uint32_t I2C_GetLastEvent(1078,36240
FlagStatus I2C_GetFlagStatus(1133,38422
void I2C_ClearFlag(1212,41184
ITStatus I2C_GetITStatus(1246,42747
void I2C_ClearITPendingBit(1307,45282

FWLIB/src/stm32f10x_pwr.c,609
#define PWR_OFFSET 48,1484
#define CR_OFFSET 53,1610
#define DBP_BitNumber 54,1664
#define CR_DBP_BB 55,1703
#define PVDE_BitNumber 58,1835
#define CR_PVDE_BB 59,1874
#define CSR_OFFSET 64,2036
#define EWUP_BitNumber 65,2090
#define CSR_EWUP_BB 66,2129
#define CR_DS_MASK 71,2329
#define CR_PLS_MASK 72,2386
void PWR_DeInit(112,2883
void PWR_BackupAccessCmd(124,3256
void PWR_PVDCmd(137,3637
void PWR_PVDLevelConfig(158,4572
void PWR_WakeUpPinCmd(178,5150
void PWR_EnterSTOPMode(197,5961
void PWR_EnterSTANDBYMode(236,7055
FlagStatus PWR_GetFlagStatus(261,7842
void PWR_ClearFlag(287,8450

FWLIB/src/misc.c,209
#define AIRCR_VECTKEY_MASK 47,1420
void NVIC_PriorityGroupConfig(96,2666
void NVIC_Init(112,3272
void NVIC_SetVectorTable(156,5126
void NVIC_SystemLPConfig(175,5832
void SysTick_CLKSourceConfig(199,6569

FWLIB/src/stm32f10x_sdio.c,2012
#define SDIO_OFFSET 40,1424
#define CLKCR_OFFSET 45,1558
#define CLKEN_BitNumber 46,1614
#define CLKCR_CLKEN_BB 47,1654
#define CMD_OFFSET 52,1828
#define SDIOSUSPEND_BitNumber 53,1884
#define CMD_SDIOSUSPEND_BB 54,1924
#define ENCMDCOMPL_BitNumber 57,2072
#define CMD_ENCMDCOMPL_BB 58,2112
#define NIEN_BitNumber 61,2253
#define CMD_NIEN_BB 62,2293
#define ATACMD_BitNumber 65,2430
#define CMD_ATACMD_BB 66,2470
#define DCTRL_OFFSET 71,2639
#define DMAEN_BitNumber 72,2695
#define DCTRL_DMAEN_BB 73,2735
#define RWSTART_BitNumber 76,2876
#define DCTRL_RWSTART_BB 77,2916
#define RWSTOP_BitNumber 80,3058
#define DCTRL_RWSTOP_BB 81,3098
#define RWMOD_BitNumber 84,3238
#define DCTRL_RWMOD_BB 85,3278
#define SDIOEN_BitNumber 88,3418
#define DCTRL_SDIOEN_BB 89,3458
#define CLKCR_CLEAR_MASK 96,3704
#define PWR_PWRCTRL_MASK 101,3822
#define DCTRL_CLEAR_MASK 106,3941
#define CMD_CLEAR_MASK 111,4060
#define SDIO_RESP_ADDR 114,4154
void SDIO_DeInit(161,4735
void SDIO_Init(181,5325
void SDIO_StructInit(219,6979
void SDIO_ClockCmd(235,7634
void SDIO_SetPowerState(251,8098
uint32_t SDIO_GetPowerState(269,8568
void SDIO_ITConfig(307,10818
void SDIO_DMACmd(331,11401
void SDIO_SendCommand(346,11922
void SDIO_CmdStructInit(382,13415
uint8_t SDIO_GetCommandResponse(397,13976
uint32_t SDIO_GetResponse(412,14506
void SDIO_DataConfig(431,15040
void SDIO_DataStructInit(472,16837
uint32_t SDIO_GetDataCounter(488,17492
uint32_t SDIO_ReadData(498,17663
void SDIO_WriteData(508,17844
uint32_t SDIO_GetFIFOCount(518,18063
void SDIO_StartSDIOReadWait(529,18335
void SDIO_StopSDIOReadWait(543,18745
void SDIO_SetSDIOReadWaitMode(559,19298
void SDIO_SetSDIOOperation(573,19716
void SDIO_SendSDIOSuspendCmd(587,20142
void SDIO_CommandCompletionCmd(601,20558
void SDIO_CEATAITCmd(614,20949
void SDIO_SendCEATACmd(627,21345
FlagStatus SDIO_GetFlagStatus(666,23400
void SDIO_ClearFlag(704,24892
ITStatus SDIO_GetITStatus(743,27120
void SDIO_ClearITPendingBit(779,28629

FWLIB/src/stm32f10x_crc.c,191
void CRC_ResetDR(83,1778
uint32_t CRC_CalcCRC(94,2024
uint32_t CRC_CalcBlockCRC(107,2372
uint32_t CRC_GetCRC(123,2685
void CRC_SetIDRegister(133,2913
uint8_t CRC_GetIDRegister(143,3139

FWLIB/src/stm32f10x_cec.c,833
#define CEC_OFFSET 49,1490
#define CFGR_OFFSET 54,1618
#define PE_BitNumber 55,1675
#define CFGR_PE_BB 56,1717
#define IE_BitNumber 59,1851
#define CFGR_IE_BB 60,1893
#define CSR_OFFSET 65,2058
#define TSOM_BitNumber 66,2115
#define CSR_TSOM_BB 67,2157
#define TEOM_BitNumber 70,2294
#define CSR_TEOM_BB 71,2336
#define CFGR_CLEAR_Mask 73,2437
#define FLAG_Mask 74,2521
void CEC_DeInit(118,3069
void CEC_Init(135,3607
void CEC_Cmd(164,4519
void CEC_ITConfig(186,5078
void CEC_OwnAddressConfig(199,5400
void CEC_SetPrescaler(213,5727
void CEC_SendDataByte(227,6060
uint8_t CEC_ReceiveDataByte(239,6288
void CEC_StartOfMessage(250,6466
void CEC_EndOfMessageCmd(262,6792
FlagStatus CEC_GetFlagStatus(291,7996
void CEC_ClearFlag(349,9459
ITStatus CEC_GetITStatus(372,10201
void CEC_ClearITPendingBit(408,11201

FWLIB/src/stm32f10x_tim.c,3358
#define SMCR_ETR_Mask 48,1487
#define CCMR_Offset 49,1544
#define CCER_CCE_Set 50,1600
#define	CCER_CCNE_Set 51,1658
void TIM_DeInit(122,3004
void TIM_TimeBaseInit(226,6284
void TIM_OC1Init(279,8162
void TIM_OC2Init(362,11268
void TIM_OC3Init(444,14451
void TIM_OC4Init(523,17596
void TIM_ICInit(587,19942
void TIM_PWMIConfig(654,22684
void TIM_BDTRConfig(712,24978
void TIM_TimeBaseStructInit(736,26308
void TIM_OCStructInit(752,26931
void TIM_ICStructInit(771,27720
void TIM_BDTRStructInit(787,28319
void TIM_Cmd(806,29123
void TIM_CtrlPWMOutputs(831,29823
void TIM_ITConfig(872,31586
void TIM_GenerateEvent(909,33041
void TIM_DMAConfig(937,34201
void TIM_DMACmd(964,35423
void TIM_InternalClockConfig(989,36085
void TIM_ITRxExternalClockConfig(1008,36828
void TIM_TIxExternalClockConfig(1035,38042
void TIM_ETRClockMode1Config(1075,39841
void TIM_ETRClockMode2Config(1117,41726
void TIM_ETRConfig(1148,43258
void TIM_PrescalerConfig(1176,44496
void TIM_CounterModeConfig(1199,45479
void TIM_SelectInputTrigger(1229,46635
void TIM_EncoderInterfaceConfig(1264,48243
void TIM_ForcedOC1Config(1315,50198
void TIM_ForcedOC2Config(1339,51177
void TIM_ForcedOC3Config(1363,52162
void TIM_ForcedOC4Config(1387,53130
void TIM_ARRPreloadConfig(1409,53932
void TIM_SelectCOM(1433,54627
void TIM_SelectCCDMA(1458,55345
void TIM_CCPreloadControl(1483,56084
void TIM_OC1PreloadConfig(1509,56891
void TIM_OC2PreloadConfig(1534,57817
void TIM_OC3PreloadConfig(1558,58735
void TIM_OC4PreloadConfig(1582,59636
void TIM_OC1FastConfig(1606,60598
void TIM_OC2FastConfig(1632,61576
void TIM_OC3FastConfig(1657,62546
void TIM_OC4FastConfig(1682,63499
void TIM_ClearOC1Ref(1707,64468
void TIM_ClearOC2Ref(1733,65393
void TIM_ClearOC3Ref(1757,66331
void TIM_ClearOC4Ref(1781,67252
void TIM_OC1PolarityConfig(1805,68157
void TIM_OC1NPolarityConfig(1828,68999
void TIM_OC2PolarityConfig(1852,69859
void TIM_OC2NPolarityConfig(1875,70706
void TIM_OC3PolarityConfig(1899,71571
void TIM_OC3NPolarityConfig(1922,72418
void TIM_OC4PolarityConfig(1947,73288
void TIM_CCxCmd(1974,74342
void TIM_CCxNCmd(2004,75361
void TIM_SelectOCxM(2045,76848
void TIM_UpdateDisableConfig(2092,78267
void TIM_UpdateRequestConfig(2120,79319
void TIM_SelectHallSensor(2144,80049
void TIM_SelectOnePulseMode(2170,80787
void TIM_SelectOutputTrigger(2202,82359
void TIM_SelectSlaveMode(2225,83490
void TIM_SelectMasterSlaveMode(2246,84356
void TIM_SetCounter(2264,84947
void TIM_SetAutoreload(2278,85373
void TIM_SetCompare1(2292,85836
void TIM_SetCompare2(2306,86309
void TIM_SetCompare3(2320,86771
void TIM_SetCompare4(2334,87233
void TIM_SetIC1Prescaler(2353,87993
void TIM_SetIC2Prescaler(2375,88888
void TIM_SetIC3Prescaler(2397,89789
void TIM_SetIC4Prescaler(2419,90673
void TIM_SetClockDivision(2441,91459
uint16_t TIM_GetCapture1(2457,91974
uint16_t TIM_GetCapture2(2470,92367
uint16_t TIM_GetCapture3(2483,92749
uint16_t TIM_GetCapture4(2496,93132
uint16_t TIM_GetCounter(2509,93485
uint16_t TIM_GetPrescaler(2522,93836
FlagStatus TIM_GetFlagStatus(2556,95455
void TIM_ClearFlag(2600,97217
ITStatus TIM_GetITStatus(2632,98707
void TIM_ClearITPendingBit(2676,100404
static void TI1_Config(2701,101494
static void TI2_Config(2748,103555
static void TI3_Config(2797,105659
static void TI4_Config(2845,107753

FWLIB/src/stm32f10x_fsmc.c,900
#define BCR_MBKEN_Set 49,1522
#define BCR_MBKEN_Reset 50,1590
#define BCR_FACCEN_Set 51,1658
#define PCR_PBKEN_Set 54,1750
#define PCR_PBKEN_Reset 55,1818
#define PCR_ECCEN_Set 56,1886
#define PCR_ECCEN_Reset 57,1954
#define PCR_MemoryType_NAND 58,2022
void FSMC_NORSRAMDeInit(102,2877
void FSMC_NANDDeInit(129,3713
void FSMC_PCCARDDeInit(158,4512
void FSMC_NORSRAMInit(176,5160
void FSMC_NANDInit(262,10803
void FSMC_PCCARDInit(328,14524
void FSMC_NORSRAMStructInit(380,18311
void FSMC_NANDStructInit(418,20797
void FSMC_PCCARDStructInit(444,22226
void FSMC_NORSRAMCmd(475,24053
void FSMC_NANDCmd(501,24974
void FSMC_PCCARDCmd(538,25899
void FSMC_NANDECCCmd(564,26721
uint32_t FSMC_GetECC(603,27816
void FSMC_ITConfig(637,29006
FlagStatus FSMC_GetFlagStatus(697,30878
void FSMC_ClearFlag(747,32242
ITStatus FSMC_GetITStatus(782,33428
void FSMC_ClearITPendingBit(833,34877

FWLIB/src/stm32f10x_rcc.c,3602
#define RCC_OFFSET 47,1460
#define CR_OFFSET 52,1589
#define HSION_BitNumber 53,1644
#define CR_HSION_BB 54,1684
#define PLLON_BitNumber 57,1820
#define CR_PLLON_BB 58,1860
 #define PLL2ON_BitNumber 62,2019
 #define CR_PLL2ON_BB 63,2060
 #define PLL3ON_BitNumber 66,2200
 #define CR_PLL3ON_BB 67,2241
#define CSSON_BitNumber 71,2407
#define CR_CSSON_BB 72,2447
#define CFGR_OFFSET 77,2614
 #define USBPRE_BitNumber 80,2693
 #define CFGR_USBPRE_BB 81,2734
 #define OTGFSPRE_BitNumber 83,2840
 #define CFGR_OTGFSPRE_BB 84,2881
#define BDCR_OFFSET 90,3081
#define RTCEN_BitNumber 91,3136
#define BDCR_RTCEN_BB 92,3176
#define BDRST_BitNumber 95,3314
#define BDCR_BDRST_BB 96,3354
#define CSR_OFFSET 101,3521
#define LSION_BitNumber 102,3576
#define CSR_LSION_BB 103,3616
 #define CFGR2_OFFSET 109,3808
 #define I2S2SRC_BitNumber 110,3864
 #define CFGR2_I2S2SRC_BB 111,3905
 #define I2S3SRC_BitNumber 114,4050
 #define CFGR2_I2S3SRC_BB 115,4091
#define CR_HSEBYP_Reset 121,4329
#define CR_HSEBYP_Set 122,4387
#define CR_HSEON_Reset 123,4445
#define CR_HSEON_Set 124,4503
#define CR_HSITRIM_Mask 125,4561
 #define CFGR_PLL_Mask 129,4767
 #define CFGR_PLL_Mask 131,4832
#define CFGR_PLLMull_Mask 134,4920
#define CFGR_PLLSRC_Mask 135,4978
#define CFGR_PLLXTPRE_Mask 136,5036
#define CFGR_SWS_Mask 137,5094
#define CFGR_SW_Mask 138,5152
#define CFGR_HPRE_Reset_Mask 139,5210
#define CFGR_HPRE_Set_Mask 140,5268
#define CFGR_PPRE1_Reset_Mask 141,5326
#define CFGR_PPRE1_Set_Mask 142,5384
#define CFGR_PPRE2_Reset_Mask 143,5442
#define CFGR_PPRE2_Set_Mask 144,5500
#define CFGR_ADCPRE_Reset_Mask 145,5558
#define CFGR_ADCPRE_Set_Mask 146,5616
#define CSR_RMVF_Set 149,5705
 #define CFGR2_PREDIV1SRC 153,5912
 #define CFGR2_PREDIV1 154,5970
 #define CFGR2_PREDIV2 157,6057
 #define CFGR2_PLL2MUL 158,6115
 #define CFGR2_PLL3MUL 159,6173
#define FLAG_Mask 163,6282
#define CIR_BYTE2_ADDRESS 166,6388
#define CIR_BYTE3_ADDRESS 169,6502
#define CFGR_BYTE4_ADDRESS 172,6617
#define BDCR_ADDRESS 175,6711
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable193,6925
static __I uint8_t ADCPrescTable[ADCPrescTable194,7018
void RCC_DeInit(217,7353
void RCC_HSEConfig(270,8959
ErrorStatus RCC_WaitForHSEStartUp(304,9858
void RCC_AdjustHSICalibrationValue(334,10637
void RCC_HSICmd(354,11371
void RCC_PLLConfig(378,12740
void RCC_PLLCmd(401,13434
void RCC_PREDIV1Config(426,14496
void RCC_PREDIV2Config(454,15448
void RCC_PLL2Config(479,16196
void RCC_PLL2Cmd(505,16959
void RCC_PLL3Config(523,17523
void RCC_PLL3Cmd(546,18123
void RCC_SYSCLKConfig(564,18755
uint8_t RCC_GetSYSCLKSource(587,19469
void RCC_HCLKConfig(608,20295
void RCC_PCLK1Config(634,21165
void RCC_PCLK2Config(660,22032
void RCC_ITConfig(700,23546
void RCC_USBCLKConfig(728,24557
void RCC_OTGFSCLKConfig(746,25322
void RCC_ADCCLKConfig(766,26015
void RCC_I2S2CLKConfig(792,26940
void RCC_I2S3CLKConfig(811,27680
void RCC_LSEConfig(829,28292
void RCC_LSICmd(862,29323
void RCC_RTCCLKConfig(879,30020
void RCC_RTCCLKCmd(893,30521
void RCC_GetClocksFreq(908,31048
void RCC_AHBPeriphClockCmd(1064,36604
void RCC_APB2PeriphClockCmd(1095,37877
void RCC_APB1PeriphClockCmd(1126,39220
void RCC_AHBPeriphResetCmd(1153,40076
void RCC_APB2PeriphResetCmd(1185,41367
void RCC_APB1PeriphResetCmd(1216,42699
void RCC_BackupResetCmd(1237,43247
void RCC_ClockSecuritySystemCmd(1250,43644
void RCC_MCOConfig(1282,45056
FlagStatus RCC_GetFlagStatus(1326,46968
void RCC_ClearFlag(1371,48057
ITStatus RCC_GetITStatus(1402,49326
void RCC_ClearITPendingBit(1448,50848

FWLIB/src/stm32f10x_exti.c,297
#define EXTI_LINENONE 46,1388
void EXTI_DeInit(85,1906
void EXTI_Init(101,2377
void EXTI_StructInit(157,4062
void EXTI_GenerateSWInterrupt(171,4561
FlagStatus EXTI_GetFlagStatus(186,5024
void EXTI_ClearFlag(209,5569
ITStatus EXTI_GetITStatus(224,6013
void EXTI_ClearITPendingBit(249,6656

FWLIB/src/stm32f10x_flash.c,2320
#define ACR_LATENCY_Mask 47,1440
#define ACR_HLFCYA_Mask 48,1497
#define ACR_PRFTBE_Mask 49,1554
#define ACR_PRFTBS_Mask 52,1655
#define CR_PG_Set 55,1750
#define CR_PG_Reset 56,1807
#define CR_PER_Set 57,1865
#define CR_PER_Reset 58,1922
#define CR_MER_Set 59,1979
#define CR_MER_Reset 60,2036
#define CR_OPTPG_Set 61,2093
#define CR_OPTPG_Reset 62,2150
#define CR_OPTER_Set 63,2207
#define CR_OPTER_Reset 64,2264
#define CR_STRT_Set 65,2321
#define CR_LOCK_Set 66,2378
#define RDPRT_Mask 69,2455
#define WRP0_Mask 70,2512
#define WRP1_Mask 71,2569
#define WRP2_Mask 72,2626
#define WRP3_Mask 73,2683
#define OB_USER_BFB2 74,2740
#define RDP_Key 77,2813
#define FLASH_KEY1 78,2866
#define FLASH_KEY2 79,2923
#define FLASH_BANK1_END_ADDRESS 82,3008
#define EraseTimeout 85,3094
#define ProgramTimeout 86,3148
void FLASH_SetLatency(254,18288
void FLASH_HalfCycleAccessCmd(281,19100
void FLASH_PrefetchBufferCmd(300,19826
void FLASH_Unlock(319,20492
void FLASH_UnlockBank1(340,21141
void FLASH_UnlockBank2(354,21490
void FLASH_Lock(372,22024
void FLASH_LockBank1(392,22646
void FLASH_LockBank2(405,22982
FLASH_Status FLASH_ErasePage(419,23463
FLASH_Status FLASH_EraseAllPages(492,25661
FLASH_Status FLASH_EraseAllBank1Pages(555,27665
FLASH_Status FLASH_EraseAllBank2Pages(585,28600
FLASH_Status FLASH_EraseOptionBytes(616,29616
FLASH_Status FLASH_ProgramWord(681,31656
FLASH_Status FLASH_ProgramHalfWord(858,36802
FLASH_Status FLASH_ProgramOptionByteData(929,39017
FLASH_Status FLASH_EnableWriteProtection(975,41040
FLASH_Status FLASH_ReadOutProtection(1049,43598
FLASH_Status FLASH_UserOptionByteConfig(1118,46089
FLASH_Status FLASH_BootConfig(1172,48439
uint32_t FLASH_GetUserOptionByte(1216,49753
uint32_t FLASH_GetWriteProtectionOptionByte(1228,50118
FlagStatus FLASH_GetReadOutProtectionStatus(1240,50504
FlagStatus FLASH_GetPrefetchBufferStatus(1260,50989
void FLASH_ITConfig(1290,52094
FlagStatus FLASH_GetFlagStatus(1357,54107
void FLASH_ClearFlag(1443,56116
FLASH_Status FLASH_GetStatus(1477,56954
FLASH_Status FLASH_GetBank1Status(1515,57849
FLASH_Status FLASH_GetBank2Status(1553,58735
FLASH_Status FLASH_WaitForLastOperation(1595,60077
FLASH_Status FLASH_WaitForLastBank1Operation(1623,60974
FLASH_Status FLASH_WaitForLastBank2Operation(1651,61857

FWLIB/src/stm32f10x_iwdg.c,260
#define KR_KEY_Reload 49,1502
#define KR_KEY_Enable 50,1547
void IWDG_WriteAccessCmd(92,2349
void IWDG_SetPrescaler(112,3127
void IWDG_SetReload(125,3476
void IWDG_ReloadCounter(138,3805
void IWDG_Enable(148,4005
FlagStatus IWDG_GetFlagStatus(161,4430

FWLIB/src/stm32f10x_bkp.c,864
#define BKP_OFFSET 48,1491
#define CR_OFFSET 53,1612
#define TPAL_BitNumber 54,1659
#define CR_TPAL_BB 55,1691
#define TPE_BitNumber 58,1816
#define CR_TPE_BB 59,1848
#define CSR_OFFSET 64,2002
#define TPIE_BitNumber 65,2049
#define CSR_TPIE_BB 66,2081
#define TIF_BitNumber 69,2207
#define CSR_TIF_BB 70,2239
#define TEF_BitNumber 73,2364
#define CSR_TEF_BB 74,2396
#define RTCCR_CAL_MASK 79,2595
#define RTCCR_MASK 80,2641
void BKP_DeInit(120,3128
void BKP_TamperPinLevelConfig(134,3574
void BKP_TamperPinCmd(147,3990
void BKP_ITConfig(160,4378
void BKP_RTCOutputConfig(180,5299
void BKP_SetRTCCalibrationValue(201,5945
void BKP_WriteBackupRegister(222,6597
uint16_t BKP_ReadBackupRegister(241,7096
FlagStatus BKP_GetFlagStatus(259,7506
void BKP_ClearFlag(269,7703
ITStatus BKP_GetITStatus(280,7991
void BKP_ClearITPendingBit(290,8185

FWLIB/src/stm32f10x_adc.c,2866
#define CR1_DISCNUM_Reset 48,1433
#define CR1_DISCEN_Set 51,1518
#define CR1_DISCEN_Reset 52,1578
#define CR1_JAUTO_Set 55,1662
#define CR1_JAUTO_Reset 56,1722
#define CR1_JDISCEN_Set 59,1808
#define CR1_JDISCEN_Reset 60,1868
#define CR1_AWDCH_Reset 63,1952
#define CR1_AWDMode_Reset 66,2058
#define CR1_CLEAR_Mask 69,2145
#define CR2_ADON_Set 72,2228
#define CR2_ADON_Reset 73,2288
#define CR2_DMA_Set 76,2370
#define CR2_DMA_Reset 77,2430
#define CR2_RSTCAL_Set 80,2515
#define CR2_CAL_Set 83,2597
#define CR2_SWSTART_Set 86,2683
#define CR2_EXTTRIG_Set 89,2769
#define CR2_EXTTRIG_Reset 90,2829
#define CR2_EXTTRIG_SWSTART_Set 93,2922
#define CR2_EXTTRIG_SWSTART_Reset 94,2982
#define CR2_JEXTSEL_Reset 97,3068
#define CR2_JEXTTRIG_Set 100,3155
#define CR2_JEXTTRIG_Reset 101,3215
#define CR2_JSWSTART_Set 104,3302
#define CR2_JEXTTRIG_JSWSTART_Set 107,3404
#define CR2_JEXTTRIG_JSWSTART_Reset 108,3464
#define CR2_TSVREFE_Set 111,3547
#define CR2_TSVREFE_Reset 112,3607
#define CR2_CLEAR_Mask 115,3694
#define SQR3_SQ_Set 118,3776
#define SQR2_SQ_Set 119,3836
#define SQR1_SQ_Set 120,3896
#define SQR1_CLEAR_Mask 123,3984
#define JSQR_JSQ_Set 126,4067
#define JSQR_JL_Set 129,4148
#define JSQR_JL_Reset 130,4208
#define SMPR1_SMP_Set 133,4291
#define SMPR2_SMP_Set 134,4351
#define JDR_Offset 137,4446
#define DR_ADDRESS 140,4538
void ADC_DeInit(179,5093
void ADC_Init(218,6304
void ADC_StructInit(275,8807
void ADC_Cmd(299,9800
void ADC_DMACmd(324,10547
void ADC_ITConfig(353,11573
void ADC_ResetCalibration(379,12277
FlagStatus ADC_GetResetCalibrationStatus(392,12726
void ADC_StartCalibration(417,13351
FlagStatus ADC_GetCalibrationStatus(430,13763
void ADC_SoftwareStartConvCmd(457,14559
FlagStatus ADC_GetSoftwareStartConvStatus(481,15357
void ADC_DiscModeChannelCountConfig(509,16167
void ADC_DiscModeCmd(536,17122
void ADC_RegularChannelConfig(590,19688
void ADC_ExternalTrigConvCmd(686,23059
uint16_t ADC_GetConversionValue(708,23723
uint32_t ADC_GetDualModeConversionValue(720,24068
void ADC_AutoInjectedConvCmd(734,24561
void ADC_InjectedDiscModeCmd(760,25413
void ADC_ExternalTrigInjectedConvConfig(799,27786
void ADC_ExternalTrigInjectedConvCmd(824,28747
void ADC_SoftwareStartInjectedConvCmd(849,29595
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(873,30479
void ADC_InjectedChannelConfig(930,33087
void ADC_InjectedSequencerLengthConfig(993,35500
void ADC_SetInjectedOffset(1025,36754
uint16_t ADC_GetInjectedConversionValue(1052,37800
void ADC_AnalogWatchdogCmd(1082,39271
void ADC_AnalogWatchdogThresholdsConfig(1107,40202
void ADC_AnalogWatchdogSingleChannelConfig(1145,41904
void ADC_TempSensorVrefintCmd(1167,42625
FlagStatus ADC_GetFlagStatus(1195,43639
void ADC_ClearFlag(1228,44728
ITStatus ADC_GetITStatus(1247,45509
void ADC_ClearITPendingBit(1283,46699

FWLIB/src/stm32f10x_dac.c,795
#define CR_CLEAR_MASK 48,1434
#define DUAL_SWTRIG_SET 51,1533
#define DUAL_SWTRIG_RESET 52,1592
#define DHR12R1_OFFSET 55,1682
#define DHR12R2_OFFSET 56,1741
#define DHR12RD_OFFSET 57,1800
#define DOR_OFFSET 60,1888
void DAC_DeInit(98,2383
void DAC_Init(117,3111
void DAC_StructInit(150,4752
void DAC_Cmd(173,5760
void DAC_ITConfig(203,6911
void DAC_DMACmd(233,7858
void DAC_SoftwareTriggerCmd(260,8765
void DAC_DualSoftwareTriggerCmd(284,9555
void DAC_WaveGenerationCmd(314,10631
void DAC_SetChannel1Data(342,11703
void DAC_SetChannel2Data(367,12591
void DAC_SetDualChannelData(396,13615
uint16_t DAC_GetDataOutputValue(430,14628
FlagStatus DAC_GetFlagStatus(456,15639
void DAC_ClearFlag(489,16651
ITStatus DAC_GetITStatus(510,17468
void DAC_ClearITPendingBit(548,18651

FWLIB/src/stm32f10x_spi.c,1326
#define CR1_SPE_Set 49,1433
#define CR1_SPE_Reset 50,1482
#define I2SCFGR_I2SE_Set 53,1554
#define I2SCFGR_I2SE_Reset 54,1603
#define CR1_CRCNext_Set 57,1678
#define CR1_CRCEN_Set 60,1751
#define CR1_CRCEN_Reset 61,1800
#define CR2_SSOE_Set 64,1872
#define CR2_SSOE_Reset 65,1921
#define CR1_CLEAR_Mask 68,1999
#define I2SCFGR_CLEAR_Mask 69,2048
#define SPI_Mode_Select 72,2138
#define I2S_Mode_Select 73,2187
#define I2S2_CLOCK_SRC 76,2279
#define I2S3_CLOCK_SRC 77,2334
#define I2S_MUL_MASK 78,2389
#define I2S_DIV_MASK 79,2444
void SPI_I2S_DeInit(119,3031
void SPI_Init(158,4244
void I2S_Init(219,7258
void SPI_StructInit(370,12428
void I2S_StructInit(398,13621
void SPI_Cmd(427,14642
void I2S_Cmd(451,15326
void SPI_I2S_ITConfig(482,16407
void SPI_I2S_DMACmd(521,17676
void SPI_I2S_SendData(547,18418
uint16_t SPI_I2S_ReceiveData(563,18864
void SPI_NSSInternalSoftwareConfig(581,19503
void SPI_SSOutputCmd(605,20272
void SPI_DataSizeConfig(631,21081
void SPI_TransmitCRC(647,21550
void SPI_CalculateCRC(663,22063
uint16_t SPI_GetCRC(689,22928
uint16_t SPI_GetCRCPolynomial(714,23582
void SPI_BiDirectionalLineConfig(732,24257
FlagStatus SPI_I2S_GetFlagStatus(766,25432
void SPI_I2S_ClearFlag(804,26827
ITStatus SPI_I2S_GetITStatus(829,27838
void SPI_I2S_ClearITPendingBit(883,29675

FWLIB/src/stm32f10x_can.c,1302
#define MCR_DBF 49,1452
#define TMIDxR_TXRQ 52,1563
#define FMR_FINIT 55,1680
#define INAK_TIMEOUT 58,1779
#define SLAK_TIMEOUT 60,1860
#define CAN_FLAGS_TSR 65,1947
#define CAN_FLAGS_RF1R 67,2037
#define CAN_FLAGS_RF0R 69,2127
#define CAN_FLAGS_MSR 71,2216
#define CAN_FLAGS_ESR 73,2305
#define CAN_TXMAILBOX_0 76,2395
#define CAN_TXMAILBOX_1 77,2454
#define CAN_TXMAILBOX_2 78,2513
#define CAN_MODE_MASK 82,2579
void CAN_DeInit(122,3198
uint8_t CAN_Init(154,4324
void CAN_FilterInit(292,8191
void CAN_StructInit(384,11846
void CAN_SlaveStartBank(428,13196
void CAN_DBGFreeze(451,13913
void CAN_TTComModeCmd(481,14869
uint8_t CAN_Transmit(515,16097
uint8_t CAN_TransmitStatus(589,18946
void CAN_CancelTransmit(643,20654
void CAN_Receive(671,21507
void CAN_FIFORelease(720,23462
uint8_t CAN_MessagePending(743,24130
uint8_t CAN_OperatingModeRequest(774,25064
uint8_t CAN_Sleep(856,27262
uint8_t CAN_WakeUp(882,28025
uint8_t CAN_GetLastErrorCode(922,29464
uint8_t CAN_GetReceiveErrorCounter(946,30386
uint8_t CAN_GetLSBTransmitErrorCounter(966,30935
void CAN_ITConfig(1003,32212
FlagStatus CAN_GetFlagStatus(1043,33598
void CAN_ClearFlag(1143,36316
ITStatus CAN_GetITStatus(1203,38305
void CAN_ClearITPendingBit(1306,41937
static ITStatus CheckITStatus(1385,44626

FWLIB/src/stm32f10x_rtc.c,524
#define RTC_LSB_MASK 44,1378
#define PRLH_MSB_MASK 45,1449
void RTC_ITConfig(90,2325
void RTC_EnterConfigMode(111,2727
void RTC_ExitConfigMode(122,2955
uint32_t RTC_GetCounter(133,3212
void RTC_SetCounter(145,3461
void RTC_SetPrescaler(160,3840
void RTC_SetAlarm(178,4321
uint32_t RTC_GetDivider(193,4665
void RTC_WaitForLastTask(207,5022
void RTC_WaitForSynchro(223,5449
FlagStatus RTC_GetFlagStatus(244,6122
void RTC_ClearFlag(273,6907
ITStatus RTC_GetITStatus(291,7515
void RTC_ClearITPendingBit(318,8245

CORE/core_cm3.h,18030
#define __CM3_CORE_H__25,1027
#define __CM3_CMSIS_VERSION_MAIN 84,2815
#define __CM3_CMSIS_VERSION_SUB 85,2950
#define __CM3_CMSIS_VERSION 86,3085
#define __CORTEX_M 88,3222
  #define __NVIC_PRIO_BITS 98,3571
  #define     __I 111,3795
  #define     __I 113,3894
#define     __O 115,3994
#define     __IO 116,4086
  __IO uint32_t ISER[ISER134,4619
       uint32_t RESERVED0[RESERVED0135,4729
  __IO uint32_t ICER[ICER136,4796
       uint32_t RSERVED1[RSERVED1137,4906
  __IO uint32_t ISPR[ISPR138,4973
       uint32_t RESERVED2[RESERVED2139,5083
  __IO uint32_t ICPR[ICPR140,5150
       uint32_t RESERVED3[RESERVED3141,5260
  __IO uint32_t IABR[IABR142,5327
       uint32_t RESERVED4[RESERVED4143,5437
  __IO uint8_t  IP[IP144,5504
       uint32_t RESERVED5[RESERVED5145,5614
  __O  uint32_t STIR;146,5681
}  NVIC_Type;147,5791
  __I  uint32_t CPUID;157,6032
  __IO uint32_t ICSR;158,6155
  __IO uint32_t VTOR;159,6278
  __IO uint32_t AIRCR;160,6401
  __IO uint32_t SCR;161,6524
  __IO uint32_t CCR;162,6647
  __IO uint8_t  SHP[SHP163,6770
  __IO uint32_t SHCSR;164,6893
  __IO uint32_t CFSR;165,7016
  __IO uint32_t HFSR;166,7139
  __IO uint32_t DFSR;167,7262
  __IO uint32_t MMFAR;168,7385
  __IO uint32_t BFAR;169,7508
  __IO uint32_t AFSR;170,7631
  __I  uint32_t PFR[PFR171,7754
  __I  uint32_t DFR;172,7877
  __I  uint32_t ADR;173,8000
  __I  uint32_t MMFR[MMFR174,8123
  __I  uint32_t ISAR[ISAR175,8246
} SCB_Type;176,8369
#define SCB_CPUID_IMPLEMENTER_Pos 179,8470
#define SCB_CPUID_IMPLEMENTER_Msk 180,8601
#define SCB_CPUID_VARIANT_Pos 182,8730
#define SCB_CPUID_VARIANT_Msk 183,8857
#define SCB_CPUID_PARTNO_Pos 185,8982
#define SCB_CPUID_PARTNO_Msk 186,9108
#define SCB_CPUID_REVISION_Pos 188,9232
#define SCB_CPUID_REVISION_Msk 189,9360
#define SCB_ICSR_NMIPENDSET_Pos 192,9542
#define SCB_ICSR_NMIPENDSET_Msk 193,9671
#define SCB_ICSR_PENDSVSET_Pos 195,9798
#define SCB_ICSR_PENDSVSET_Msk 196,9926
#define SCB_ICSR_PENDSVCLR_Pos 198,10052
#define SCB_ICSR_PENDSVCLR_Msk 199,10180
#define SCB_ICSR_PENDSTSET_Pos 201,10306
#define SCB_ICSR_PENDSTSET_Msk 202,10434
#define SCB_ICSR_PENDSTCLR_Pos 204,10560
#define SCB_ICSR_PENDSTCLR_Msk 205,10688
#define SCB_ICSR_ISRPREEMPT_Pos 207,10814
#define SCB_ICSR_ISRPREEMPT_Msk 208,10943
#define SCB_ICSR_ISRPENDING_Pos 210,11070
#define SCB_ICSR_ISRPENDING_Msk 211,11199
#define SCB_ICSR_VECTPENDING_Pos 213,11326
#define SCB_ICSR_VECTPENDING_Msk 214,11456
#define SCB_ICSR_RETTOBASE_Pos 216,11584
#define SCB_ICSR_RETTOBASE_Msk 217,11712
#define SCB_ICSR_VECTACTIVE_Pos 219,11838
#define SCB_ICSR_VECTACTIVE_Msk 220,11967
#define SCB_VTOR_TBLBASE_Pos 223,12150
#define SCB_VTOR_TBLBASE_Msk 224,12276
#define SCB_VTOR_TBLOFF_Pos 226,12400
#define SCB_VTOR_TBLOFF_Msk 227,12525
#define SCB_AIRCR_VECTKEY_Pos 230,12720
#define SCB_AIRCR_VECTKEY_Msk 231,12847
#define SCB_AIRCR_VECTKEYSTAT_Pos 233,12972
#define SCB_AIRCR_VECTKEYSTAT_Msk 234,13103
#define SCB_AIRCR_ENDIANESS_Pos 236,13232
#define SCB_AIRCR_ENDIANESS_Msk 237,13361
#define SCB_AIRCR_PRIGROUP_Pos 239,13488
#define SCB_AIRCR_PRIGROUP_Msk 240,13616
#define SCB_AIRCR_SYSRESETREQ_Pos 242,13742
#define SCB_AIRCR_SYSRESETREQ_Msk 243,13873
#define SCB_AIRCR_VECTCLRACTIVE_Pos 245,14002
#define SCB_AIRCR_VECTCLRACTIVE_Msk 246,14135
#define SCB_AIRCR_VECTRESET_Pos 248,14266
#define SCB_AIRCR_VECTRESET_Msk 249,14395
#define SCB_SCR_SEVONPEND_Pos 252,14569
#define SCB_SCR_SEVONPEND_Msk 253,14696
#define SCB_SCR_SLEEPDEEP_Pos 255,14821
#define SCB_SCR_SLEEPDEEP_Msk 256,14948
#define SCB_SCR_SLEEPONEXIT_Pos 258,15073
#define SCB_SCR_SLEEPONEXIT_Msk 259,15202
#define SCB_CCR_STKALIGN_Pos 262,15383
#define SCB_CCR_STKALIGN_Msk 263,15509
#define SCB_CCR_BFHFNMIGN_Pos 265,15633
#define SCB_CCR_BFHFNMIGN_Msk 266,15760
#define SCB_CCR_DIV_0_TRP_Pos 268,15885
#define SCB_CCR_DIV_0_TRP_Msk 269,16012
#define SCB_CCR_UNALIGN_TRP_Pos 271,16137
#define SCB_CCR_UNALIGN_TRP_Msk 272,16266
#define SCB_CCR_USERSETMPEND_Pos 274,16393
#define SCB_CCR_USERSETMPEND_Msk 275,16523
#define SCB_CCR_NONBASETHRDENA_Pos 277,16651
#define SCB_CCR_NONBASETHRDENA_Msk 278,16783
#define SCB_SHCSR_USGFAULTENA_Pos 281,16978
#define SCB_SHCSR_USGFAULTENA_Msk 282,17109
#define SCB_SHCSR_BUSFAULTENA_Pos 284,17238
#define SCB_SHCSR_BUSFAULTENA_Msk 285,17369
#define SCB_SHCSR_MEMFAULTENA_Pos 287,17498
#define SCB_SHCSR_MEMFAULTENA_Msk 288,17629
#define SCB_SHCSR_SVCALLPENDED_Pos 290,17758
#define SCB_SHCSR_SVCALLPENDED_Msk 291,17890
#define SCB_SHCSR_BUSFAULTPENDED_Pos 293,18020
#define SCB_SHCSR_BUSFAULTPENDED_Msk 294,18154
#define SCB_SHCSR_MEMFAULTPENDED_Pos 296,18286
#define SCB_SHCSR_MEMFAULTPENDED_Msk 297,18420
#define SCB_SHCSR_USGFAULTPENDED_Pos 299,18552
#define SCB_SHCSR_USGFAULTPENDED_Msk 300,18686
#define SCB_SHCSR_SYSTICKACT_Pos 302,18818
#define SCB_SHCSR_SYSTICKACT_Msk 303,18948
#define SCB_SHCSR_PENDSVACT_Pos 305,19076
#define SCB_SHCSR_PENDSVACT_Msk 306,19205
#define SCB_SHCSR_MONITORACT_Pos 308,19332
#define SCB_SHCSR_MONITORACT_Msk 309,19462
#define SCB_SHCSR_SVCALLACT_Pos 311,19590
#define SCB_SHCSR_SVCALLACT_Msk 312,19719
#define SCB_SHCSR_USGFAULTACT_Pos 314,19883
#define SCB_SHCSR_USGFAULTACT_Msk 315,20014
#define SCB_SHCSR_BUSFAULTACT_Pos 317,20143
#define SCB_SHCSR_BUSFAULTACT_Msk 318,20274
#define SCB_SHCSR_MEMFAULTACT_Pos 320,20403
#define SCB_SHCSR_MEMFAULTACT_Msk 321,20534
#define SCB_CFSR_USGFAULTSR_Pos 324,20722
#define SCB_CFSR_USGFAULTSR_Msk 325,20868
#define SCB_CFSR_BUSFAULTSR_Pos 327,21012
#define SCB_CFSR_BUSFAULTSR_Msk 328,21156
#define SCB_CFSR_MEMFAULTSR_Pos 330,21298
#define SCB_CFSR_MEMFAULTSR_Msk 331,21452
#define SCB_HFSR_DEBUGEVT_Pos 334,21655
#define SCB_HFSR_DEBUGEVT_Msk 335,21782
#define SCB_HFSR_FORCED_Pos 337,21907
#define SCB_HFSR_FORCED_Msk 338,22032
#define SCB_HFSR_VECTTBL_Pos 340,22155
#define SCB_HFSR_VECTTBL_Msk 341,22281
#define SCB_DFSR_EXTERNAL_Pos 344,22456
#define SCB_DFSR_EXTERNAL_Msk 345,22583
#define SCB_DFSR_VCATCH_Pos 347,22708
#define SCB_DFSR_VCATCH_Msk 348,22833
#define SCB_DFSR_DWTTRAP_Pos 350,22956
#define SCB_DFSR_DWTTRAP_Msk 351,23082
#define SCB_DFSR_BKPT_Pos 353,23206
#define SCB_DFSR_BKPT_Msk 354,23329
#define SCB_DFSR_HALTED_Pos 356,23450
#define SCB_DFSR_HALTED_Msk 357,23575
  __IO uint32_t CTRL;367,23863
  __IO uint32_t LOAD;368,23968
  __IO uint32_t VAL;369,24073
  __I  uint32_t CALIB;370,24178
} SysTick_Type;371,24283
#define SysTick_CTRL_COUNTFLAG_Pos 374,24355
#define SysTick_CTRL_COUNTFLAG_Msk 375,24487
#define SysTick_CTRL_CLKSOURCE_Pos 377,24617
#define SysTick_CTRL_CLKSOURCE_Msk 378,24749
#define SysTick_CTRL_TICKINT_Pos 380,24879
#define SysTick_CTRL_TICKINT_Msk 381,25009
#define SysTick_CTRL_ENABLE_Pos 383,25137
#define SysTick_CTRL_ENABLE_Msk 384,25266
#define SysTick_LOAD_RELOAD_Pos 387,25436
#define SysTick_LOAD_RELOAD_Msk 388,25565
#define SysTick_VAL_CURRENT_Pos 391,25736
#define SysTick_VAL_CURRENT_Msk 392,25865
#define SysTick_CALIB_NOREF_Pos 395,26040
#define SysTick_CALIB_NOREF_Msk 396,26169
#define SysTick_CALIB_SKEW_Pos 398,26296
#define SysTick_CALIB_SKEW_Msk 399,26424
#define SysTick_CALIB_TENMS_Pos 401,26550
#define SysTick_CALIB_TENMS_Msk 402,26679
    __O  uint8_t    u8;414,27018
    __O  uint16_t   u16;415,27129
    __O  uint32_t   u32;416,27240
  }  PORT 417,27351
       uint32_t RESERVED0[RESERVED0418,27462
  __IO uint32_t TER;419,27528
       uint32_t RESERVED1[RESERVED1420,27639
  __IO uint32_t TPR;421,27705
       uint32_t RESERVED2[RESERVED2422,27816
  __IO uint32_t TCR;423,27882
       uint32_t RESERVED3[RESERVED3424,27993
  __IO uint32_t IWR;425,28059
  __IO uint32_t IRR;426,28170
  __IO uint32_t IMCR;427,28281
       uint32_t RESERVED4[RESERVED4428,28392
  __IO uint32_t LAR;429,28458
  __IO uint32_t LSR;430,28569
       uint32_t RESERVED5[RESERVED5431,28680
  __I  uint32_t PID4;432,28746
  __I  uint32_t PID5;433,28857
  __I  uint32_t PID6;434,28968
  __I  uint32_t PID7;435,29079
  __I  uint32_t PID0;436,29190
  __I  uint32_t PID1;437,29301
  __I  uint32_t PID2;438,29412
  __I  uint32_t PID3;439,29523
  __I  uint32_t CID0;440,29634
  __I  uint32_t CID1;441,29745
  __I  uint32_t CID2;442,29856
  __I  uint32_t CID3;443,29967
} ITM_Type;444,30078
#define ITM_TPR_PRIVMASK_Pos 447,30189
#define ITM_TPR_PRIVMASK_Msk 448,30315
#define ITM_TCR_BUSY_Pos 451,30485
#define ITM_TCR_BUSY_Msk 452,30607
#define ITM_TCR_ATBID_Pos 454,30727
#define ITM_TCR_ATBID_Msk 455,30850
#define ITM_TCR_TSPrescale_Pos 457,30971
#define ITM_TCR_TSPrescale_Msk 458,31099
#define ITM_TCR_SWOENA_Pos 460,31225
#define ITM_TCR_SWOENA_Msk 461,31349
#define ITM_TCR_DWTENA_Pos 463,31471
#define ITM_TCR_DWTENA_Msk 464,31595
#define ITM_TCR_SYNCENA_Pos 466,31717
#define ITM_TCR_SYNCENA_Msk 467,31842
#define ITM_TCR_TSENA_Pos 469,31965
#define ITM_TCR_TSENA_Msk 470,32088
#define ITM_TCR_ITMENA_Pos 472,32209
#define ITM_TCR_ITMENA_Msk 473,32341
#define ITM_IWR_ATVALIDM_Pos 476,32521
#define ITM_IWR_ATVALIDM_Msk 477,32647
#define ITM_IRR_ATREADYM_Pos 480,32820
#define ITM_IRR_ATREADYM_Msk 481,32946
#define ITM_IMCR_INTEGRATION_Pos 484,33127
#define ITM_IMCR_INTEGRATION_Msk 485,33257
#define ITM_LSR_ByteAcc_Pos 488,33429
#define ITM_LSR_ByteAcc_Msk 489,33554
#define ITM_LSR_Access_Pos 491,33677
#define ITM_LSR_Access_Msk 492,33801
#define ITM_LSR_Present_Pos 494,33923
#define ITM_LSR_Present_Msk 495,34048
       uint32_t RESERVED0;505,34356
  __I  uint32_t ICTR;506,34384
  __IO uint32_t ACTLR;508,34536
       uint32_t RESERVED1;510,34644
} InterruptType_Type;512,34680
#define InterruptType_ICTR_INTLINESNUM_Pos 515,34759
#define InterruptType_ICTR_INTLINESNUM_Msk 516,34899
#define InterruptType_ACTLR_DISFOLD_Pos 519,35083
#define InterruptType_ACTLR_DISFOLD_Msk 520,35220
#define InterruptType_ACTLR_DISDEFWBUF_Pos 522,35355
#define InterruptType_ACTLR_DISDEFWBUF_Msk 523,35495
#define InterruptType_ACTLR_DISMCYCINT_Pos 525,35633
#define InterruptType_ACTLR_DISMCYCINT_Msk 526,35773
  __I  uint32_t TYPE;537,36152
  __IO uint32_t CTRL;538,36268
  __IO uint32_t RNR;539,36384
  __IO uint32_t RBAR;540,36500
  __IO uint32_t RASR;541,36616
  __IO uint32_t RBAR_A1;542,36732
  __IO uint32_t RASR_A1;543,36848
  __IO uint32_t RBAR_A2;544,36964
  __IO uint32_t RASR_A2;545,37080
  __IO uint32_t RBAR_A3;546,37196
  __IO uint32_t RASR_A3;547,37312
} MPU_Type;548,37428
#define MPU_TYPE_IREGION_Pos 551,37516
#define MPU_TYPE_IREGION_Msk 552,37642
#define MPU_TYPE_DREGION_Pos 554,37766
#define MPU_TYPE_DREGION_Msk 555,37892
#define MPU_TYPE_SEPARATE_Pos 557,38016
#define MPU_TYPE_SEPARATE_Msk 558,38143
#define MPU_CTRL_PRIVDEFENA_Pos 561,38296
#define MPU_CTRL_PRIVDEFENA_Msk 562,38425
#define MPU_CTRL_HFNMIENA_Pos 564,38552
#define MPU_CTRL_HFNMIENA_Msk 565,38679
#define MPU_CTRL_ENABLE_Pos 567,38804
#define MPU_CTRL_ENABLE_Msk 568,38929
#define MPU_RNR_REGION_Pos 571,39086
#define MPU_RNR_REGION_Msk 572,39210
#define MPU_RBAR_ADDR_Pos 575,39372
#define MPU_RBAR_ADDR_Msk 576,39495
#define MPU_RBAR_VALID_Pos 578,39616
#define MPU_RBAR_VALID_Msk 579,39740
#define MPU_RBAR_REGION_Pos 581,39862
#define MPU_RBAR_REGION_Msk 582,39987
#define MPU_RASR_XN_Pos 585,40156
#define MPU_RASR_XN_Msk 586,40277
#define MPU_RASR_AP_Pos 588,40396
#define MPU_RASR_AP_Msk 589,40517
#define MPU_RASR_TEX_Pos 591,40636
#define MPU_RASR_TEX_Msk 592,40758
#define MPU_RASR_S_Pos 594,40878
#define MPU_RASR_S_Msk 595,41010
#define MPU_RASR_C_Pos 597,41140
#define MPU_RASR_C_Msk 598,41272
#define MPU_RASR_B_Pos 600,41402
#define MPU_RASR_B_Msk 601,41535
#define MPU_RASR_SRD_Pos 603,41666
#define MPU_RASR_SRD_Msk 604,41803
#define MPU_RASR_SIZE_Pos 606,41938
#define MPU_RASR_SIZE_Msk 607,42074
#define MPU_RASR_ENA_Pos 609,42208
#define MPU_RASR_ENA_Msk 610,42344
  __IO uint32_t DHCSR;622,42678
  __O  uint32_t DCRSR;623,42792
  __IO uint32_t DCRDR;624,42906
  __IO uint32_t DEMCR;625,43020
} CoreDebug_Type;626,43134
#define CoreDebug_DHCSR_DBGKEY_Pos 629,43204
#define CoreDebug_DHCSR_DBGKEY_Msk 630,43336
#define CoreDebug_DHCSR_S_RESET_ST_Pos 632,43466
#define CoreDebug_DHCSR_S_RESET_ST_Msk 633,43602
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 635,43736
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 636,43873
#define CoreDebug_DHCSR_S_LOCKUP_Pos 638,44008
#define CoreDebug_DHCSR_S_LOCKUP_Msk 639,44142
#define CoreDebug_DHCSR_S_SLEEP_Pos 641,44274
#define CoreDebug_DHCSR_S_SLEEP_Msk 642,44407
#define CoreDebug_DHCSR_S_HALT_Pos 644,44538
#define CoreDebug_DHCSR_S_HALT_Msk 645,44670
#define CoreDebug_DHCSR_S_REGRDY_Pos 647,44800
#define CoreDebug_DHCSR_S_REGRDY_Msk 648,44934
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 650,45066
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 651,45203
#define CoreDebug_DHCSR_C_MASKINTS_Pos 653,45338
#define CoreDebug_DHCSR_C_MASKINTS_Msk 654,45474
#define CoreDebug_DHCSR_C_STEP_Pos 656,45608
#define CoreDebug_DHCSR_C_STEP_Msk 657,45740
#define CoreDebug_DHCSR_C_HALT_Pos 659,45870
#define CoreDebug_DHCSR_C_HALT_Msk 660,46002
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 662,46132
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 663,46267
#define CoreDebug_DCRSR_REGWnR_Pos 666,46445
#define CoreDebug_DCRSR_REGWnR_Msk 667,46577
#define CoreDebug_DCRSR_REGSEL_Pos 669,46707
#define CoreDebug_DCRSR_REGSEL_Msk 670,46839
#define CoreDebug_DEMCR_TRCENA_Pos 673,47021
#define CoreDebug_DEMCR_TRCENA_Msk 674,47153
#define CoreDebug_DEMCR_MON_REQ_Pos 676,47283
#define CoreDebug_DEMCR_MON_REQ_Msk 677,47416
#define CoreDebug_DEMCR_MON_STEP_Pos 679,47547
#define CoreDebug_DEMCR_MON_STEP_Msk 680,47681
#define CoreDebug_DEMCR_MON_PEND_Pos 682,47813
#define CoreDebug_DEMCR_MON_PEND_Msk 683,47947
#define CoreDebug_DEMCR_MON_EN_Pos 685,48079
#define CoreDebug_DEMCR_MON_EN_Msk 686,48211
#define CoreDebug_DEMCR_VC_HARDERR_Pos 688,48341
#define CoreDebug_DEMCR_VC_HARDERR_Msk 689,48477
#define CoreDebug_DEMCR_VC_INTERR_Pos 691,48611
#define CoreDebug_DEMCR_VC_INTERR_Msk 692,48746
#define CoreDebug_DEMCR_VC_BUSERR_Pos 694,48879
#define CoreDebug_DEMCR_VC_BUSERR_Msk 695,49014
#define CoreDebug_DEMCR_VC_STATERR_Pos 697,49147
#define CoreDebug_DEMCR_VC_STATERR_Msk 698,49283
#define CoreDebug_DEMCR_VC_CHKERR_Pos 700,49417
#define CoreDebug_DEMCR_VC_CHKERR_Msk 701,49552
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 703,49685
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 704,49821
#define CoreDebug_DEMCR_VC_MMERR_Pos 706,49955
#define CoreDebug_DEMCR_VC_MMERR_Msk 707,50089
#define CoreDebug_DEMCR_VC_CORERESET_Pos 709,50221
#define CoreDebug_DEMCR_VC_CORERESET_Msk 710,50359
#define SCS_BASE 715,50588
#define ITM_BASE 716,50701
#define CoreDebug_BASE 717,50814
#define SysTick_BASE 718,50927
#define NVIC_BASE 719,51040
#define SCB_BASE 720,51153
#define InterruptType 722,51268
#define SCB 723,51381
#define SysTick 724,51494
#define NVIC 725,51607
#define ITM 726,51720
#define CoreDebug 727,51833
  #define MPU_BASE 730,52001
  #define MPU 731,52114
  #define __ASM 742,52532
  #define __INLINE 743,52649
  #define __ASM 746,52798
  #define __INLINE 747,52915
  #define __ASM 750,53102
  #define __INLINE 751,53219
  #define __ASM 754,53373
  #define __INLINE 755,53490
#define __enable_fault_irq 765,53833
#define __disable_fault_irq 766,53889
#define __NOP 768,53948
#define __WFI 769,53997
#define __WFE 770,54046
#define __SEV 771,54095
#define __ISB(772,54144
#define __DSB(773,54196
#define __DMB(774,54248
#define __REV 775,54300
#define __RBIT 776,54349
#define __LDREXB(777,54399
#define __LDREXH(778,54474
#define __LDREXW(779,54549
#define __STREXB(780,54624
#define __STREXH(781,54687
#define __STREXW(782,54750
#define __CLREX 939,58299
static __INLINE uint32_t  __get_BASEPRI(948,58491
static __INLINE void __set_BASEPRI(961,58758
static __INLINE uint32_t __get_PRIMASK(974,59071
static __INLINE void __set_PRIMASK(987,59357
static __INLINE uint32_t __get_FAULTMASK(1000,59638
static __INLINE void __set_FAULTMASK(1013,59909
static __INLINE uint32_t __get_CONTROL(1026,60212
static __INLINE void __set_CONTROL(1039,60476
#define __enable_irq 1052,60788
#define __disable_irq 1053,60897
static __INLINE void __enable_fault_irq(1055,61009
static __INLINE void __disable_fault_irq(1056,61083
#define __NOP 1058,61159
static __INLINE  void __WFI(1059,61284
static __INLINE  void __WFE(1060,61354
static __INLINE  void __SEV(1061,61424
static __INLINE  void __CLREX(1062,61494
static __INLINE void __enable_irq(1204,65259
static __INLINE void __disable_irq(1205,65342
static __INLINE void __enable_fault_irq(1207,65427
static __INLINE void __disable_fault_irq(1208,65510
static __INLINE void __NOP(1210,65595
static __INLINE void __WFI(1211,65674
static __INLINE void __WFE(1212,65753
static __INLINE void __SEV(1213,65832
static __INLINE void __ISB(1214,65911
static __INLINE void __DSB(1215,65990
static __INLINE void __DMB(1216,66069
static __INLINE void __CLREX(1217,66148
static __INLINE void NVIC_SetPriorityGrouping(1468,72111
static __INLINE uint32_t NVIC_GetPriorityGrouping(1489,73075
static __INLINE void NVIC_EnableIRQ(1502,73530
static __INLINE void NVIC_DisableIRQ(1515,73983
static __INLINE uint32_t NVIC_GetPendingIRQ(1529,74482
static __INLINE void NVIC_SetPendingIRQ(1542,74931
static __INLINE void NVIC_ClearPendingIRQ(1555,75352
static __INLINE uint32_t NVIC_GetActive(1569,75840
static __INLINE void NVIC_SetPriority(1586,76478
static __INLINE uint32_t NVIC_GetPriority(1609,77453
static __INLINE uint32_t NVIC_EncodePriority 1634,78530
static __INLINE void NVIC_DecodePriority 1665,79932
static __INLINE uint32_t SysTick_Config(1694,81203
static __INLINE void NVIC_SystemReset(1719,82267
#define             ITM_RXBUFFER_EMPTY 1743,83269
static __INLINE uint32_t ITM_SendChar 1756,83788
static __INLINE int ITM_ReceiveChar 1778,84598
static __INLINE int ITM_CheckChar 1798,85244

CORE/core_cm3.c,1828
  #define __ASM 28,1094
  #define __INLINE 29,1211
  #define __ASM 32,1360
  #define __INLINE 33,1477
  #define __ASM 36,1664
  #define __INLINE 37,1781
  #define __ASM 40,1935
  #define __INLINE 41,2052
__ASM uint32_t __get_PSP(58,2534
__ASM void __set_PSP(72,2815
__ASM uint32_t __get_MSP(86,3076
__ASM void __set_MSP(100,3345
__ASM uint32_t __REV16(114,3618
__ASM int32_t __REVSH(128,3941
__ASM void __CLREX(142,4175
__ASM uint32_t  __get_BASEPRI(154,4357
__ASM void __set_BASEPRI(167,4557
__ASM uint32_t __get_PRIMASK(180,4792
__ASM void __set_PRIMASK(193,5011
__ASM uint32_t  __get_FAULTMASK(206,5221
__ASM void __set_FAULTMASK(219,5424
__ASM uint32_t __get_CONTROL(232,5648
__ASM void __set_CONTROL(245,5845
uint32_t __get_PSP(266,6256
void __set_PSP(280,6551
uint32_t __get_MSP(294,6826
void __set_MSP(308,7109
uint32_t __REV16(322,7392
uint32_t __RBIT(336,7637
uint8_t __LDREXB(350,7892
uint16_t __LDREXH(364,8153
uint32_t __LDREXW(378,8415
uint32_t __STREXB(393,8708
uint32_t __STREXH(408,9022
uint32_t __STREXW(423,9338
uint32_t __get_PSP(442,9741
uint32_t __get_PSP(443,9795
void __set_PSP(461,10221
void __set_PSP(462,10290
uint32_t __get_MSP(476,10623
uint32_t __get_MSP(477,10677
void __set_MSP(495,11091
void __set_MSP(496,11160
uint32_t __get_BASEPRI(509,11450
void __set_BASEPRI(524,11720
uint32_t __get_PRIMASK(536,11975
void __set_PRIMASK(551,12259
uint32_t __get_FAULTMASK(563,12493
void __set_FAULTMASK(578,12762
uint32_t __get_CONTROL(590,13011
void __set_CONTROL(605,13273
uint32_t __REV(619,13555
uint32_t __REV16(635,13895
int32_t __REVSH(651,14297
uint32_t __RBIT(667,14607
uint8_t __LDREXB(683,14929
uint16_t __LDREXH(699,15258
uint32_t __LDREXW(715,15590
uint32_t __STREXB(732,15953
uint32_t __STREXH(749,16350
uint32_t __STREXW(766,16749

USER/stm32f10x.h,225458
#define __STM32F10x_H51,2410
  #define STM32F10X_MD 68,3060
  #define HSE_VALUE 117,5890
  #define HSE_VALUE 119,5991
#define HSE_STARTUP_TIMEOUT 128,6259
#define HSI_VALUE 130,6345
#define __STM32F10X_STDPERIPH_VERSION_MAIN 135,6511
#define __STM32F10X_STDPERIPH_VERSION_SUB1 136,6627
#define __STM32F10X_STDPERIPH_VERSION_SUB2 137,6709
#define __STM32F10X_STDPERIPH_VERSION_RC 138,6791
#define __STM32F10X_STDPERIPH_VERSION 139,6878
 #define __MPU_PRESENT 156,7426
 #define __MPU_PRESENT 158,7519
#define __NVIC_PRIO_BITS 160,7636
#define __Vendor_SysTickConfig 161,7726
typedef enum IRQn167,7962
  NonMaskableInt_IRQn 170,8086
  MemoryManagement_IRQn 171,8188
  BusFault_IRQn 172,8290
  UsageFault_IRQn 173,8392
  SVCall_IRQn 174,8494
  DebugMonitor_IRQn 175,8596
  PendSV_IRQn 176,8698
  SysTick_IRQn 177,8800
  WWDG_IRQn 180,9006
  PVD_IRQn 181,9108
  TAMPER_IRQn 182,9210
  RTC_IRQn 183,9312
  FLASH_IRQn 184,9414
  RCC_IRQn 185,9516
  EXTI0_IRQn 186,9618
  EXTI1_IRQn 187,9720
  EXTI2_IRQn 188,9822
  EXTI3_IRQn 189,9924
  EXTI4_IRQn 190,10026
  DMA1_Channel1_IRQn 191,10128
  DMA1_Channel2_IRQn 192,10230
  DMA1_Channel3_IRQn 193,10332
  DMA1_Channel4_IRQn 194,10434
  DMA1_Channel5_IRQn 195,10536
  DMA1_Channel6_IRQn 196,10638
  DMA1_Channel7_IRQn 197,10740
  ADC1_2_IRQn 200,10865
  USB_HP_CAN1_TX_IRQn 201,10967
  USB_LP_CAN1_RX0_IRQn 202,11069
  CAN1_RX1_IRQn 203,11171
  CAN1_SCE_IRQn 204,11273
  EXTI9_5_IRQn 205,11375
  TIM1_BRK_IRQn 206,11477
  TIM1_UP_IRQn 207,11579
  TIM1_TRG_COM_IRQn 208,11681
  TIM1_CC_IRQn 209,11783
  TIM2_IRQn 210,11885
  TIM3_IRQn 211,11987
  I2C1_EV_IRQn 212,12089
  I2C1_ER_IRQn 213,12191
  SPI1_IRQn 214,12293
  USART1_IRQn 215,12395
  USART2_IRQn 216,12497
  EXTI15_10_IRQn 217,12599
  RTCAlarm_IRQn 218,12701
  USBWakeUp_IRQn 219,12803
  ADC1_IRQn 223,12970
  EXTI9_5_IRQn 224,13072
  TIM1_BRK_TIM15_IRQn 225,13174
  TIM1_UP_TIM16_IRQn 226,13276
  TIM1_TRG_COM_TIM17_IRQn 227,13378
  TIM1_CC_IRQn 228,13480
  TIM2_IRQn 229,13582
  TIM3_IRQn 230,13684
  I2C1_EV_IRQn 231,13786
  I2C1_ER_IRQn 232,13888
  SPI1_IRQn 233,13990
  USART1_IRQn 234,14092
  USART2_IRQn 235,14194
  EXTI15_10_IRQn 236,14296
  RTCAlarm_IRQn 237,14398
  CEC_IRQn 238,14500
  TIM6_DAC_IRQn 239,14602
  TIM7_IRQn 240,14704
  ADC1_2_IRQn 244,14866
  USB_HP_CAN1_TX_IRQn 245,14968
  USB_LP_CAN1_RX0_IRQn 246,15070
  CAN1_RX1_IRQn 247,15172
  CAN1_SCE_IRQn 248,15274
  EXTI9_5_IRQn 249,15376
  TIM1_BRK_IRQn 250,15478
  TIM1_UP_IRQn 251,15580
  TIM1_TRG_COM_IRQn 252,15682
  TIM1_CC_IRQn 253,15784
  TIM2_IRQn 254,15886
  TIM3_IRQn 255,15988
  TIM4_IRQn 256,16090
  I2C1_EV_IRQn 257,16192
  I2C1_ER_IRQn 258,16294
  I2C2_EV_IRQn 259,16396
  I2C2_ER_IRQn 260,16498
  SPI1_IRQn 261,16600
  SPI2_IRQn 262,16702
  USART1_IRQn 263,16804
  USART2_IRQn 264,16906
  USART3_IRQn 265,17008
  EXTI15_10_IRQn 266,17110
  RTCAlarm_IRQn 267,17212
  USBWakeUp_IRQn 268,17314
  ADC1_IRQn 272,17479
  EXTI9_5_IRQn 273,17581
  TIM1_BRK_TIM15_IRQn 274,17683
  TIM1_UP_TIM16_IRQn 275,17785
  TIM1_TRG_COM_TIM17_IRQn 276,17887
  TIM1_CC_IRQn 277,17989
  TIM2_IRQn 278,18091
  TIM3_IRQn 279,18193
  TIM4_IRQn 280,18295
  I2C1_EV_IRQn 281,18397
  I2C1_ER_IRQn 282,18499
  I2C2_EV_IRQn 283,18601
  I2C2_ER_IRQn 284,18703
  SPI1_IRQn 285,18805
  SPI2_IRQn 286,18907
  USART1_IRQn 287,19009
  USART2_IRQn 288,19111
  USART3_IRQn 289,19213
  EXTI15_10_IRQn 290,19315
  RTCAlarm_IRQn 291,19417
  CEC_IRQn 292,19519
  TIM6_DAC_IRQn 293,19621
  TIM7_IRQn 294,19723
  ADC1_2_IRQn 298,19885
  USB_HP_CAN1_TX_IRQn 299,19987
  USB_LP_CAN1_RX0_IRQn 300,20089
  CAN1_RX1_IRQn 301,20191
  CAN1_SCE_IRQn 302,20293
  EXTI9_5_IRQn 303,20395
  TIM1_BRK_IRQn 304,20497
  TIM1_UP_IRQn 305,20599
  TIM1_TRG_COM_IRQn 306,20701
  TIM1_CC_IRQn 307,20803
  TIM2_IRQn 308,20905
  TIM3_IRQn 309,21007
  TIM4_IRQn 310,21109
  I2C1_EV_IRQn 311,21211
  I2C1_ER_IRQn 312,21313
  I2C2_EV_IRQn 313,21415
  I2C2_ER_IRQn 314,21517
  SPI1_IRQn 315,21619
  SPI2_IRQn 316,21721
  USART1_IRQn 317,21823
  USART2_IRQn 318,21925
  USART3_IRQn 319,22027
  EXTI15_10_IRQn 320,22129
  RTCAlarm_IRQn 321,22231
  USBWakeUp_IRQn 322,22333
  TIM8_BRK_IRQn 323,22441
  TIM8_UP_IRQn 324,22543
  TIM8_TRG_COM_IRQn 325,22645
  TIM8_CC_IRQn 326,22747
  ADC3_IRQn 327,22849
  FSMC_IRQn 328,22951
  SDIO_IRQn 329,23053
  TIM5_IRQn 330,23155
  SPI3_IRQn 331,23257
  UART4_IRQn 332,23359
  UART5_IRQn 333,23461
  TIM6_IRQn 334,23563
  TIM7_IRQn 335,23665
  DMA2_Channel1_IRQn 336,23767
  DMA2_Channel2_IRQn 337,23869
  DMA2_Channel3_IRQn 338,23971
  DMA2_Channel4_5_IRQn 339,24073
  ADC1_IRQn 343,24230
  EXTI9_5_IRQn 344,24332
  TIM1_BRK_TIM15_IRQn 345,24434
  TIM1_UP_TIM16_IRQn 346,24536
  TIM1_TRG_COM_TIM17_IRQn 347,24638
  TIM1_CC_IRQn 348,24740
  TIM2_IRQn 349,24842
  TIM3_IRQn 350,24944
  TIM4_IRQn 351,25046
  I2C1_EV_IRQn 352,25148
  I2C1_ER_IRQn 353,25250
  I2C2_EV_IRQn 354,25352
  I2C2_ER_IRQn 355,25454
  SPI1_IRQn 356,25556
  SPI2_IRQn 357,25658
  USART1_IRQn 358,25760
  USART2_IRQn 359,25862
  USART3_IRQn 360,25964
  EXTI15_10_IRQn 361,26066
  RTCAlarm_IRQn 362,26168
  CEC_IRQn 363,26270
  TIM12_IRQn 364,26372
  TIM13_IRQn 365,26474
  TIM14_IRQn 366,26576
  TIM5_IRQn 367,26678
  SPI3_IRQn 368,26780
  UART4_IRQn 369,26882
  UART5_IRQn 370,26984
  TIM6_DAC_IRQn 371,27088
  TIM7_IRQn 372,27190
  DMA2_Channel1_IRQn 373,27294
  DMA2_Channel2_IRQn 374,27396
  DMA2_Channel3_IRQn 375,27498
  DMA2_Channel4_5_IRQn 376,27600
  DMA2_Channel5_IRQn 377,27702
  ADC1_2_IRQn 383,28061
  USB_HP_CAN1_TX_IRQn 384,28163
  USB_LP_CAN1_RX0_IRQn 385,28265
  CAN1_RX1_IRQn 386,28367
  CAN1_SCE_IRQn 387,28469
  EXTI9_5_IRQn 388,28571
  TIM1_BRK_TIM9_IRQn 389,28673
  TIM1_UP_TIM10_IRQn 390,28775
  TIM1_TRG_COM_TIM11_IRQn 391,28877
  TIM1_CC_IRQn 392,28992
  TIM2_IRQn 393,29094
  TIM3_IRQn 394,29196
  TIM4_IRQn 395,29298
  I2C1_EV_IRQn 396,29400
  I2C1_ER_IRQn 397,29502
  I2C2_EV_IRQn 398,29604
  I2C2_ER_IRQn 399,29706
  SPI1_IRQn 400,29808
  SPI2_IRQn 401,29910
  USART1_IRQn 402,30012
  USART2_IRQn 403,30114
  USART3_IRQn 404,30216
  EXTI15_10_IRQn 405,30318
  RTCAlarm_IRQn 406,30420
  USBWakeUp_IRQn 407,30522
  TIM8_BRK_TIM12_IRQn 408,30630
  TIM8_UP_TIM13_IRQn 409,30732
  TIM8_TRG_COM_TIM14_IRQn 410,30834
  TIM8_CC_IRQn 411,30949
  ADC3_IRQn 412,31051
  FSMC_IRQn 413,31153
  SDIO_IRQn 414,31255
  TIM5_IRQn 415,31357
  SPI3_IRQn 416,31459
  UART4_IRQn 417,31561
  UART5_IRQn 418,31663
  TIM6_IRQn 419,31765
  TIM7_IRQn 420,31867
  DMA2_Channel1_IRQn 421,31969
  DMA2_Channel2_IRQn 422,32071
  DMA2_Channel3_IRQn 423,32173
  DMA2_Channel4_5_IRQn 424,32275
  ADC1_2_IRQn 428,32429
  CAN1_TX_IRQn 429,32531
  CAN1_RX0_IRQn 430,32633
  CAN1_RX1_IRQn 431,32735
  CAN1_SCE_IRQn 432,32837
  EXTI9_5_IRQn 433,32939
  TIM1_BRK_IRQn 434,33041
  TIM1_UP_IRQn 435,33143
  TIM1_TRG_COM_IRQn 436,33245
  TIM1_CC_IRQn 437,33347
  TIM2_IRQn 438,33449
  TIM3_IRQn 439,33551
  TIM4_IRQn 440,33653
  I2C1_EV_IRQn 441,33755
  I2C1_ER_IRQn 442,33857
  I2C2_EV_IRQn 443,33959
  I2C2_ER_IRQn 444,34061
  SPI1_IRQn 445,34163
  SPI2_IRQn 446,34265
  USART1_IRQn 447,34367
  USART2_IRQn 448,34469
  USART3_IRQn 449,34571
  EXTI15_10_IRQn 450,34673
  RTCAlarm_IRQn 451,34775
  OTG_FS_WKUP_IRQn 452,34877
  TIM5_IRQn 453,34985
  SPI3_IRQn 454,35087
  UART4_IRQn 455,35189
  UART5_IRQn 456,35291
  TIM6_IRQn 457,35393
  TIM7_IRQn 458,35495
  DMA2_Channel1_IRQn 459,35597
  DMA2_Channel2_IRQn 460,35699
  DMA2_Channel3_IRQn 461,35801
  DMA2_Channel4_IRQn 462,35903
  DMA2_Channel5_IRQn 463,36005
  ETH_IRQn 464,36107
  ETH_WKUP_IRQn 465,36209
  CAN2_TX_IRQn 466,36311
  CAN2_RX0_IRQn 467,36413
  CAN2_RX1_IRQn 468,36515
  CAN2_SCE_IRQn 469,36617
  OTG_FS_IRQn 470,36719
} IRQn_Type;472,36853
typedef int32_t  s32;487,37106
typedef int16_t s16;488,37129
typedef int8_t  s8;489,37151
typedef const int32_t sc32;491,37174
typedef const int16_t sc16;492,37222
typedef const int8_t sc8;493,37270
typedef __IO int32_t  vs32;495,37319
typedef __IO int16_t  vs16;496,37348
typedef __IO int8_t   vs8;497,37377
typedef __I int32_t vsc32;499,37407
typedef __I int16_t vsc16;500,37454
typedef __I int8_t vsc8;501,37501
typedef uint32_t  u32;503,37549
typedef uint16_t u16;504,37573
typedef uint8_t  u8;505,37596
typedef const uint32_t uc32;507,37620
typedef const uint16_t uc16;508,37669
typedef const uint8_t uc8;509,37718
typedef __IO uint32_t  vu32;511,37768
typedef __IO uint16_t vu16;512,37798
typedef __IO uint8_t  vu8;513,37827
typedef __I uint32_t vuc32;515,37857
typedef __I uint16_t vuc16;516,37905
typedef __I uint8_t vuc8;517,37953
typedef enum {RESET RESET519,38002
typedef enum {RESET = 0, SET 519,38002
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;519,38002
typedef enum {DISABLE DISABLE521,38066
typedef enum {DISABLE = 0, ENABLE 521,38066
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;521,38066
#define IS_FUNCTIONAL_STATE(522,38130
typedef enum {ERROR ERROR524,38214
typedef enum {ERROR = 0, SUCCESS 524,38214
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;524,38214
#define HSEStartUp_TimeOut 527,38368
#define HSE_Value 528,38418
#define HSI_Value 529,38458
  __IO uint32_t SR;544,38662
  __IO uint32_t CR1;545,38683
  __IO uint32_t CR2;546,38705
  __IO uint32_t SMPR1;547,38727
  __IO uint32_t SMPR2;548,38751
  __IO uint32_t JOFR1;549,38775
  __IO uint32_t JOFR2;550,38799
  __IO uint32_t JOFR3;551,38823
  __IO uint32_t JOFR4;552,38847
  __IO uint32_t HTR;553,38871
  __IO uint32_t LTR;554,38893
  __IO uint32_t SQR1;555,38915
  __IO uint32_t SQR2;556,38938
  __IO uint32_t SQR3;557,38961
  __IO uint32_t JSQR;558,38984
  __IO uint32_t JDR1;559,39007
  __IO uint32_t JDR2;560,39030
  __IO uint32_t JDR3;561,39053
  __IO uint32_t JDR4;562,39076
  __IO uint32_t DR;563,39099
} ADC_TypeDef;564,39120
  uint32_t  RESERVED0;572,39202
  __IO uint16_t DR1;573,39226
  uint16_t  RESERVED1;574,39248
  __IO uint16_t DR2;575,39272
  uint16_t  RESERVED2;576,39294
  __IO uint16_t DR3;577,39318
  uint16_t  RESERVED3;578,39340
  __IO uint16_t DR4;579,39364
  uint16_t  RESERVED4;580,39386
  __IO uint16_t DR5;581,39410
  uint16_t  RESERVED5;582,39432
  __IO uint16_t DR6;583,39456
  uint16_t  RESERVED6;584,39478
  __IO uint16_t DR7;585,39502
  uint16_t  RESERVED7;586,39524
  __IO uint16_t DR8;587,39548
  uint16_t  RESERVED8;588,39570
  __IO uint16_t DR9;589,39594
  uint16_t  RESERVED9;590,39616
  __IO uint16_t DR10;591,39640
  uint16_t  RESERVED10;592,39663
  __IO uint16_t RTCCR;593,39689
  uint16_t  RESERVED11;594,39713
  __IO uint16_t CR;595,39738
  uint16_t  RESERVED12;596,39759
  __IO uint16_t CSR;597,39784
  uint16_t  RESERVED13[RESERVED13598,39806
  __IO uint16_t DR11;599,39834
  uint16_t  RESERVED14;600,39857
  __IO uint16_t DR12;601,39882
  uint16_t  RESERVED15;602,39905
  __IO uint16_t DR13;603,39930
  uint16_t  RESERVED16;604,39953
  __IO uint16_t DR14;605,39978
  uint16_t  RESERVED17;606,40001
  __IO uint16_t DR15;607,40026
  uint16_t  RESERVED18;608,40049
  __IO uint16_t DR16;609,40074
  uint16_t  RESERVED19;610,40097
  __IO uint16_t DR17;611,40122
  uint16_t  RESERVED20;612,40145
  __IO uint16_t DR18;613,40170
  uint16_t  RESERVED21;614,40193
  __IO uint16_t DR19;615,40218
  uint16_t  RESERVED22;616,40241
  __IO uint16_t DR20;617,40266
  uint16_t  RESERVED23;618,40289
  __IO uint16_t DR21;619,40314
  uint16_t  RESERVED24;620,40337
  __IO uint16_t DR22;621,40362
  uint16_t  RESERVED25;622,40385
  __IO uint16_t DR23;623,40410
  uint16_t  RESERVED26;624,40433
  __IO uint16_t DR24;625,40458
  uint16_t  RESERVED27;626,40481
  __IO uint16_t DR25;627,40506
  uint16_t  RESERVED28;628,40529
  __IO uint16_t DR26;629,40554
  uint16_t  RESERVED29;630,40577
  __IO uint16_t DR27;631,40602
  uint16_t  RESERVED30;632,40625
  __IO uint16_t DR28;633,40650
  uint16_t  RESERVED31;634,40673
  __IO uint16_t DR29;635,40698
  uint16_t  RESERVED32;636,40721
  __IO uint16_t DR30;637,40746
  uint16_t  RESERVED33;638,40769
  __IO uint16_t DR31;639,40795
  uint16_t  RESERVED34;640,40818
  __IO uint16_t DR32;641,40843
  uint16_t  RESERVED35;642,40866
  __IO uint16_t DR33;643,40891
  uint16_t  RESERVED36;644,40914
  __IO uint16_t DR34;645,40939
  uint16_t  RESERVED37;646,40962
  __IO uint16_t DR35;647,40987
  uint16_t  RESERVED38;648,41010
  __IO uint16_t DR36;649,41035
  uint16_t  RESERVED39;650,41058
  __IO uint16_t DR37;651,41083
  uint16_t  RESERVED40;652,41106
  __IO uint16_t DR38;653,41131
  uint16_t  RESERVED41;654,41154
  __IO uint16_t DR39;655,41179
  uint16_t  RESERVED42;656,41202
  __IO uint16_t DR40;657,41227
  uint16_t  RESERVED43;658,41250
  __IO uint16_t DR41;659,41275
  uint16_t  RESERVED44;660,41298
  __IO uint16_t DR42;661,41323
  uint16_t  RESERVED45;662,41346
} BKP_TypeDef;663,41375
  __IO uint32_t TIR;671,41475
  __IO uint32_t TDTR;672,41497
  __IO uint32_t TDLR;673,41520
  __IO uint32_t TDHR;674,41543
} CAN_TxMailBox_TypeDef;675,41566
  __IO uint32_t RIR;683,41678
  __IO uint32_t RDTR;684,41700
  __IO uint32_t RDLR;685,41723
  __IO uint32_t RDHR;686,41746
} CAN_FIFOMailBox_TypeDef;687,41769
  __IO uint32_t FR1;695,41886
  __IO uint32_t FR2;696,41908
} CAN_FilterRegister_TypeDef;697,41930
  __IO uint32_t MCR;705,42035
  __IO uint32_t MSR;706,42057
  __IO uint32_t TSR;707,42079
  __IO uint32_t RF0R;708,42101
  __IO uint32_t RF1R;709,42124
  __IO uint32_t IER;710,42147
  __IO uint32_t ESR;711,42169
  __IO uint32_t BTR;712,42191
  uint32_t  RESERVED0[RESERVED0713,42213
  CAN_TxMailBox_TypeDef sTxMailBox[sTxMailBox714,42241
  CAN_FIFOMailBox_TypeDef sFIFOMailBox[sFIFOMailBox715,42281
  uint32_t  RESERVED1[RESERVED1716,42325
  __IO uint32_t FMR;717,42353
  __IO uint32_t FM1R;718,42375
  uint32_t  RESERVED2;719,42398
  __IO uint32_t FS1R;720,42422
  uint32_t  RESERVED3;721,42445
  __IO uint32_t FFA1R;722,42469
  uint32_t  RESERVED4;723,42493
  __IO uint32_t FA1R;724,42517
  uint32_t  RESERVED5[RESERVED5725,42540
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister727,42589
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister729,42647
} CAN_TypeDef;731,42727
  __IO uint32_t CFGR;738,42823
  __IO uint32_t OAR;739,42846
  __IO uint32_t PRES;740,42868
  __IO uint32_t ESR;741,42891
  __IO uint32_t CSR;742,42913
  __IO uint32_t TXD;743,42935
  __IO uint32_t RXD;744,42957
} CEC_TypeDef;745,42981
  __IO uint32_t DR;753,43066
  __IO uint8_t  IDR;754,43087
  uint8_t   RESERVED0;755,43109
  uint16_t  RESERVED1;756,43133
  __IO uint32_t CR;757,43157
} CRC_TypeDef;758,43178
  __IO uint32_t CR;766,43269
  __IO uint32_t SWTRIGR;767,43290
  __IO uint32_t DHR12R1;768,43316
  __IO uint32_t DHR12L1;769,43342
  __IO uint32_t DHR8R1;770,43368
  __IO uint32_t DHR12R2;771,43393
  __IO uint32_t DHR12L2;772,43419
  __IO uint32_t DHR8R2;773,43445
  __IO uint32_t DHR12RD;774,43470
  __IO uint32_t DHR12LD;775,43496
  __IO uint32_t DHR8RD;776,43522
  __IO uint32_t DOR1;777,43547
  __IO uint32_t DOR2;778,43570
  __IO uint32_t SR;780,43682
} DAC_TypeDef;782,43711
  __IO uint32_t IDCODE;790,43784
  __IO uint32_t CR;791,43809
}DBGMCU_TypeDef;DBGMCU_TypeDef792,43831
  __IO uint32_t CCR;800,43911
  __IO uint32_t CNDTR;801,43933
  __IO uint32_t CPAR;802,43957
  __IO uint32_t CMAR;803,43980
} DMA_Channel_TypeDef;804,44003
  __IO uint32_t ISR;808,44048
  __IO uint32_t IFCR;809,44070
} DMA_TypeDef;810,44093
  __IO uint32_t MACCR;818,44169
  __IO uint32_t MACFFR;819,44193
  __IO uint32_t MACHTHR;820,44218
  __IO uint32_t MACHTLR;821,44244
  __IO uint32_t MACMIIAR;822,44270
  __IO uint32_t MACMIIDR;823,44297
  __IO uint32_t MACFCR;824,44324
  __IO uint32_t MACVLANTR;825,44349
       uint32_t RESERVED0[RESERVED0826,44400
  __IO uint32_t MACRWUFFR;827,44431
  __IO uint32_t MACPMTCSR;828,44482
       uint32_t RESERVED1[RESERVED1829,44510
  __IO uint32_t MACSR;830,44541
  __IO uint32_t MACIMR;831,44592
  __IO uint32_t MACA0HR;832,44617
  __IO uint32_t MACA0LR;833,44643
  __IO uint32_t MACA1HR;834,44669
  __IO uint32_t MACA1LR;835,44695
  __IO uint32_t MACA2HR;836,44721
  __IO uint32_t MACA2LR;837,44747
  __IO uint32_t MACA3HR;838,44773
  __IO uint32_t MACA3LR;839,44799
       uint32_t RESERVED2[RESERVED2840,44850
  __IO uint32_t MMCCR;841,44882
  __IO uint32_t MMCRIR;842,44933
  __IO uint32_t MMCTIR;843,44958
  __IO uint32_t MMCRIMR;844,44983
  __IO uint32_t MMCTIMR;845,45009
       uint32_t RESERVED3[RESERVED3846,45060
  __IO uint32_t MMCTGFSCCR;847,45092
  __IO uint32_t MMCTGFMSCCR;848,45143
       uint32_t RESERVED4[RESERVED4849,45173
  __IO uint32_t MMCTGFCR;850,45204
       uint32_t RESERVED5[RESERVED5851,45231
  __IO uint32_t MMCRFCECR;852,45263
  __IO uint32_t MMCRFAECR;853,45291
       uint32_t RESERVED6[RESERVED6854,45319
  __IO uint32_t MMCRGUFCR;855,45351
       uint32_t RESERVED7[RESERVED7856,45379
  __IO uint32_t PTPTSCR;857,45412
  __IO uint32_t PTPSSIR;858,45438
  __IO uint32_t PTPTSHR;859,45464
  __IO uint32_t PTPTSLR;860,45490
  __IO uint32_t PTPTSHUR;861,45516
  __IO uint32_t PTPTSLUR;862,45543
  __IO uint32_t PTPTSAR;863,45570
  __IO uint32_t PTPTTHR;864,45596
  __IO uint32_t PTPTTLR;865,45622
       uint32_t RESERVED8[RESERVED8866,45648
  __IO uint32_t DMABMR;867,45681
  __IO uint32_t DMATPDR;868,45706
  __IO uint32_t DMARPDR;869,45732
  __IO uint32_t DMARDLAR;870,45758
  __IO uint32_t DMATDLAR;871,45785
  __IO uint32_t DMASR;872,45812
  __IO uint32_t DMAOMR;873,45836
  __IO uint32_t DMAIER;874,45861
  __IO uint32_t DMAMFBOCR;875,45886
       uint32_t RESERVED9[RESERVED9876,45914
  __IO uint32_t DMACHTDR;877,45945
  __IO uint32_t DMACHRDR;878,45972
  __IO uint32_t DMACHTBAR;879,45999
  __IO uint32_t DMACHRBAR;880,46027
} ETH_TypeDef;881,46055
  __IO uint32_t IMR;889,46154
  __IO uint32_t EMR;890,46176
  __IO uint32_t RTSR;891,46198
  __IO uint32_t FTSR;892,46221
  __IO uint32_t SWIER;893,46244
  __IO uint32_t PR;894,46268
} EXTI_TypeDef;895,46289
  __IO uint32_t ACR;903,46369
  __IO uint32_t KEYR;904,46391
  __IO uint32_t OPTKEYR;905,46414
  __IO uint32_t SR;906,46440
  __IO uint32_t CR;907,46461
  __IO uint32_t AR;908,46482
  __IO uint32_t RESERVED;909,46503
  __IO uint32_t OBR;910,46530
  __IO uint32_t WRPR;911,46552
  uint32_t RESERVED1[RESERVED1913,46596
  __IO uint32_t KEYR2;914,46623
  uint32_t RESERVED2;915,46647
  __IO uint32_t SR2;916,46673
  __IO uint32_t CR2;917,46695
  __IO uint32_t AR2;918,46717
} FLASH_TypeDef;920,46769
  __IO uint16_t RDP;928,46859
  __IO uint16_t USER;929,46881
  __IO uint16_t Data0;930,46904
  __IO uint16_t Data1;931,46928
  __IO uint16_t WRP0;932,46952
  __IO uint16_t WRP1;933,46975
  __IO uint16_t WRP2;934,46998
  __IO uint16_t WRP3;935,47021
} OB_TypeDef;936,47044
  __IO uint32_t BTCR[BTCR944,47140
} FSMC_Bank1_TypeDef;945,47169
  __IO uint32_t BWTR[BWTR953,47283
} FSMC_Bank1E_TypeDef;954,47309
  __IO uint32_t PCR2;962,47422
  __IO uint32_t SR2;963,47445
  __IO uint32_t PMEM2;964,47467
  __IO uint32_t PATT2;965,47491
  uint32_t  RESERVED0;966,47515
  __IO uint32_t ECCR2;967,47542
} FSMC_Bank2_TypeDef;968,47567
  __IO uint32_t PCR3;976,47681
  __IO uint32_t SR3;977,47704
  __IO uint32_t PMEM3;978,47726
  __IO uint32_t PATT3;979,47750
  uint32_t  RESERVED0;980,47774
  __IO uint32_t ECCR3;981,47801
} FSMC_Bank3_TypeDef;982,47826
  __IO uint32_t PCR4;990,47939
  __IO uint32_t SR4;991,47962
  __IO uint32_t PMEM4;992,47984
  __IO uint32_t PATT4;993,48008
  __IO uint32_t PIO4;994,48032
} FSMC_Bank4_TypeDef;995,48056
  __IO uint32_t CRL;1003,48147
  __IO uint32_t CRH;1004,48169
  __IO uint32_t IDR;1005,48191
  __IO uint32_t ODR;1006,48213
  __IO uint32_t BSRR;1007,48235
  __IO uint32_t BRR;1008,48258
  __IO uint32_t LCKR;1009,48280
} GPIO_TypeDef;1010,48303
  __IO uint32_t EVCR;1018,48390
  __IO uint32_t MAPR;1019,48413
  __IO uint32_t EXTICR[EXTICR1020,48436
  uint32_t RESERVED0;1021,48464
  __IO uint32_t MAPR2;1022,48487
} AFIO_TypeDef;1023,48513
  __IO uint16_t CR1;1030,48610
  uint16_t  RESERVED0;1031,48632
  __IO uint16_t CR2;1032,48656
  uint16_t  RESERVED1;1033,48678
  __IO uint16_t OAR1;1034,48702
  uint16_t  RESERVED2;1035,48725
  __IO uint16_t OAR2;1036,48749
  uint16_t  RESERVED3;1037,48772
  __IO uint16_t DR;1038,48796
  uint16_t  RESERVED4;1039,48817
  __IO uint16_t SR1;1040,48841
  uint16_t  RESERVED5;1041,48863
  __IO uint16_t SR2;1042,48887
  uint16_t  RESERVED6;1043,48909
  __IO uint16_t CCR;1044,48933
  uint16_t  RESERVED7;1045,48955
  __IO uint16_t TRISE;1046,48979
  uint16_t  RESERVED8;1047,49003
} I2C_TypeDef;1048,49027
  __IO uint32_t KR;1056,49111
  __IO uint32_t PR;1057,49132
  __IO uint32_t RLR;1058,49153
  __IO uint32_t SR;1059,49175
} IWDG_TypeDef;1060,49196
  __IO uint32_t CR;1068,49274
  __IO uint32_t CSR;1069,49295
} PWR_TypeDef;1070,49317
  __IO uint32_t CR;1078,49404
  __IO uint32_t CFGR;1079,49425
  __IO uint32_t CIR;1080,49448
  __IO uint32_t APB2RSTR;1081,49470
  __IO uint32_t APB1RSTR;1082,49497
  __IO uint32_t AHBENR;1083,49524
  __IO uint32_t APB2ENR;1084,49549
  __IO uint32_t APB1ENR;1085,49575
  __IO uint32_t BDCR;1086,49601
  __IO uint32_t CSR;1087,49624
  __IO uint32_t AHBRSTR;1090,49671
  __IO uint32_t CFGR2;1091,49697
  uint32_t RESERVED0;1095,49843
  __IO uint32_t CFGR2;1096,49866
} RCC_TypeDef;1098,49959
  __IO uint16_t CRH;1106,50038
  uint16_t  RESERVED0;1107,50060
  __IO uint16_t CRL;1108,50084
  uint16_t  RESERVED1;1109,50106
  __IO uint16_t PRLH;1110,50130
  uint16_t  RESERVED2;1111,50153
  __IO uint16_t PRLL;1112,50177
  uint16_t  RESERVED3;1113,50200
  __IO uint16_t DIVH;1114,50224
  uint16_t  RESERVED4;1115,50247
  __IO uint16_t DIVL;1116,50271
  uint16_t  RESERVED5;1117,50294
  __IO uint16_t CNTH;1118,50318
  uint16_t  RESERVED6;1119,50341
  __IO uint16_t CNTL;1120,50365
  uint16_t  RESERVED7;1121,50388
  __IO uint16_t ALRH;1122,50412
  uint16_t  RESERVED8;1123,50435
  __IO uint16_t ALRL;1124,50459
  uint16_t  RESERVED9;1125,50482
} RTC_TypeDef;1126,50506
  __IO uint32_t POWER;1134,50587
  __IO uint32_t CLKCR;1135,50611
  __IO uint32_t ARG;1136,50635
  __IO uint32_t CMD;1137,50657
  __I uint32_t RESPCMD;1138,50679
  __I uint32_t RESP1;1139,50704
  __I uint32_t RESP2;1140,50727
  __I uint32_t RESP3;1141,50750
  __I uint32_t RESP4;1142,50773
  __IO uint32_t DTIMER;1143,50796
  __IO uint32_t DLEN;1144,50821
  __IO uint32_t DCTRL;1145,50844
  __I uint32_t DCOUNT;1146,50868
  __I uint32_t STA;1147,50892
  __IO uint32_t ICR;1148,50913
  __IO uint32_t MASK;1149,50935
  uint32_t  RESERVED0[RESERVED01150,50958
  __I uint32_t FIFOCNT;1151,50985
  uint32_t  RESERVED1[RESERVED11152,51010
  __IO uint32_t FIFO;1153,51038
} SDIO_TypeDef;1154,51061
  __IO uint16_t CR1;1162,51153
  uint16_t  RESERVED0;1163,51175
  __IO uint16_t CR2;1164,51199
  uint16_t  RESERVED1;1165,51221
  __IO uint16_t SR;1166,51245
  uint16_t  RESERVED2;1167,51266
  __IO uint16_t DR;1168,51290
  uint16_t  RESERVED3;1169,51311
  __IO uint16_t CRCPR;1170,51335
  uint16_t  RESERVED4;1171,51359
  __IO uint16_t RXCRCR;1172,51383
  uint16_t  RESERVED5;1173,51408
  __IO uint16_t TXCRCR;1174,51432
  uint16_t  RESERVED6;1175,51457
  __IO uint16_t I2SCFGR;1176,51481
  uint16_t  RESERVED7;1177,51507
  __IO uint16_t I2SPR;1178,51531
  uint16_t  RESERVED8;1179,51555
} SPI_TypeDef;1180,51581
  __IO uint16_t CR1;1188,51648
  uint16_t  RESERVED0;1189,51670
  __IO uint16_t CR2;1190,51694
  uint16_t  RESERVED1;1191,51716
  __IO uint16_t SMCR;1192,51740
  uint16_t  RESERVED2;1193,51763
  __IO uint16_t DIER;1194,51787
  uint16_t  RESERVED3;1195,51810
  __IO uint16_t SR;1196,51834
  uint16_t  RESERVED4;1197,51855
  __IO uint16_t EGR;1198,51879
  uint16_t  RESERVED5;1199,51901
  __IO uint16_t CCMR1;1200,51925
  uint16_t  RESERVED6;1201,51949
  __IO uint16_t CCMR2;1202,51973
  uint16_t  RESERVED7;1203,51997
  __IO uint16_t CCER;1204,52021
  uint16_t  RESERVED8;1205,52044
  __IO uint16_t CNT;1206,52068
  uint16_t  RESERVED9;1207,52090
  __IO uint16_t PSC;1208,52114
  uint16_t  RESERVED10;1209,52136
  __IO uint16_t ARR;1210,52161
  uint16_t  RESERVED11;1211,52183
  __IO uint16_t RCR;1212,52208
  uint16_t  RESERVED12;1213,52230
  __IO uint16_t CCR1;1214,52255
  uint16_t  RESERVED13;1215,52278
  __IO uint16_t CCR2;1216,52303
  uint16_t  RESERVED14;1217,52326
  __IO uint16_t CCR3;1218,52351
  uint16_t  RESERVED15;1219,52374
  __IO uint16_t CCR4;1220,52399
  uint16_t  RESERVED16;1221,52422
  __IO uint16_t BDTR;1222,52447
  uint16_t  RESERVED17;1223,52470
  __IO uint16_t DCR;1224,52495
  uint16_t  RESERVED18;1225,52517
  __IO uint16_t DMAR;1226,52542
  uint16_t  RESERVED19;1227,52565
} TIM_TypeDef;1228,52590
  __IO uint16_t SR;1236,52710
  uint16_t  RESERVED0;1237,52731
  __IO uint16_t DR;1238,52755
  uint16_t  RESERVED1;1239,52776
  __IO uint16_t BRR;1240,52800
  uint16_t  RESERVED2;1241,52822
  __IO uint16_t CR1;1242,52846
  uint16_t  RESERVED3;1243,52868
  __IO uint16_t CR2;1244,52892
  uint16_t  RESERVED4;1245,52914
  __IO uint16_t CR3;1246,52938
  uint16_t  RESERVED5;1247,52960
  __IO uint16_t GTPR;1248,52984
  uint16_t  RESERVED6;1249,53007
} USART_TypeDef;1250,53031
  __IO uint32_t CR;1258,53112
  __IO uint32_t CFR;1259,53133
  __IO uint32_t SR;1260,53155
} WWDG_TypeDef;1261,53176
#define FLASH_BASE 1272,53275
#define SRAM_BASE 1273,53376
#define PERIPH_BASE 1274,53476
#define SRAM_BB_BASE 1276,53584
#define PERIPH_BB_BASE 1277,53687
#define FSMC_R_BASE 1279,53798
#define APB1PERIPH_BASE 1282,53921
#define APB2PERIPH_BASE 1283,53964
#define AHBPERIPH_BASE 1284,54019
#define TIM2_BASE 1286,54076
#define TIM3_BASE 1287,54134
#define TIM4_BASE 1288,54192
#define TIM5_BASE 1289,54250
#define TIM6_BASE 1290,54308
#define TIM7_BASE 1291,54366
#define TIM12_BASE 1292,54424
#define TIM13_BASE 1293,54482
#define TIM14_BASE 1294,54540
#define RTC_BASE 1295,54598
#define WWDG_BASE 1296,54656
#define IWDG_BASE 1297,54714
#define SPI2_BASE 1298,54772
#define SPI3_BASE 1299,54830
#define USART2_BASE 1300,54888
#define USART3_BASE 1301,54946
#define UART4_BASE 1302,55004
#define UART5_BASE 1303,55062
#define I2C1_BASE 1304,55120
#define I2C2_BASE 1305,55178
#define CAN1_BASE 1306,55236
#define CAN2_BASE 1307,55294
#define BKP_BASE 1308,55352
#define PWR_BASE 1309,55410
#define DAC_BASE 1310,55468
#define CEC_BASE 1311,55526
#define AFIO_BASE 1313,55586
#define EXTI_BASE 1314,55644
#define GPIOA_BASE 1315,55702
#define GPIOB_BASE 1316,55760
#define GPIOC_BASE 1317,55818
#define GPIOD_BASE 1318,55876
#define GPIOE_BASE 1319,55934
#define GPIOF_BASE 1320,55992
#define GPIOG_BASE 1321,56050
#define ADC1_BASE 1322,56108
#define ADC2_BASE 1323,56166
#define TIM1_BASE 1324,56224
#define SPI1_BASE 1325,56282
#define TIM8_BASE 1326,56340
#define USART1_BASE 1327,56398
#define ADC3_BASE 1328,56456
#define TIM15_BASE 1329,56514
#define TIM16_BASE 1330,56572
#define TIM17_BASE 1331,56630
#define TIM9_BASE 1332,56688
#define TIM10_BASE 1333,56746
#define TIM11_BASE 1334,56804
#define SDIO_BASE 1336,56864
#define DMA1_BASE 1338,56921
#define DMA1_Channel1_BASE 1339,56978
#define DMA1_Channel2_BASE 1340,57035
#define DMA1_Channel3_BASE 1341,57092
#define DMA1_Channel4_BASE 1342,57149
#define DMA1_Channel5_BASE 1343,57206
#define DMA1_Channel6_BASE 1344,57263
#define DMA1_Channel7_BASE 1345,57320
#define DMA2_BASE 1346,57377
#define DMA2_Channel1_BASE 1347,57434
#define DMA2_Channel2_BASE 1348,57491
#define DMA2_Channel3_BASE 1349,57548
#define DMA2_Channel4_BASE 1350,57605
#define DMA2_Channel5_BASE 1351,57662
#define RCC_BASE 1352,57719
#define CRC_BASE 1353,57776
#define FLASH_R_BASE 1355,57835
#define OB_BASE 1356,57929
#define ETH_BASE 1358,58028
#define ETH_MAC_BASE 1359,58085
#define ETH_MMC_BASE 1360,58127
#define ETH_PTP_BASE 1361,58178
#define ETH_DMA_BASE 1362,58229
#define FSMC_Bank1_R_BASE 1364,58282
#define FSMC_Bank1E_R_BASE 1365,58378
#define FSMC_Bank2_R_BASE 1366,58475
#define FSMC_Bank3_R_BASE 1367,58571
#define FSMC_Bank4_R_BASE 1368,58667
#define DBGMCU_BASE 1370,58765
#define TIM2 1380,58942
#define TIM3 1381,58999
#define TIM4 1382,59056
#define TIM5 1383,59113
#define TIM6 1384,59170
#define TIM7 1385,59227
#define TIM12 1386,59284
#define TIM13 1387,59342
#define TIM14 1388,59400
#define RTC 1389,59458
#define WWDG 1390,59514
#define IWDG 1391,59572
#define SPI2 1392,59630
#define SPI3 1393,59687
#define USART2 1394,59744
#define USART3 1395,59805
#define UART4 1396,59866
#define UART5 1397,59926
#define I2C1 1398,59986
#define I2C2 1399,60043
#define CAN1 1400,60100
#define CAN2 1401,60157
#define BKP 1402,60214
#define PWR 1403,60270
#define DAC 1404,60326
#define CEC 1405,60382
#define AFIO 1406,60438
#define EXTI 1407,60496
#define GPIOA 1408,60554
#define GPIOB 1409,60613
#define GPIOC 1410,60672
#define GPIOD 1411,60731
#define GPIOE 1412,60790
#define GPIOF 1413,60849
#define GPIOG 1414,60908
#define ADC1 1415,60967
#define ADC2 1416,61024
#define TIM1 1417,61081
#define SPI1 1418,61138
#define TIM8 1419,61195
#define USART1 1420,61252
#define ADC3 1421,61313
#define TIM15 1422,61370
#define TIM16 1423,61428
#define TIM17 1424,61486
#define TIM9 1425,61544
#define TIM10 1426,61601
#define TIM11 1427,61659
#define SDIO 1428,61717
#define DMA1 1429,61775
#define DMA2 1430,61832
#define DMA1_Channel1 1431,61889
#define DMA1_Channel2 1432,61963
#define DMA1_Channel3 1433,62037
#define DMA1_Channel4 1434,62111
#define DMA1_Channel5 1435,62185
#define DMA1_Channel6 1436,62259
#define DMA1_Channel7 1437,62333
#define DMA2_Channel1 1438,62407
#define DMA2_Channel2 1439,62481
#define DMA2_Channel3 1440,62555
#define DMA2_Channel4 1441,62629
#define DMA2_Channel5 1442,62703
#define RCC 1443,62777
#define CRC 1444,62833
#define FLASH 1445,62889
#define OB 1446,62951
#define ETH 1447,63006
#define FSMC_Bank1 1448,63062
#define FSMC_Bank1E 1449,63134
#define FSMC_Bank2 1450,63208
#define FSMC_Bank3 1451,63280
#define FSMC_Bank4 1452,63352
#define DBGMCU 1453,63424
#define  CRC_DR_DR 1478,64381
#define  CRC_IDR_IDR 1482,64563
#define  CRC_CR_RESET 1486,64767
#define  PWR_CR_LPDS 1495,65350
#define  PWR_CR_PDDS 1496,65447
#define  PWR_CR_CWUF 1497,65545
#define  PWR_CR_CSBF 1498,65640
#define  PWR_CR_PVDE 1499,65736
#define  PWR_CR_PLS 1501,65845
#define  PWR_CR_PLS_0 1502,65958
#define  PWR_CR_PLS_1 1503,66041
#define  PWR_CR_PLS_2 1504,66124
#define  PWR_CR_PLS_2V2 1507,66242
#define  PWR_CR_PLS_2V3 1508,66334
#define  PWR_CR_PLS_2V4 1509,66426
#define  PWR_CR_PLS_2V5 1510,66518
#define  PWR_CR_PLS_2V6 1511,66610
#define  PWR_CR_PLS_2V7 1512,66702
#define  PWR_CR_PLS_2V8 1513,66794
#define  PWR_CR_PLS_2V9 1514,66886
#define  PWR_CR_DBP 1516,66980
#define  PWR_CSR_WUF 1520,67182
#define  PWR_CSR_SBF 1521,67271
#define  PWR_CSR_PVDO 1522,67361
#define  PWR_CSR_EWUP 1523,67449
#define  BKP_DR1_D 1532,68038
#define  BKP_DR2_D 1535,68211
#define  BKP_DR3_D 1538,68384
#define  BKP_DR4_D 1541,68557
#define  BKP_DR5_D 1544,68730
#define  BKP_DR6_D 1547,68903
#define  BKP_DR7_D 1550,69076
#define  BKP_DR8_D 1553,69249
#define  BKP_DR9_D 1556,69422
#define  BKP_DR10_D 1559,69595
#define  BKP_DR11_D 1562,69768
#define  BKP_DR12_D 1565,69941
#define  BKP_DR13_D 1568,70114
#define  BKP_DR14_D 1571,70287
#define  BKP_DR15_D 1574,70460
#define  BKP_DR16_D 1577,70633
#define  BKP_DR17_D 1580,70806
#define  BKP_DR18_D 1583,70979
#define  BKP_DR19_D 1586,71152
#define  BKP_DR20_D 1589,71325
#define  BKP_DR21_D 1592,71498
#define  BKP_DR22_D 1595,71671
#define  BKP_DR23_D 1598,71844
#define  BKP_DR24_D 1601,72017
#define  BKP_DR25_D 1604,72190
#define  BKP_DR26_D 1607,72363
#define  BKP_DR27_D 1610,72536
#define  BKP_DR28_D 1613,72709
#define  BKP_DR29_D 1616,72882
#define  BKP_DR30_D 1619,73055
#define  BKP_DR31_D 1622,73228
#define  BKP_DR32_D 1625,73401
#define  BKP_DR33_D 1628,73574
#define  BKP_DR34_D 1631,73747
#define  BKP_DR35_D 1634,73920
#define  BKP_DR36_D 1637,74093
#define  BKP_DR37_D 1640,74266
#define  BKP_DR38_D 1643,74439
#define  BKP_DR39_D 1646,74612
#define  BKP_DR40_D 1649,74785
#define  BKP_DR41_D 1652,74958
#define  BKP_DR42_D 1655,75131
#define  BKP_RTCCR_CAL 1658,75304
#define  BKP_RTCCR_CCO 1659,75399
#define  BKP_RTCCR_ASOE 1660,75501
#define  BKP_RTCCR_ASOS 1661,75608
#define  BKP_CR_TPE 1664,75802
#define  BKP_CR_TPAL 1665,75897
#define  BKP_CSR_CTE 1668,76082
#define  BKP_CSR_CTI 1669,76178
#define  BKP_CSR_TPIE 1670,76278
#define  BKP_CSR_TEF 1671,76383
#define  BKP_CSR_TIF 1672,76478
#define  RCC_CR_HSION 1681,77073
#define  RCC_CR_HSIRDY 1682,77190
#define  RCC_CR_HSITRIM 1683,77311
#define  RCC_CR_HSICAL 1684,77430
#define  RCC_CR_HSEON 1685,77552
#define  RCC_CR_HSERDY 1686,77669
#define  RCC_CR_HSEBYP 1687,77790
#define  RCC_CR_CSSON 1688,77907
#define  RCC_CR_PLLON 1689,78020
#define  RCC_CR_PLLRDY 1690,78115
 #define  RCC_CR_PLL2ON 1693,78243
 #define  RCC_CR_PLL2RDY 1694,78340
 #define  RCC_CR_PLL3ON 1695,78447
 #define  RCC_CR_PLL3RDY 1696,78544
#define  RCC_CFGR_SW 1701,78788
#define  RCC_CFGR_SW_0 1702,78907
#define  RCC_CFGR_SW_1 1703,78997
#define  RCC_CFGR_SW_HSI 1705,79089
#define  RCC_CFGR_SW_HSE 1706,79202
#define  RCC_CFGR_SW_PLL 1707,79315
#define  RCC_CFGR_SWS 1710,79457
#define  RCC_CFGR_SWS_0 1711,79584
#define  RCC_CFGR_SWS_1 1712,79674
#define  RCC_CFGR_SWS_HSI 1714,79766
#define  RCC_CFGR_SWS_HSE 1715,79886
#define  RCC_CFGR_SWS_PLL 1716,80006
#define  RCC_CFGR_HPRE 1719,80145
#define  RCC_CFGR_HPRE_0 1720,80260
#define  RCC_CFGR_HPRE_1 1721,80350
#define  RCC_CFGR_HPRE_2 1722,80440
#define  RCC_CFGR_HPRE_3 1723,80530
#define  RCC_CFGR_HPRE_DIV1 1725,80622
#define  RCC_CFGR_HPRE_DIV2 1726,80725
#define  RCC_CFGR_HPRE_DIV4 1727,80829
#define  RCC_CFGR_HPRE_DIV8 1728,80933
#define  RCC_CFGR_HPRE_DIV16 1729,81037
#define  RCC_CFGR_HPRE_DIV64 1730,81142
#define  RCC_CFGR_HPRE_DIV128 1731,81247
#define  RCC_CFGR_HPRE_DIV256 1732,81353
#define  RCC_CFGR_HPRE_DIV512 1733,81459
#define  RCC_CFGR_PPRE1 1736,81596
#define  RCC_CFGR_PPRE1_0 1737,81712
#define  RCC_CFGR_PPRE1_1 1738,81802
#define  RCC_CFGR_PPRE1_2 1739,81892
#define  RCC_CFGR_PPRE1_DIV1 1741,81984
#define  RCC_CFGR_PPRE1_DIV2 1742,82085
#define  RCC_CFGR_PPRE1_DIV4 1743,82187
#define  RCC_CFGR_PPRE1_DIV8 1744,82289
#define  RCC_CFGR_PPRE1_DIV16 1745,82391
#define  RCC_CFGR_PPRE2 1748,82525
#define  RCC_CFGR_PPRE2_0 1749,82641
#define  RCC_CFGR_PPRE2_1 1750,82731
#define  RCC_CFGR_PPRE2_2 1751,82821
#define  RCC_CFGR_PPRE2_DIV1 1753,82913
#define  RCC_CFGR_PPRE2_DIV2 1754,83014
#define  RCC_CFGR_PPRE2_DIV4 1755,83116
#define  RCC_CFGR_PPRE2_DIV8 1756,83218
#define  RCC_CFGR_PPRE2_DIV16 1757,83320
#define  RCC_CFGR_ADCPRE 1760,83456
#define  RCC_CFGR_ADCPRE_0 1761,83573
#define  RCC_CFGR_ADCPRE_1 1762,83663
#define  RCC_CFGR_ADCPRE_DIV2 1764,83755
#define  RCC_CFGR_ADCPRE_DIV4 1765,83858
#define  RCC_CFGR_ADCPRE_DIV6 1766,83961
#define  RCC_CFGR_ADCPRE_DIV8 1767,84064
#define  RCC_CFGR_PLLSRC 1769,84169
#define  RCC_CFGR_PLLXTPRE 1771,84278
#define  RCC_CFGR_PLLMULL 1774,84420
#define  RCC_CFGR_PLLMULL_0 1775,84549
#define  RCC_CFGR_PLLMULL_1 1776,84639
#define  RCC_CFGR_PLLMULL_2 1777,84729
#define  RCC_CFGR_PLLMULL_3 1778,84819
 #define  RCC_CFGR_PLLSRC_HSI_Div2 1781,84932
 #define  RCC_CFGR_PLLSRC_PREDIV1 1782,85074
 #define  RCC_CFGR_PLLXTPRE_PREDIV1 1784,85209
 #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 1785,85333
 #define  RCC_CFGR_PLLMULL4 1787,85460
 #define  RCC_CFGR_PLLMULL5 1788,85564
 #define  RCC_CFGR_PLLMULL6 1789,85668
 #define  RCC_CFGR_PLLMULL7 1790,85772
 #define  RCC_CFGR_PLLMULL8 1791,85876
 #define  RCC_CFGR_PLLMULL9 1792,85980
 #define  RCC_CFGR_PLLMULL6_5 1793,86084
 #define  RCC_CFGR_OTGFSPRE 1795,86193
 #define  RCC_CFGR_MCO 1798,86328
 #define  RCC_CFGR_MCO_0 1799,86457
 #define  RCC_CFGR_MCO_1 1800,86547
 #define  RCC_CFGR_MCO_2 1801,86637
 #define  RCC_CFGR_MCO_3 1802,86727
 #define  RCC_CFGR_MCO_NOCLOCK 1804,86819
 #define  RCC_CFGR_MCO_SYSCLK 1805,86912
 #define  RCC_CFGR_MCO_HSI 1806,87032
 #define  RCC_CFGR_MCO_HSE 1807,87149
 #define  RCC_CFGR_MCO_PLLCLK_Div2 1808,87266
 #define  RCC_CFGR_MCO_PLL2CLK 1809,87396
 #define  RCC_CFGR_MCO_PLL3CLK_Div2 1810,87513
 #define  RCC_CFGR_MCO_Ext_HSE 1811,87643
 #define  RCC_CFGR_MCO_PLL3CLK 1812,87789
 #define  RCC_CFGR_PLLSRC_HSI_Div2 1814,87998
 #define  RCC_CFGR_PLLSRC_PREDIV1 1815,88140
 #define  RCC_CFGR_PLLXTPRE_PREDIV1 1817,88275
 #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 1818,88399
 #define  RCC_CFGR_PLLMULL2 1820,88526
 #define  RCC_CFGR_PLLMULL3 1821,88628
 #define  RCC_CFGR_PLLMULL4 1822,88730
 #define  RCC_CFGR_PLLMULL5 1823,88832
 #define  RCC_CFGR_PLLMULL6 1824,88934
 #define  RCC_CFGR_PLLMULL7 1825,89036
 #define  RCC_CFGR_PLLMULL8 1826,89138
 #define  RCC_CFGR_PLLMULL9 1827,89240
 #define  RCC_CFGR_PLLMULL10 1828,89342
 #define  RCC_CFGR_PLLMULL11 1829,89444
 #define  RCC_CFGR_PLLMULL12 1830,89547
 #define  RCC_CFGR_PLLMULL13 1831,89650
 #define  RCC_CFGR_PLLMULL14 1832,89753
 #define  RCC_CFGR_PLLMULL15 1833,89856
 #define  RCC_CFGR_PLLMULL16 1834,89959
 #define  RCC_CFGR_MCO 1837,90091
 #define  RCC_CFGR_MCO_0 1838,90220
 #define  RCC_CFGR_MCO_1 1839,90310
 #define  RCC_CFGR_MCO_2 1840,90400
 #define  RCC_CFGR_MCO_NOCLOCK 1842,90492
 #define  RCC_CFGR_MCO_SYSCLK 1843,90585
 #define  RCC_CFGR_MCO_HSI 1844,90705
 #define  RCC_CFGR_MCO_HSE 1845,90822
 #define  RCC_CFGR_MCO_PLL 1846,90940
 #define  RCC_CFGR_PLLSRC_HSI_Div2 1848,91077
 #define  RCC_CFGR_PLLSRC_HSE 1849,91219
 #define  RCC_CFGR_PLLXTPRE_HSE 1851,91350
 #define  RCC_CFGR_PLLXTPRE_HSE_Div2 1852,91470
 #define  RCC_CFGR_PLLMULL2 1854,91593
 #define  RCC_CFGR_PLLMULL3 1855,91695
 #define  RCC_CFGR_PLLMULL4 1856,91797
 #define  RCC_CFGR_PLLMULL5 1857,91899
 #define  RCC_CFGR_PLLMULL6 1858,92001
 #define  RCC_CFGR_PLLMULL7 1859,92103
 #define  RCC_CFGR_PLLMULL8 1860,92205
 #define  RCC_CFGR_PLLMULL9 1861,92307
 #define  RCC_CFGR_PLLMULL10 1862,92409
 #define  RCC_CFGR_PLLMULL11 1863,92511
 #define  RCC_CFGR_PLLMULL12 1864,92614
 #define  RCC_CFGR_PLLMULL13 1865,92717
 #define  RCC_CFGR_PLLMULL14 1866,92820
 #define  RCC_CFGR_PLLMULL15 1867,92923
 #define  RCC_CFGR_PLLMULL16 1868,93026
 #define  RCC_CFGR_USBPRE 1869,93129
 #define  RCC_CFGR_MCO 1872,93263
 #define  RCC_CFGR_MCO_0 1873,93392
 #define  RCC_CFGR_MCO_1 1874,93482
 #define  RCC_CFGR_MCO_2 1875,93572
 #define  RCC_CFGR_MCO_NOCLOCK 1877,93664
 #define  RCC_CFGR_MCO_SYSCLK 1878,93757
 #define  RCC_CFGR_MCO_HSI 1879,93877
 #define  RCC_CFGR_MCO_HSE 1880,93994
 #define  RCC_CFGR_MCO_PLL 1881,94112
#define  RCC_CIR_LSIRDYF 1885,94355
#define  RCC_CIR_LSERDYF 1886,94464
#define  RCC_CIR_HSIRDYF 1887,94573
#define  RCC_CIR_HSERDYF 1888,94682
#define  RCC_CIR_PLLRDYF 1889,94791
#define  RCC_CIR_CSSF 1890,94900
#define  RCC_CIR_LSIRDYIE 1891,95021
#define  RCC_CIR_LSERDYIE 1892,95132
#define  RCC_CIR_HSIRDYIE 1893,95243
#define  RCC_CIR_HSERDYIE 1894,95354
#define  RCC_CIR_PLLRDYIE 1895,95465
#define  RCC_CIR_LSIRDYC 1896,95576
#define  RCC_CIR_LSERDYC 1897,95686
#define  RCC_CIR_HSIRDYC 1898,95796
#define  RCC_CIR_HSERDYC 1899,95906
#define  RCC_CIR_PLLRDYC 1900,96016
#define  RCC_CIR_CSSC 1901,96126
 #define  RCC_CIR_PLL2RDYF 1904,96271
 #define  RCC_CIR_PLL3RDYF 1905,96382
 #define  RCC_CIR_PLL2RDYIE 1906,96493
 #define  RCC_CIR_PLL3RDYIE 1907,96606
 #define  RCC_CIR_PLL2RDYC 1908,96719
 #define  RCC_CIR_PLL3RDYC 1909,96831
#define  RCC_APB2RSTR_AFIORST 1913,97054
#define  RCC_APB2RSTR_IOPARST 1914,97167
#define  RCC_APB2RSTR_IOPBRST 1915,97268
#define  RCC_APB2RSTR_IOPCRST 1916,97369
#define  RCC_APB2RSTR_IOPDRST 1917,97470
#define  RCC_APB2RSTR_ADC1RST 1918,97571
#define  RCC_APB2RSTR_ADC2RST 1921,97771
#define  RCC_APB2RSTR_TIM1RST 1924,97887
#define  RCC_APB2RSTR_SPI1RST 1925,97988
#define  RCC_APB2RSTR_USART1RST 1926,98084
#define  RCC_APB2RSTR_TIM15RST 1929,98272
#define  RCC_APB2RSTR_TIM16RST 1930,98374
#define  RCC_APB2RSTR_TIM17RST 1931,98476
 #define  RCC_APB2RSTR_IOPERST 1935,98647
 #define  RCC_APB2RSTR_IOPFRST 1939,98850
 #define  RCC_APB2RSTR_IOPGRST 1940,98951
 #define  RCC_APB2RSTR_TIM8RST 1941,99052
 #define  RCC_APB2RSTR_ADC3RST 1942,99153
 #define  RCC_APB2RSTR_IOPFRST 1946,99299
 #define  RCC_APB2RSTR_IOPGRST 1947,99400
 #define  RCC_APB2RSTR_TIM9RST 1951,99532
 #define  RCC_APB2RSTR_TIM10RST 1952,99634
 #define  RCC_APB2RSTR_TIM11RST 1953,99737
#define  RCC_APB1RSTR_TIM2RST 1957,99951
#define  RCC_APB1RSTR_TIM3RST 1958,100049
#define  RCC_APB1RSTR_WWDGRST 1959,100147
#define  RCC_APB1RSTR_USART2RST 1960,100253
#define  RCC_APB1RSTR_I2C1RST 1961,100351
#define  RCC_APB1RSTR_CAN1RST 1964,100541
#define  RCC_APB1RSTR_BKPRST 1967,100646
#define  RCC_APB1RSTR_PWRRST 1968,100753
 #define  RCC_APB1RSTR_TIM4RST 1971,100920
 #define  RCC_APB1RSTR_SPI2RST 1972,101018
 #define  RCC_APB1RSTR_USART3RST 1973,101114
 #define  RCC_APB1RSTR_I2C2RST 1974,101212
 #define  RCC_APB1RSTR_USBRST 1978,101463
 #define  RCC_APB1RSTR_TIM5RST 1982,101656
 #define  RCC_APB1RSTR_TIM6RST 1983,101755
 #define  RCC_APB1RSTR_TIM7RST 1984,101854
 #define  RCC_APB1RSTR_SPI3RST 1985,101953
 #define  RCC_APB1RSTR_UART4RST 1986,102050
 #define  RCC_APB1RSTR_UART5RST 1987,102148
 #define  RCC_APB1RSTR_DACRST 1988,102246
 #define  RCC_APB1RSTR_TIM6RST 1992,102452
 #define  RCC_APB1RSTR_TIM7RST 1993,102551
 #define  RCC_APB1RSTR_DACRST 1994,102650
 #define  RCC_APB1RSTR_CECRST 1995,102755
 #define  RCC_APB1RSTR_TIM5RST 1999,102903
 #define  RCC_APB1RSTR_TIM12RST 2000,103002
 #define  RCC_APB1RSTR_TIM13RST 2001,103105
 #define  RCC_APB1RSTR_TIM14RST 2002,103208
 #define  RCC_APB1RSTR_SPI3RST 2003,103311
 #define  RCC_APB1RSTR_UART4RST 2004,103409
 #define  RCC_APB1RSTR_UART5RST 2005,103507
 #define  RCC_APB1RSTR_CAN2RST 2009,103637
 #define  RCC_APB1RSTR_TIM12RST 2013,103783
 #define  RCC_APB1RSTR_TIM13RST 2014,103887
 #define  RCC_APB1RSTR_TIM14RST 2015,103991
#define  RCC_AHBENR_DMA1EN 2019,104206
#define  RCC_AHBENR_SRAMEN 2020,104308
#define  RCC_AHBENR_FLITFEN 2021,104420
#define  RCC_AHBENR_CRCEN 2022,104523
 #define  RCC_AHBENR_DMA2EN 2025,104711
 #define  RCC_AHBENR_FSMCEN 2029,104877
 #define  RCC_AHBENR_SDIOEN 2030,104979
 #define  RCC_AHBENR_FSMCEN 2034,105122
 #define  RCC_AHBENR_OTGFSEN 2038,105255
 #define  RCC_AHBENR_ETHMACEN 2039,105364
 #define  RCC_AHBENR_ETHMACTXEN 2040,105475
 #define  RCC_AHBENR_ETHMACRXEN 2041,105589
#define  RCC_APB2ENR_AFIOEN 2045,105814
#define  RCC_APB2ENR_IOPAEN 2046,105935
#define  RCC_APB2ENR_IOPBEN 2047,106044
#define  RCC_APB2ENR_IOPCEN 2048,106153
#define  RCC_APB2ENR_IOPDEN 2049,106262
#define  RCC_APB2ENR_ADC1EN 2050,106371
#define  RCC_APB2ENR_ADC2EN 2053,106579
#define  RCC_APB2ENR_TIM1EN 2056,106703
#define  RCC_APB2ENR_SPI1EN 2057,106812
#define  RCC_APB2ENR_USART1EN 2058,106916
#define  RCC_APB2ENR_TIM15EN 2061,107112
#define  RCC_APB2ENR_TIM16EN 2062,107222
#define  RCC_APB2ENR_TIM17EN 2063,107332
 #define  RCC_APB2ENR_IOPEEN 2067,107511
 #define  RCC_APB2ENR_IOPFEN 2071,107722
 #define  RCC_APB2ENR_IOPGEN 2072,107831
 #define  RCC_APB2ENR_TIM8EN 2073,107940
 #define  RCC_APB2ENR_ADC3EN 2074,108049
 #define  RCC_APB2ENR_IOPFEN 2078,108193
 #define  RCC_APB2ENR_IOPGEN 2079,108302
 #define  RCC_APB2ENR_TIM9EN 2083,108442
 #define  RCC_APB2ENR_TIM10EN 2084,108552
 #define  RCC_APB2ENR_TIM11EN 2085,108663
#define  RCC_APB1ENR_TIM2EN 2089,108865
#define  RCC_APB1ENR_TIM3EN 2090,108970
#define  RCC_APB1ENR_WWDGEN 2091,109075
#define  RCC_APB1ENR_USART2EN 2092,109188
#define  RCC_APB1ENR_I2C1EN 2093,109293
#define  RCC_APB1ENR_CAN1EN 2096,109490
#define  RCC_APB1ENR_BKPEN 2099,109602
#define  RCC_APB1ENR_PWREN 2100,109716
 #define  RCC_APB1ENR_TIM4EN 2103,109890
 #define  RCC_APB1ENR_SPI2EN 2104,109995
 #define  RCC_APB1ENR_USART3EN 2105,110098
 #define  RCC_APB1ENR_I2C2EN 2106,110203
 #define  RCC_APB1ENR_USBEN 2110,110435
 #define  RCC_APB1ENR_TIM5EN 2114,110608
 #define  RCC_APB1ENR_TIM6EN 2115,110713
 #define  RCC_APB1ENR_TIM7EN 2116,110818
 #define  RCC_APB1ENR_SPI3EN 2117,110923
 #define  RCC_APB1ENR_UART4EN 2118,111026
 #define  RCC_APB1ENR_UART5EN 2119,111130
 #define  RCC_APB1ENR_DACEN 2120,111234
 #define  RCC_APB1ENR_TIM6EN 2124,111446
 #define  RCC_APB1ENR_TIM7EN 2125,111551
 #define  RCC_APB1ENR_DACEN 2126,111656
 #define  RCC_APB1ENR_CECEN 2127,111767
 #define  RCC_APB1ENR_TIM5EN 2131,111913
 #define  RCC_APB1ENR_TIM12EN 2132,112018
 #define  RCC_APB1ENR_TIM13EN 2133,112129
 #define  RCC_APB1ENR_TIM14EN 2134,112240
 #define  RCC_APB1ENR_SPI3EN 2135,112350
 #define  RCC_APB1ENR_UART4EN 2136,112453
 #define  RCC_APB1ENR_UART5EN 2137,112557
 #define  RCC_APB1ENR_CAN2EN 2141,112715
 #define  RCC_APB1ENR_TIM12EN 2145,112868
 #define  RCC_APB1ENR_TIM13EN 2146,112979
 #define  RCC_APB1ENR_TIM14EN 2147,113090
#define  RCC_BDCR_LSEON 2151,113311
#define  RCC_BDCR_LSERDY 2152,113432
#define  RCC_BDCR_LSEBYP 2153,113552
#define  RCC_BDCR_RTCSEL 2155,113675
#define  RCC_BDCR_RTCSEL_0 2156,113805
#define  RCC_BDCR_RTCSEL_1 2157,113895
#define  RCC_BDCR_RTCSEL_NOCLOCK 2160,114014
#define  RCC_BDCR_RTCSEL_LSE 2161,114107
#define  RCC_BDCR_RTCSEL_LSI 2162,114230
#define  RCC_BDCR_RTCSEL_HSE 2163,114353
#define  RCC_BDCR_RTCEN 2165,114493
#define  RCC_BDCR_BDRST 2166,114594
#define  RCC_CSR_LSION 2169,114794
#define  RCC_CSR_LSIRDY 2170,114915
#define  RCC_CSR_RMVF 2171,115035
#define  RCC_CSR_PINRSTF 2172,115137
#define  RCC_CSR_PORRSTF 2173,115236
#define  RCC_CSR_SFTRSTF 2174,115339
#define  RCC_CSR_IWDGRSTF 2175,115443
#define  RCC_CSR_WWDGRSTF 2176,115559
#define  RCC_CSR_LPWRRSTF 2177,115670
 #define  RCC_AHBRSTR_OTGFSRST 2181,115880
 #define  RCC_AHBRSTR_ETHMACRST 2182,115982
 #define  RCC_CFGR2_PREDIV1 2186,116201
 #define  RCC_CFGR2_PREDIV1_0 2187,116303
 #define  RCC_CFGR2_PREDIV1_1 2188,116393
 #define  RCC_CFGR2_PREDIV1_2 2189,116483
 #define  RCC_CFGR2_PREDIV1_3 2190,116573
 #define  RCC_CFGR2_PREDIV1_DIV1 2192,116665
 #define  RCC_CFGR2_PREDIV1_DIV2 2193,116781
 #define  RCC_CFGR2_PREDIV1_DIV3 2194,116898
 #define  RCC_CFGR2_PREDIV1_DIV4 2195,117015
 #define  RCC_CFGR2_PREDIV1_DIV5 2196,117132
 #define  RCC_CFGR2_PREDIV1_DIV6 2197,117249
 #define  RCC_CFGR2_PREDIV1_DIV7 2198,117366
 #define  RCC_CFGR2_PREDIV1_DIV8 2199,117483
 #define  RCC_CFGR2_PREDIV1_DIV9 2200,117600
 #define  RCC_CFGR2_PREDIV1_DIV10 2201,117717
 #define  RCC_CFGR2_PREDIV1_DIV11 2202,117835
 #define  RCC_CFGR2_PREDIV1_DIV12 2203,117953
 #define  RCC_CFGR2_PREDIV1_DIV13 2204,118071
 #define  RCC_CFGR2_PREDIV1_DIV14 2205,118189
 #define  RCC_CFGR2_PREDIV1_DIV15 2206,118307
 #define  RCC_CFGR2_PREDIV1_DIV16 2207,118425
 #define  RCC_CFGR2_PREDIV2 2210,118576
 #define  RCC_CFGR2_PREDIV2_0 2211,118678
 #define  RCC_CFGR2_PREDIV2_1 2212,118768
 #define  RCC_CFGR2_PREDIV2_2 2213,118858
 #define  RCC_CFGR2_PREDIV2_3 2214,118948
 #define  RCC_CFGR2_PREDIV2_DIV1 2216,119040
 #define  RCC_CFGR2_PREDIV2_DIV2 2217,119156
 #define  RCC_CFGR2_PREDIV2_DIV3 2218,119273
 #define  RCC_CFGR2_PREDIV2_DIV4 2219,119390
 #define  RCC_CFGR2_PREDIV2_DIV5 2220,119507
 #define  RCC_CFGR2_PREDIV2_DIV6 2221,119624
 #define  RCC_CFGR2_PREDIV2_DIV7 2222,119741
 #define  RCC_CFGR2_PREDIV2_DIV8 2223,119858
 #define  RCC_CFGR2_PREDIV2_DIV9 2224,119975
 #define  RCC_CFGR2_PREDIV2_DIV10 2225,120092
 #define  RCC_CFGR2_PREDIV2_DIV11 2226,120210
 #define  RCC_CFGR2_PREDIV2_DIV12 2227,120328
 #define  RCC_CFGR2_PREDIV2_DIV13 2228,120446
 #define  RCC_CFGR2_PREDIV2_DIV14 2229,120564
 #define  RCC_CFGR2_PREDIV2_DIV15 2230,120682
 #define  RCC_CFGR2_PREDIV2_DIV16 2231,120800
 #define  RCC_CFGR2_PLL2MUL 2234,120951
 #define  RCC_CFGR2_PLL2MUL_0 2235,121053
 #define  RCC_CFGR2_PLL2MUL_1 2236,121143
 #define  RCC_CFGR2_PLL2MUL_2 2237,121233
 #define  RCC_CFGR2_PLL2MUL_3 2238,121323
 #define  RCC_CFGR2_PLL2MUL8 2240,121415
 #define  RCC_CFGR2_PLL2MUL9 2241,121520
 #define  RCC_CFGR2_PLL2MUL10 2242,121625
 #define  RCC_CFGR2_PLL2MUL11 2243,121731
 #define  RCC_CFGR2_PLL2MUL12 2244,121837
 #define  RCC_CFGR2_PLL2MUL13 2245,121943
 #define  RCC_CFGR2_PLL2MUL14 2246,122049
 #define  RCC_CFGR2_PLL2MUL16 2247,122155
 #define  RCC_CFGR2_PLL2MUL20 2248,122261
 #define  RCC_CFGR2_PLL3MUL 2251,122400
 #define  RCC_CFGR2_PLL3MUL_0 2252,122502
 #define  RCC_CFGR2_PLL3MUL_1 2253,122592
 #define  RCC_CFGR2_PLL3MUL_2 2254,122682
 #define  RCC_CFGR2_PLL3MUL_3 2255,122772
 #define  RCC_CFGR2_PLL3MUL8 2257,122864
 #define  RCC_CFGR2_PLL3MUL9 2258,122969
 #define  RCC_CFGR2_PLL3MUL10 2259,123074
 #define  RCC_CFGR2_PLL3MUL11 2260,123180
 #define  RCC_CFGR2_PLL3MUL12 2261,123286
 #define  RCC_CFGR2_PLL3MUL13 2262,123392
 #define  RCC_CFGR2_PLL3MUL14 2263,123498
 #define  RCC_CFGR2_PLL3MUL16 2264,123604
 #define  RCC_CFGR2_PLL3MUL20 2265,123710
 #define  RCC_CFGR2_PREDIV1SRC 2267,123818
 #define  RCC_CFGR2_PREDIV1SRC_PLL2 2268,123929
 #define  RCC_CFGR2_PREDIV1SRC_HSE 2269,124057
 #define  RCC_CFGR2_I2S2SRC 2270,124184
 #define  RCC_CFGR2_I2S3SRC 2271,124292
 #define  RCC_CFGR2_PREDIV1 2277,124625
 #define  RCC_CFGR2_PREDIV1_0 2278,124727
 #define  RCC_CFGR2_PREDIV1_1 2279,124817
 #define  RCC_CFGR2_PREDIV1_2 2280,124907
 #define  RCC_CFGR2_PREDIV1_3 2281,124997
 #define  RCC_CFGR2_PREDIV1_DIV1 2283,125089
 #define  RCC_CFGR2_PREDIV1_DIV2 2284,125205
 #define  RCC_CFGR2_PREDIV1_DIV3 2285,125322
 #define  RCC_CFGR2_PREDIV1_DIV4 2286,125439
 #define  RCC_CFGR2_PREDIV1_DIV5 2287,125556
 #define  RCC_CFGR2_PREDIV1_DIV6 2288,125673
 #define  RCC_CFGR2_PREDIV1_DIV7 2289,125790
 #define  RCC_CFGR2_PREDIV1_DIV8 2290,125907
 #define  RCC_CFGR2_PREDIV1_DIV9 2291,126024
 #define  RCC_CFGR2_PREDIV1_DIV10 2292,126141
 #define  RCC_CFGR2_PREDIV1_DIV11 2293,126259
 #define  RCC_CFGR2_PREDIV1_DIV12 2294,126377
 #define  RCC_CFGR2_PREDIV1_DIV13 2295,126495
 #define  RCC_CFGR2_PREDIV1_DIV14 2296,126613
 #define  RCC_CFGR2_PREDIV1_DIV15 2297,126731
 #define  RCC_CFGR2_PREDIV1_DIV16 2298,126849
#define  GPIO_CRL_MODE 2308,127472
#define  GPIO_CRL_MODE0 2310,127575
#define  GPIO_CRL_MODE0_0 2311,127701
#define  GPIO_CRL_MODE0_1 2312,127791
#define  GPIO_CRL_MODE1 2314,127883
#define  GPIO_CRL_MODE1_0 2315,128009
#define  GPIO_CRL_MODE1_1 2316,128099
#define  GPIO_CRL_MODE2 2318,128191
#define  GPIO_CRL_MODE2_0 2319,128317
#define  GPIO_CRL_MODE2_1 2320,128407
#define  GPIO_CRL_MODE3 2322,128499
#define  GPIO_CRL_MODE3_0 2323,128625
#define  GPIO_CRL_MODE3_1 2324,128715
#define  GPIO_CRL_MODE4 2326,128807
#define  GPIO_CRL_MODE4_0 2327,128933
#define  GPIO_CRL_MODE4_1 2328,129023
#define  GPIO_CRL_MODE5 2330,129115
#define  GPIO_CRL_MODE5_0 2331,129241
#define  GPIO_CRL_MODE5_1 2332,129331
#define  GPIO_CRL_MODE6 2334,129423
#define  GPIO_CRL_MODE6_0 2335,129549
#define  GPIO_CRL_MODE6_1 2336,129639
#define  GPIO_CRL_MODE7 2338,129731
#define  GPIO_CRL_MODE7_0 2339,129857
#define  GPIO_CRL_MODE7_1 2340,129947
#define  GPIO_CRL_CNF 2342,130039
#define  GPIO_CRL_CNF0 2344,130151
#define  GPIO_CRL_CNF0_0 2345,130285
#define  GPIO_CRL_CNF0_1 2346,130375
#define  GPIO_CRL_CNF1 2348,130467
#define  GPIO_CRL_CNF1_0 2349,130601
#define  GPIO_CRL_CNF1_1 2350,130691
#define  GPIO_CRL_CNF2 2352,130783
#define  GPIO_CRL_CNF2_0 2353,130917
#define  GPIO_CRL_CNF2_1 2354,131007
#define  GPIO_CRL_CNF3 2356,131099
#define  GPIO_CRL_CNF3_0 2357,131233
#define  GPIO_CRL_CNF3_1 2358,131323
#define  GPIO_CRL_CNF4 2360,131415
#define  GPIO_CRL_CNF4_0 2361,131549
#define  GPIO_CRL_CNF4_1 2362,131639
#define  GPIO_CRL_CNF5 2364,131731
#define  GPIO_CRL_CNF5_0 2365,131865
#define  GPIO_CRL_CNF5_1 2366,131955
#define  GPIO_CRL_CNF6 2368,132047
#define  GPIO_CRL_CNF6_0 2369,132181
#define  GPIO_CRL_CNF6_1 2370,132271
#define  GPIO_CRL_CNF7 2372,132363
#define  GPIO_CRL_CNF7_0 2373,132497
#define  GPIO_CRL_CNF7_1 2374,132587
#define  GPIO_CRH_MODE 2377,132761
#define  GPIO_CRH_MODE8 2379,132864
#define  GPIO_CRH_MODE8_0 2380,132990
#define  GPIO_CRH_MODE8_1 2381,133080
#define  GPIO_CRH_MODE9 2383,133172
#define  GPIO_CRH_MODE9_0 2384,133298
#define  GPIO_CRH_MODE9_1 2385,133388
#define  GPIO_CRH_MODE10 2387,133480
#define  GPIO_CRH_MODE10_0 2388,133608
#define  GPIO_CRH_MODE10_1 2389,133698
#define  GPIO_CRH_MODE11 2391,133790
#define  GPIO_CRH_MODE11_0 2392,133918
#define  GPIO_CRH_MODE11_1 2393,134008
#define  GPIO_CRH_MODE12 2395,134100
#define  GPIO_CRH_MODE12_0 2396,134228
#define  GPIO_CRH_MODE12_1 2397,134318
#define  GPIO_CRH_MODE13 2399,134410
#define  GPIO_CRH_MODE13_0 2400,134538
#define  GPIO_CRH_MODE13_1 2401,134628
#define  GPIO_CRH_MODE14 2403,134720
#define  GPIO_CRH_MODE14_0 2404,134848
#define  GPIO_CRH_MODE14_1 2405,134938
#define  GPIO_CRH_MODE15 2407,135030
#define  GPIO_CRH_MODE15_0 2408,135158
#define  GPIO_CRH_MODE15_1 2409,135248
#define  GPIO_CRH_CNF 2411,135340
#define  GPIO_CRH_CNF8 2413,135452
#define  GPIO_CRH_CNF8_0 2414,135586
#define  GPIO_CRH_CNF8_1 2415,135676
#define  GPIO_CRH_CNF9 2417,135768
#define  GPIO_CRH_CNF9_0 2418,135902
#define  GPIO_CRH_CNF9_1 2419,135992
#define  GPIO_CRH_CNF10 2421,136084
#define  GPIO_CRH_CNF10_0 2422,136220
#define  GPIO_CRH_CNF10_1 2423,136310
#define  GPIO_CRH_CNF11 2425,136402
#define  GPIO_CRH_CNF11_0 2426,136538
#define  GPIO_CRH_CNF11_1 2427,136628
#define  GPIO_CRH_CNF12 2429,136720
#define  GPIO_CRH_CNF12_0 2430,136856
#define  GPIO_CRH_CNF12_1 2431,136946
#define  GPIO_CRH_CNF13 2433,137038
#define  GPIO_CRH_CNF13_0 2434,137174
#define  GPIO_CRH_CNF13_1 2435,137264
#define  GPIO_CRH_CNF14 2437,137356
#define  GPIO_CRH_CNF14_0 2438,137492
#define  GPIO_CRH_CNF14_1 2439,137582
#define  GPIO_CRH_CNF15 2441,137674
#define  GPIO_CRH_CNF15_0 2442,137810
#define  GPIO_CRH_CNF15_1 2443,137900
#define GPIO_IDR_IDR0 2446,138076
#define GPIO_IDR_IDR1 2447,138183
#define GPIO_IDR_IDR2 2448,138290
#define GPIO_IDR_IDR3 2449,138397
#define GPIO_IDR_IDR4 2450,138504
#define GPIO_IDR_IDR5 2451,138611
#define GPIO_IDR_IDR6 2452,138718
#define GPIO_IDR_IDR7 2453,138825
#define GPIO_IDR_IDR8 2454,138932
#define GPIO_IDR_IDR9 2455,139039
#define GPIO_IDR_IDR10 2456,139146
#define GPIO_IDR_IDR11 2457,139254
#define GPIO_IDR_IDR12 2458,139362
#define GPIO_IDR_IDR13 2459,139470
#define GPIO_IDR_IDR14 2460,139578
#define GPIO_IDR_IDR15 2461,139686
#define GPIO_ODR_ODR0 2464,139878
#define GPIO_ODR_ODR1 2465,139986
#define GPIO_ODR_ODR2 2466,140094
#define GPIO_ODR_ODR3 2467,140202
#define GPIO_ODR_ODR4 2468,140310
#define GPIO_ODR_ODR5 2469,140418
#define GPIO_ODR_ODR6 2470,140526
#define GPIO_ODR_ODR7 2471,140634
#define GPIO_ODR_ODR8 2472,140742
#define GPIO_ODR_ODR9 2473,140850
#define GPIO_ODR_ODR10 2474,140958
#define GPIO_ODR_ODR11 2475,141067
#define GPIO_ODR_ODR12 2476,141176
#define GPIO_ODR_ODR13 2477,141285
#define GPIO_ODR_ODR14 2478,141394
#define GPIO_ODR_ODR15 2479,141503
#define GPIO_BSRR_BS0 2482,141696
#define GPIO_BSRR_BS1 2483,141797
#define GPIO_BSRR_BS2 2484,141898
#define GPIO_BSRR_BS3 2485,141999
#define GPIO_BSRR_BS4 2486,142100
#define GPIO_BSRR_BS5 2487,142201
#define GPIO_BSRR_BS6 2488,142302
#define GPIO_BSRR_BS7 2489,142403
#define GPIO_BSRR_BS8 2490,142504
#define GPIO_BSRR_BS9 2491,142605
#define GPIO_BSRR_BS10 2492,142706
#define GPIO_BSRR_BS11 2493,142808
#define GPIO_BSRR_BS12 2494,142910
#define GPIO_BSRR_BS13 2495,143012
#define GPIO_BSRR_BS14 2496,143114
#define GPIO_BSRR_BS15 2497,143216
#define GPIO_BSRR_BR0 2499,143320
#define GPIO_BSRR_BR1 2500,143423
#define GPIO_BSRR_BR2 2501,143526
#define GPIO_BSRR_BR3 2502,143629
#define GPIO_BSRR_BR4 2503,143732
#define GPIO_BSRR_BR5 2504,143835
#define GPIO_BSRR_BR6 2505,143938
#define GPIO_BSRR_BR7 2506,144041
#define GPIO_BSRR_BR8 2507,144144
#define GPIO_BSRR_BR9 2508,144247
#define GPIO_BSRR_BR10 2509,144350
#define GPIO_BSRR_BR11 2510,144454
#define GPIO_BSRR_BR12 2511,144558
#define GPIO_BSRR_BR13 2512,144662
#define GPIO_BSRR_BR14 2513,144766
#define GPIO_BSRR_BR15 2514,144870
#define GPIO_BRR_BR0 2517,145058
#define GPIO_BRR_BR1 2518,145161
#define GPIO_BRR_BR2 2519,145264
#define GPIO_BRR_BR3 2520,145367
#define GPIO_BRR_BR4 2521,145470
#define GPIO_BRR_BR5 2522,145573
#define GPIO_BRR_BR6 2523,145676
#define GPIO_BRR_BR7 2524,145779
#define GPIO_BRR_BR8 2525,145882
#define GPIO_BRR_BR9 2526,145985
#define GPIO_BRR_BR10 2527,146088
#define GPIO_BRR_BR11 2528,146192
#define GPIO_BRR_BR12 2529,146296
#define GPIO_BRR_BR13 2530,146400
#define GPIO_BRR_BR14 2531,146504
#define GPIO_BRR_BR15 2532,146608
#define GPIO_LCKR_LCK0 2535,146796
#define GPIO_LCKR_LCK1 2536,146898
#define GPIO_LCKR_LCK2 2537,147000
#define GPIO_LCKR_LCK3 2538,147102
#define GPIO_LCKR_LCK4 2539,147204
#define GPIO_LCKR_LCK5 2540,147306
#define GPIO_LCKR_LCK6 2541,147408
#define GPIO_LCKR_LCK7 2542,147510
#define GPIO_LCKR_LCK8 2543,147612
#define GPIO_LCKR_LCK9 2544,147714
#define GPIO_LCKR_LCK10 2545,147816
#define GPIO_LCKR_LCK11 2546,147919
#define GPIO_LCKR_LCK12 2547,148022
#define GPIO_LCKR_LCK13 2548,148125
#define GPIO_LCKR_LCK14 2549,148228
#define GPIO_LCKR_LCK15 2550,148331
#define GPIO_LCKR_LCKK 2551,148434
#define AFIO_EVCR_PIN 2556,148695
#define AFIO_EVCR_PIN_0 2557,148809
#define AFIO_EVCR_PIN_1 2558,148899
#define AFIO_EVCR_PIN_2 2559,148989
#define AFIO_EVCR_PIN_3 2560,149079
#define AFIO_EVCR_PIN_PX0 2563,149198
#define AFIO_EVCR_PIN_PX1 2564,149297
#define AFIO_EVCR_PIN_PX2 2565,149396
#define AFIO_EVCR_PIN_PX3 2566,149495
#define AFIO_EVCR_PIN_PX4 2567,149594
#define AFIO_EVCR_PIN_PX5 2568,149693
#define AFIO_EVCR_PIN_PX6 2569,149792
#define AFIO_EVCR_PIN_PX7 2570,149891
#define AFIO_EVCR_PIN_PX8 2571,149990
#define AFIO_EVCR_PIN_PX9 2572,150089
#define AFIO_EVCR_PIN_PX10 2573,150188
#define AFIO_EVCR_PIN_PX11 2574,150288
#define AFIO_EVCR_PIN_PX12 2575,150388
#define AFIO_EVCR_PIN_PX13 2576,150488
#define AFIO_EVCR_PIN_PX14 2577,150588
#define AFIO_EVCR_PIN_PX15 2578,150688
#define AFIO_EVCR_PORT 2580,150790
#define AFIO_EVCR_PORT_0 2581,150906
#define AFIO_EVCR_PORT_1 2582,150996
#define AFIO_EVCR_PORT_2 2583,151086
#define AFIO_EVCR_PORT_PA 2586,151206
#define AFIO_EVCR_PORT_PB 2587,151306
#define AFIO_EVCR_PORT_PC 2588,151406
#define AFIO_EVCR_PORT_PD 2589,151506
#define AFIO_EVCR_PORT_PE 2590,151606
#define AFIO_EVCR_EVOE 2592,151708
#define AFIO_MAPR_SPI1_REMAP 2595,151896
#define AFIO_MAPR_I2C1_REMAP 2596,151995
#define AFIO_MAPR_USART1_REMAP 2597,152094
#define AFIO_MAPR_USART2_REMAP 2598,152195
#define AFIO_MAPR_USART3_REMAP 2600,152298
#define AFIO_MAPR_USART3_REMAP_0 2601,152424
#define AFIO_MAPR_USART3_REMAP_1 2602,152514
#define AFIO_MAPR_USART3_REMAP_NOREMAP 2605,152640
#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP 2606,152781
#define AFIO_MAPR_USART3_REMAP_FULLREMAP 2607,152927
#define AFIO_MAPR_TIM1_REMAP 2609,153070
#define AFIO_MAPR_TIM1_REMAP_0 2610,153192
#define AFIO_MAPR_TIM1_REMAP_1 2611,153282
#define AFIO_MAPR_TIM1_REMAP_NOREMAP 2614,153408
#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP 2615,153594
#define AFIO_MAPR_TIM1_REMAP_FULLREMAP 2616,153781
#define AFIO_MAPR_TIM2_REMAP 2618,153970
#define AFIO_MAPR_TIM2_REMAP_0 2619,154092
#define AFIO_MAPR_TIM2_REMAP_1 2620,154182
#define AFIO_MAPR_TIM2_REMAP_NOREMAP 2623,154308
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 2624,154442
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 2625,154582
#define AFIO_MAPR_TIM2_REMAP_FULLREMAP 2626,154723
#define AFIO_MAPR_TIM3_REMAP 2628,154864
#define AFIO_MAPR_TIM3_REMAP_0 2629,154986
#define AFIO_MAPR_TIM3_REMAP_1 2630,155076
#define AFIO_MAPR_TIM3_REMAP_NOREMAP 2633,155202
#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP 2634,155332
#define AFIO_MAPR_TIM3_REMAP_FULLREMAP 2635,155467
#define AFIO_MAPR_TIM4_REMAP 2637,155601
#define AFIO_MAPR_CAN_REMAP 2639,155719
#define AFIO_MAPR_CAN_REMAP_0 2640,155858
#define AFIO_MAPR_CAN_REMAP_1 2641,155948
#define AFIO_MAPR_CAN_REMAP_REMAP1 2644,156073
#define AFIO_MAPR_CAN_REMAP_REMAP2 2645,156200
#define AFIO_MAPR_CAN_REMAP_REMAP3 2646,156325
#define AFIO_MAPR_PD01_REMAP 2648,156452
#define AFIO_MAPR_TIM5CH4_IREMAP 2649,156578
#define AFIO_MAPR_ADC1_ETRGINJ_REMAP 2650,156691
#define AFIO_MAPR_ADC1_ETRGREG_REMAP 2651,156828
#define AFIO_MAPR_ADC2_ETRGINJ_REMAP 2652,156964
#define AFIO_MAPR_ADC2_ETRGREG_REMAP 2653,157101
#define AFIO_MAPR_SWJ_CFG 2656,157270
#define AFIO_MAPR_SWJ_CFG_0 2657,157405
#define AFIO_MAPR_SWJ_CFG_1 2658,157495
#define AFIO_MAPR_SWJ_CFG_2 2659,157585
#define AFIO_MAPR_SWJ_CFG_RESET 2661,157677
#define AFIO_MAPR_SWJ_CFG_NOJNTRST 2662,157802
#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE 2663,157932
#define AFIO_MAPR_SWJ_CFG_DISABLE 2664,158051
 #define AFIO_MAPR_ETH_REMAP 2668,158227
 #define AFIO_MAPR_CAN2_REMAP 2671,158392
 #define AFIO_MAPR_MII_RMII_SEL 2674,158551
 #define AFIO_MAPR_SPI3_REMAP 2677,158722
 #define AFIO_MAPR_TIM2ITR1_IREMAP 2680,158880
 #define AFIO_MAPR_PTP_PPS_REMAP 2683,159060
#define AFIO_EXTICR1_EXTI0 2687,159284
#define AFIO_EXTICR1_EXTI1 2688,159389
#define AFIO_EXTICR1_EXTI2 2689,159494
#define AFIO_EXTICR1_EXTI3 2690,159599
#define AFIO_EXTICR1_EXTI0_PA 2693,159735
#define AFIO_EXTICR1_EXTI0_PB 2694,159829
#define AFIO_EXTICR1_EXTI0_PC 2695,159923
#define AFIO_EXTICR1_EXTI0_PD 2696,160017
#define AFIO_EXTICR1_EXTI0_PE 2697,160111
#define AFIO_EXTICR1_EXTI0_PF 2698,160205
#define AFIO_EXTICR1_EXTI0_PG 2699,160299
#define AFIO_EXTICR1_EXTI1_PA 2702,160424
#define AFIO_EXTICR1_EXTI1_PB 2703,160518
#define AFIO_EXTICR1_EXTI1_PC 2704,160612
#define AFIO_EXTICR1_EXTI1_PD 2705,160706
#define AFIO_EXTICR1_EXTI1_PE 2706,160800
#define AFIO_EXTICR1_EXTI1_PF 2707,160894
#define AFIO_EXTICR1_EXTI1_PG 2708,160988
#define AFIO_EXTICR1_EXTI2_PA 2711,161115
#define AFIO_EXTICR1_EXTI2_PB 2712,161209
#define AFIO_EXTICR1_EXTI2_PC 2713,161303
#define AFIO_EXTICR1_EXTI2_PD 2714,161397
#define AFIO_EXTICR1_EXTI2_PE 2715,161491
#define AFIO_EXTICR1_EXTI2_PF 2716,161585
#define AFIO_EXTICR1_EXTI2_PG 2717,161679
#define AFIO_EXTICR1_EXTI3_PA 2720,161804
#define AFIO_EXTICR1_EXTI3_PB 2721,161898
#define AFIO_EXTICR1_EXTI3_PC 2722,161992
#define AFIO_EXTICR1_EXTI3_PD 2723,162086
#define AFIO_EXTICR1_EXTI3_PE 2724,162180
#define AFIO_EXTICR1_EXTI3_PF 2725,162274
#define AFIO_EXTICR1_EXTI3_PG 2726,162368
#define AFIO_EXTICR2_EXTI4 2729,162546
#define AFIO_EXTICR2_EXTI5 2730,162651
#define AFIO_EXTICR2_EXTI6 2731,162756
#define AFIO_EXTICR2_EXTI7 2732,162861
#define AFIO_EXTICR2_EXTI4_PA 2735,162997
#define AFIO_EXTICR2_EXTI4_PB 2736,163091
#define AFIO_EXTICR2_EXTI4_PC 2737,163185
#define AFIO_EXTICR2_EXTI4_PD 2738,163279
#define AFIO_EXTICR2_EXTI4_PE 2739,163373
#define AFIO_EXTICR2_EXTI4_PF 2740,163467
#define AFIO_EXTICR2_EXTI4_PG 2741,163561
#define AFIO_EXTICR2_EXTI5_PA 2744,163684
#define AFIO_EXTICR2_EXTI5_PB 2745,163778
#define AFIO_EXTICR2_EXTI5_PC 2746,163872
#define AFIO_EXTICR2_EXTI5_PD 2747,163966
#define AFIO_EXTICR2_EXTI5_PE 2748,164060
#define AFIO_EXTICR2_EXTI5_PF 2749,164154
#define AFIO_EXTICR2_EXTI5_PG 2750,164248
#define AFIO_EXTICR2_EXTI6_PA 2753,164375
#define AFIO_EXTICR2_EXTI6_PB 2754,164469
#define AFIO_EXTICR2_EXTI6_PC 2755,164563
#define AFIO_EXTICR2_EXTI6_PD 2756,164657
#define AFIO_EXTICR2_EXTI6_PE 2757,164751
#define AFIO_EXTICR2_EXTI6_PF 2758,164845
#define AFIO_EXTICR2_EXTI6_PG 2759,164939
#define AFIO_EXTICR2_EXTI7_PA 2762,165064
#define AFIO_EXTICR2_EXTI7_PB 2763,165158
#define AFIO_EXTICR2_EXTI7_PC 2764,165252
#define AFIO_EXTICR2_EXTI7_PD 2765,165346
#define AFIO_EXTICR2_EXTI7_PE 2766,165440
#define AFIO_EXTICR2_EXTI7_PF 2767,165534
#define AFIO_EXTICR2_EXTI7_PG 2768,165628
#define AFIO_EXTICR3_EXTI8 2771,165806
#define AFIO_EXTICR3_EXTI9 2772,165911
#define AFIO_EXTICR3_EXTI10 2773,166016
#define AFIO_EXTICR3_EXTI11 2774,166122
#define AFIO_EXTICR3_EXTI8_PA 2777,166259
#define AFIO_EXTICR3_EXTI8_PB 2778,166353
#define AFIO_EXTICR3_EXTI8_PC 2779,166447
#define AFIO_EXTICR3_EXTI8_PD 2780,166541
#define AFIO_EXTICR3_EXTI8_PE 2781,166635
#define AFIO_EXTICR3_EXTI8_PF 2782,166729
#define AFIO_EXTICR3_EXTI8_PG 2783,166823
#define AFIO_EXTICR3_EXTI9_PA 2786,166948
#define AFIO_EXTICR3_EXTI9_PB 2787,167042
#define AFIO_EXTICR3_EXTI9_PC 2788,167136
#define AFIO_EXTICR3_EXTI9_PD 2789,167230
#define AFIO_EXTICR3_EXTI9_PE 2790,167324
#define AFIO_EXTICR3_EXTI9_PF 2791,167418
#define AFIO_EXTICR3_EXTI9_PG 2792,167512
#define AFIO_EXTICR3_EXTI10_PA 2795,167640
#define AFIO_EXTICR3_EXTI10_PB 2796,167735
#define AFIO_EXTICR3_EXTI10_PC 2797,167830
#define AFIO_EXTICR3_EXTI10_PD 2798,167925
#define AFIO_EXTICR3_EXTI10_PE 2799,168020
#define AFIO_EXTICR3_EXTI10_PF 2800,168115
#define AFIO_EXTICR3_EXTI10_PG 2801,168210
#define AFIO_EXTICR3_EXTI11_PA 2804,168337
#define AFIO_EXTICR3_EXTI11_PB 2805,168432
#define AFIO_EXTICR3_EXTI11_PC 2806,168527
#define AFIO_EXTICR3_EXTI11_PD 2807,168622
#define AFIO_EXTICR3_EXTI11_PE 2808,168717
#define AFIO_EXTICR3_EXTI11_PF 2809,168812
#define AFIO_EXTICR3_EXTI11_PG 2810,168907
#define AFIO_EXTICR4_EXTI12 2813,169086
#define AFIO_EXTICR4_EXTI13 2814,169192
#define AFIO_EXTICR4_EXTI14 2815,169298
#define AFIO_EXTICR4_EXTI15 2816,169404
#define AFIO_EXTICR4_EXTI12_PA 2819,169540
#define AFIO_EXTICR4_EXTI12_PB 2820,169635
#define AFIO_EXTICR4_EXTI12_PC 2821,169730
#define AFIO_EXTICR4_EXTI12_PD 2822,169825
#define AFIO_EXTICR4_EXTI12_PE 2823,169920
#define AFIO_EXTICR4_EXTI12_PF 2824,170015
#define AFIO_EXTICR4_EXTI12_PG 2825,170110
#define AFIO_EXTICR4_EXTI13_PA 2828,170235
#define AFIO_EXTICR4_EXTI13_PB 2829,170330
#define AFIO_EXTICR4_EXTI13_PC 2830,170425
#define AFIO_EXTICR4_EXTI13_PD 2831,170520
#define AFIO_EXTICR4_EXTI13_PE 2832,170615
#define AFIO_EXTICR4_EXTI13_PF 2833,170710
#define AFIO_EXTICR4_EXTI13_PG 2834,170805
#define AFIO_EXTICR4_EXTI14_PA 2837,170934
#define AFIO_EXTICR4_EXTI14_PB 2838,171029
#define AFIO_EXTICR4_EXTI14_PC 2839,171124
#define AFIO_EXTICR4_EXTI14_PD 2840,171219
#define AFIO_EXTICR4_EXTI14_PE 2841,171314
#define AFIO_EXTICR4_EXTI14_PF 2842,171409
#define AFIO_EXTICR4_EXTI14_PG 2843,171504
#define AFIO_EXTICR4_EXTI15_PA 2846,171631
#define AFIO_EXTICR4_EXTI15_PB 2847,171726
#define AFIO_EXTICR4_EXTI15_PC 2848,171821
#define AFIO_EXTICR4_EXTI15_PD 2849,171916
#define AFIO_EXTICR4_EXTI15_PE 2850,172011
#define AFIO_EXTICR4_EXTI15_PF 2851,172106
#define AFIO_EXTICR4_EXTI15_PG 2852,172201
#define AFIO_MAPR2_TIM15_REMAP 2856,172469
#define AFIO_MAPR2_TIM16_REMAP 2857,172569
#define AFIO_MAPR2_TIM17_REMAP 2858,172669
#define AFIO_MAPR2_CEC_REMAP 2859,172769
#define AFIO_MAPR2_TIM1_DMA_REMAP 2860,172867
#define AFIO_MAPR2_TIM13_REMAP 2864,173004
#define AFIO_MAPR2_TIM14_REMAP 2865,173104
#define AFIO_MAPR2_FSMC_NADV_REMAP 2866,173204
#define AFIO_MAPR2_TIM67_DAC_DMA_REMAP 2867,173308
#define AFIO_MAPR2_TIM12_REMAP 2868,173424
#define AFIO_MAPR2_MISC_REMAP 2869,173524
#define AFIO_MAPR2_TIM9_REMAP 2874,173746
#define AFIO_MAPR2_TIM10_REMAP 2875,173845
#define AFIO_MAPR2_TIM11_REMAP 2876,173945
#define AFIO_MAPR2_TIM13_REMAP 2877,174045
#define AFIO_MAPR2_TIM14_REMAP 2878,174145
#define AFIO_MAPR2_FSMC_NADV_REMAP 2879,174245
#define  SysTick_CTRL_ENABLE 2889,174853
#define  SysTick_CTRL_TICKINT 2890,174952
#define  SysTick_CTRL_CLKSOURCE 2891,175081
#define  SysTick_CTRL_COUNTFLAG 2892,175178
#define  SysTick_LOAD_RELOAD 2895,175357
#define  SysTick_VAL_CURRENT 2898,175606
#define  SysTick_CALIB_TENMS 2901,175825
#define  SysTick_CALIB_SKEW 2902,175945
#define  SysTick_CALIB_NOREF 2903,176068
#define  NVIC_ISER_SETENA 2912,176684
#define  NVIC_ISER_SETENA_0 2913,176794
#define  NVIC_ISER_SETENA_1 2914,176884
#define  NVIC_ISER_SETENA_2 2915,176974
#define  NVIC_ISER_SETENA_3 2916,177064
#define  NVIC_ISER_SETENA_4 2917,177154
#define  NVIC_ISER_SETENA_5 2918,177244
#define  NVIC_ISER_SETENA_6 2919,177334
#define  NVIC_ISER_SETENA_7 2920,177424
#define  NVIC_ISER_SETENA_8 2921,177514
#define  NVIC_ISER_SETENA_9 2922,177604
#define  NVIC_ISER_SETENA_10 2923,177694
#define  NVIC_ISER_SETENA_11 2924,177785
#define  NVIC_ISER_SETENA_12 2925,177876
#define  NVIC_ISER_SETENA_13 2926,177967
#define  NVIC_ISER_SETENA_14 2927,178058
#define  NVIC_ISER_SETENA_15 2928,178149
#define  NVIC_ISER_SETENA_16 2929,178240
#define  NVIC_ISER_SETENA_17 2930,178331
#define  NVIC_ISER_SETENA_18 2931,178422
#define  NVIC_ISER_SETENA_19 2932,178513
#define  NVIC_ISER_SETENA_20 2933,178604
#define  NVIC_ISER_SETENA_21 2934,178695
#define  NVIC_ISER_SETENA_22 2935,178786
#define  NVIC_ISER_SETENA_23 2936,178877
#define  NVIC_ISER_SETENA_24 2937,178968
#define  NVIC_ISER_SETENA_25 2938,179059
#define  NVIC_ISER_SETENA_26 2939,179150
#define  NVIC_ISER_SETENA_27 2940,179241
#define  NVIC_ISER_SETENA_28 2941,179332
#define  NVIC_ISER_SETENA_29 2942,179423
#define  NVIC_ISER_SETENA_30 2943,179514
#define  NVIC_ISER_SETENA_31 2944,179605
#define  NVIC_ICER_CLRENA 2947,179780
#define  NVIC_ICER_CLRENA_0 2948,179891
#define  NVIC_ICER_CLRENA_1 2949,179981
#define  NVIC_ICER_CLRENA_2 2950,180071
#define  NVIC_ICER_CLRENA_3 2951,180161
#define  NVIC_ICER_CLRENA_4 2952,180251
#define  NVIC_ICER_CLRENA_5 2953,180341
#define  NVIC_ICER_CLRENA_6 2954,180431
#define  NVIC_ICER_CLRENA_7 2955,180521
#define  NVIC_ICER_CLRENA_8 2956,180611
#define  NVIC_ICER_CLRENA_9 2957,180701
#define  NVIC_ICER_CLRENA_10 2958,180791
#define  NVIC_ICER_CLRENA_11 2959,180882
#define  NVIC_ICER_CLRENA_12 2960,180973
#define  NVIC_ICER_CLRENA_13 2961,181064
#define  NVIC_ICER_CLRENA_14 2962,181155
#define  NVIC_ICER_CLRENA_15 2963,181246
#define  NVIC_ICER_CLRENA_16 2964,181337
#define  NVIC_ICER_CLRENA_17 2965,181428
#define  NVIC_ICER_CLRENA_18 2966,181519
#define  NVIC_ICER_CLRENA_19 2967,181610
#define  NVIC_ICER_CLRENA_20 2968,181701
#define  NVIC_ICER_CLRENA_21 2969,181792
#define  NVIC_ICER_CLRENA_22 2970,181883
#define  NVIC_ICER_CLRENA_23 2971,181974
#define  NVIC_ICER_CLRENA_24 2972,182065
#define  NVIC_ICER_CLRENA_25 2973,182156
#define  NVIC_ICER_CLRENA_26 2974,182247
#define  NVIC_ICER_CLRENA_27 2975,182338
#define  NVIC_ICER_CLRENA_28 2976,182429
#define  NVIC_ICER_CLRENA_29 2977,182520
#define  NVIC_ICER_CLRENA_30 2978,182611
#define  NVIC_ICER_CLRENA_31 2979,182702
#define  NVIC_ISPR_SETPEND 2982,182877
#define  NVIC_ISPR_SETPEND_0 2983,182988
#define  NVIC_ISPR_SETPEND_1 2984,183078
#define  NVIC_ISPR_SETPEND_2 2985,183168
#define  NVIC_ISPR_SETPEND_3 2986,183258
#define  NVIC_ISPR_SETPEND_4 2987,183348
#define  NVIC_ISPR_SETPEND_5 2988,183438
#define  NVIC_ISPR_SETPEND_6 2989,183528
#define  NVIC_ISPR_SETPEND_7 2990,183618
#define  NVIC_ISPR_SETPEND_8 2991,183708
#define  NVIC_ISPR_SETPEND_9 2992,183798
#define  NVIC_ISPR_SETPEND_10 2993,183888
#define  NVIC_ISPR_SETPEND_11 2994,183979
#define  NVIC_ISPR_SETPEND_12 2995,184070
#define  NVIC_ISPR_SETPEND_13 2996,184161
#define  NVIC_ISPR_SETPEND_14 2997,184252
#define  NVIC_ISPR_SETPEND_15 2998,184343
#define  NVIC_ISPR_SETPEND_16 2999,184434
#define  NVIC_ISPR_SETPEND_17 3000,184525
#define  NVIC_ISPR_SETPEND_18 3001,184616
#define  NVIC_ISPR_SETPEND_19 3002,184707
#define  NVIC_ISPR_SETPEND_20 3003,184798
#define  NVIC_ISPR_SETPEND_21 3004,184889
#define  NVIC_ISPR_SETPEND_22 3005,184980
#define  NVIC_ISPR_SETPEND_23 3006,185071
#define  NVIC_ISPR_SETPEND_24 3007,185162
#define  NVIC_ISPR_SETPEND_25 3008,185253
#define  NVIC_ISPR_SETPEND_26 3009,185344
#define  NVIC_ISPR_SETPEND_27 3010,185435
#define  NVIC_ISPR_SETPEND_28 3011,185526
#define  NVIC_ISPR_SETPEND_29 3012,185617
#define  NVIC_ISPR_SETPEND_30 3013,185708
#define  NVIC_ISPR_SETPEND_31 3014,185799
#define  NVIC_ICPR_CLRPEND 3017,185974
#define  NVIC_ICPR_CLRPEND_0 3018,186087
#define  NVIC_ICPR_CLRPEND_1 3019,186177
#define  NVIC_ICPR_CLRPEND_2 3020,186267
#define  NVIC_ICPR_CLRPEND_3 3021,186357
#define  NVIC_ICPR_CLRPEND_4 3022,186447
#define  NVIC_ICPR_CLRPEND_5 3023,186537
#define  NVIC_ICPR_CLRPEND_6 3024,186627
#define  NVIC_ICPR_CLRPEND_7 3025,186717
#define  NVIC_ICPR_CLRPEND_8 3026,186807
#define  NVIC_ICPR_CLRPEND_9 3027,186897
#define  NVIC_ICPR_CLRPEND_10 3028,186987
#define  NVIC_ICPR_CLRPEND_11 3029,187078
#define  NVIC_ICPR_CLRPEND_12 3030,187169
#define  NVIC_ICPR_CLRPEND_13 3031,187260
#define  NVIC_ICPR_CLRPEND_14 3032,187351
#define  NVIC_ICPR_CLRPEND_15 3033,187442
#define  NVIC_ICPR_CLRPEND_16 3034,187533
#define  NVIC_ICPR_CLRPEND_17 3035,187624
#define  NVIC_ICPR_CLRPEND_18 3036,187715
#define  NVIC_ICPR_CLRPEND_19 3037,187806
#define  NVIC_ICPR_CLRPEND_20 3038,187897
#define  NVIC_ICPR_CLRPEND_21 3039,187988
#define  NVIC_ICPR_CLRPEND_22 3040,188079
#define  NVIC_ICPR_CLRPEND_23 3041,188170
#define  NVIC_ICPR_CLRPEND_24 3042,188261
#define  NVIC_ICPR_CLRPEND_25 3043,188352
#define  NVIC_ICPR_CLRPEND_26 3044,188443
#define  NVIC_ICPR_CLRPEND_27 3045,188534
#define  NVIC_ICPR_CLRPEND_28 3046,188625
#define  NVIC_ICPR_CLRPEND_29 3047,188716
#define  NVIC_ICPR_CLRPEND_30 3048,188807
#define  NVIC_ICPR_CLRPEND_31 3049,188898
#define  NVIC_IABR_ACTIVE 3052,189073
#define  NVIC_IABR_ACTIVE_0 3053,189180
#define  NVIC_IABR_ACTIVE_1 3054,189270
#define  NVIC_IABR_ACTIVE_2 3055,189360
#define  NVIC_IABR_ACTIVE_3 3056,189450
#define  NVIC_IABR_ACTIVE_4 3057,189540
#define  NVIC_IABR_ACTIVE_5 3058,189630
#define  NVIC_IABR_ACTIVE_6 3059,189720
#define  NVIC_IABR_ACTIVE_7 3060,189810
#define  NVIC_IABR_ACTIVE_8 3061,189900
#define  NVIC_IABR_ACTIVE_9 3062,189990
#define  NVIC_IABR_ACTIVE_10 3063,190080
#define  NVIC_IABR_ACTIVE_11 3064,190171
#define  NVIC_IABR_ACTIVE_12 3065,190262
#define  NVIC_IABR_ACTIVE_13 3066,190353
#define  NVIC_IABR_ACTIVE_14 3067,190444
#define  NVIC_IABR_ACTIVE_15 3068,190535
#define  NVIC_IABR_ACTIVE_16 3069,190626
#define  NVIC_IABR_ACTIVE_17 3070,190717
#define  NVIC_IABR_ACTIVE_18 3071,190808
#define  NVIC_IABR_ACTIVE_19 3072,190899
#define  NVIC_IABR_ACTIVE_20 3073,190990
#define  NVIC_IABR_ACTIVE_21 3074,191081
#define  NVIC_IABR_ACTIVE_22 3075,191172
#define  NVIC_IABR_ACTIVE_23 3076,191263
#define  NVIC_IABR_ACTIVE_24 3077,191354
#define  NVIC_IABR_ACTIVE_25 3078,191445
#define  NVIC_IABR_ACTIVE_26 3079,191536
#define  NVIC_IABR_ACTIVE_27 3080,191627
#define  NVIC_IABR_ACTIVE_28 3081,191718
#define  NVIC_IABR_ACTIVE_29 3082,191809
#define  NVIC_IABR_ACTIVE_30 3083,191900
#define  NVIC_IABR_ACTIVE_31 3084,191991
#define  NVIC_IPR0_PRI_0 3087,192166
#define  NVIC_IPR0_PRI_1 3088,192274
#define  NVIC_IPR0_PRI_2 3089,192382
#define  NVIC_IPR0_PRI_3 3090,192490
#define  NVIC_IPR1_PRI_4 3093,192682
#define  NVIC_IPR1_PRI_5 3094,192790
#define  NVIC_IPR1_PRI_6 3095,192898
#define  NVIC_IPR1_PRI_7 3096,193006
#define  NVIC_IPR2_PRI_8 3099,193198
#define  NVIC_IPR2_PRI_9 3100,193306
#define  NVIC_IPR2_PRI_10 3101,193414
#define  NVIC_IPR2_PRI_11 3102,193523
#define  NVIC_IPR3_PRI_12 3105,193716
#define  NVIC_IPR3_PRI_13 3106,193825
#define  NVIC_IPR3_PRI_14 3107,193934
#define  NVIC_IPR3_PRI_15 3108,194043
#define  NVIC_IPR4_PRI_16 3111,194236
#define  NVIC_IPR4_PRI_17 3112,194345
#define  NVIC_IPR4_PRI_18 3113,194454
#define  NVIC_IPR4_PRI_19 3114,194563
#define  NVIC_IPR5_PRI_20 3117,194756
#define  NVIC_IPR5_PRI_21 3118,194865
#define  NVIC_IPR5_PRI_22 3119,194974
#define  NVIC_IPR5_PRI_23 3120,195083
#define  NVIC_IPR6_PRI_24 3123,195276
#define  NVIC_IPR6_PRI_25 3124,195385
#define  NVIC_IPR6_PRI_26 3125,195494
#define  NVIC_IPR6_PRI_27 3126,195603
#define  NVIC_IPR7_PRI_28 3129,195796
#define  NVIC_IPR7_PRI_29 3130,195905
#define  NVIC_IPR7_PRI_30 3131,196014
#define  NVIC_IPR7_PRI_31 3132,196123
#define  SCB_CPUID_REVISION 3135,196316
#define  SCB_CPUID_PARTNO 3136,196439
#define  SCB_CPUID_Constant 3137,196557
#define  SCB_CPUID_VARIANT 3138,196655
#define  SCB_CPUID_IMPLEMENTER 3139,196777
#define  SCB_ICSR_VECTACTIVE 3142,196975
#define  SCB_ICSR_RETTOBASE 3143,197083
#define  SCB_ICSR_VECTPENDING 3144,197243
#define  SCB_ICSR_ISRPENDING 3145,197352
#define  SCB_ICSR_ISRPREEMPT 3146,197459
#define  SCB_ICSR_PENDSTCLR 3147,197622
#define  SCB_ICSR_PENDSTSET 3148,197732
#define  SCB_ICSR_PENDSVCLR 3149,197840
#define  SCB_ICSR_PENDSVSET 3150,197949
#define  SCB_ICSR_NMIPENDSET 3151,198056
#define  SCB_VTOR_TBLOFF 3154,198244
#define  SCB_VTOR_TBLBASE 3155,198359
#define  SCB_AIRCR_VECTRESET 3158,198561
#define  SCB_AIRCR_VECTCLRACTIVE 3159,198662
#define  SCB_AIRCR_SYSRESETREQ 3160,198770
#define  SCB_AIRCR_PRIGROUP 3162,198904
#define  SCB_AIRCR_PRIGROUP_0 3163,199024
#define  SCB_AIRCR_PRIGROUP_1 3164,199114
#define  SCB_AIRCR_PRIGROUP_2 3165,199204
#define  SCB_AIRCR_PRIGROUP0 3168,199332
#define  SCB_AIRCR_PRIGROUP1 3169,199488
#define  SCB_AIRCR_PRIGROUP2 3170,199645
#define  SCB_AIRCR_PRIGROUP3 3171,199802
#define  SCB_AIRCR_PRIGROUP4 3172,199959
#define  SCB_AIRCR_PRIGROUP5 3173,200116
#define  SCB_AIRCR_PRIGROUP6 3174,200273
#define  SCB_AIRCR_PRIGROUP7 3175,200429
#define  SCB_AIRCR_ENDIANESS 3177,200581
#define  SCB_AIRCR_VECTKEY 3178,200685
#define  SCB_SCR_SLEEPONEXIT 3181,200908
#define  SCB_SCR_SLEEPDEEP 3182,201010
#define  SCB_SCR_SEVONPEND 3183,201109
#define  SCB_CCR_NONBASETHRDENA 3186,201294
#define  SCB_CCR_USERSETMPEND 3187,201463
#define  SCB_CCR_UNALIGN_TRP 3188,201649
#define  SCB_CCR_DIV_0_TRP 3189,201759
#define  SCB_CCR_BFHFNMIGN 3190,201863
#define  SCB_CCR_STKALIGN 3191,201986
#define  SCB_SHPR_PRI_N 3194,202242
#define  SCB_SHPR_PRI_N1 3195,202405
#define  SCB_SHPR_PRI_N2 3196,202562
#define  SCB_SHPR_PRI_N3 3197,202720
#define  SCB_SHCSR_MEMFAULTACT 3200,202958
#define  SCB_SHCSR_BUSFAULTACT 3201,203062
#define  SCB_SHCSR_USGFAULTACT 3202,203165
#define  SCB_SHCSR_SVCALLACT 3203,203270
#define  SCB_SHCSR_MONITORACT 3204,203371
#define  SCB_SHCSR_PENDSVACT 3205,203473
#define  SCB_SHCSR_SYSTICKACT 3206,203574
#define  SCB_SHCSR_USGFAULTPENDED 3207,203676
#define  SCB_SHCSR_MEMFAULTPENDED 3208,203782
#define  SCB_SHCSR_BUSFAULTPENDED 3209,203886
#define  SCB_SHCSR_SVCALLPENDED 3210,203990
#define  SCB_SHCSR_MEMFAULTENA 3211,204091
#define  SCB_SHCSR_BUSFAULTENA 3212,204192
#define  SCB_SHCSR_USGFAULTENA 3213,204293
#define  SCB_CFSR_IACCVIOL 3217,204493
#define  SCB_CFSR_DACCVIOL 3218,204606
#define  SCB_CFSR_MUNSTKERR 3219,204712
#define  SCB_CFSR_MSTKERR 3220,204813
#define  SCB_CFSR_MMARVALID 3221,204912
#define  SCB_CFSR_IBUSERR 3223,205060
#define  SCB_CFSR_PRECISERR 3224,205171
#define  SCB_CFSR_IMPRECISERR 3225,205278
#define  SCB_CFSR_UNSTKERR 3226,205387
#define  SCB_CFSR_STKERR 3227,205488
#define  SCB_CFSR_BFARVALID 3228,205587
#define  SCB_CFSR_UNDEFINSTR 3230,205731
#define  SCB_CFSR_INVSTATE 3231,205873
#define  SCB_CFSR_INVPC 3232,206001
#define  SCB_CFSR_NOCP 3233,206130
#define  SCB_CFSR_UNALIGNED 3234,206255
#define  SCB_CFSR_DIVBYZERO 3235,206412
#define  SCB_HFSR_VECTTBL 3238,206650
#define  SCB_HFSR_FORCED 3239,206800
#define  SCB_HFSR_DEBUGEVT 3240,206964
#define  SCB_DFSR_HALTED 3243,207155
#define  SCB_DFSR_BKPT 3244,207257
#define  SCB_DFSR_DWTTRAP 3245,207351
#define  SCB_DFSR_VCATCH 3246,207472
#define  SCB_DFSR_EXTERNAL 3247,207574
#define  SCB_MMFAR_ADDRESS 3250,207770
#define  SCB_BFAR_ADDRESS 3253,207969
#define  SCB_AFSR_IMPDEF 3256,208161
#define  EXTI_IMR_MR0 3265,208764
#define  EXTI_IMR_MR1 3266,208873
#define  EXTI_IMR_MR2 3267,208982
#define  EXTI_IMR_MR3 3268,209091
#define  EXTI_IMR_MR4 3269,209200
#define  EXTI_IMR_MR5 3270,209309
#define  EXTI_IMR_MR6 3271,209418
#define  EXTI_IMR_MR7 3272,209527
#define  EXTI_IMR_MR8 3273,209636
#define  EXTI_IMR_MR9 3274,209745
#define  EXTI_IMR_MR10 3275,209854
#define  EXTI_IMR_MR11 3276,209964
#define  EXTI_IMR_MR12 3277,210074
#define  EXTI_IMR_MR13 3278,210184
#define  EXTI_IMR_MR14 3279,210294
#define  EXTI_IMR_MR15 3280,210404
#define  EXTI_IMR_MR16 3281,210514
#define  EXTI_IMR_MR17 3282,210624
#define  EXTI_IMR_MR18 3283,210734
#define  EXTI_IMR_MR19 3284,210844
#define  EXTI_EMR_MR0 3287,211038
#define  EXTI_EMR_MR1 3288,211143
#define  EXTI_EMR_MR2 3289,211248
#define  EXTI_EMR_MR3 3290,211353
#define  EXTI_EMR_MR4 3291,211458
#define  EXTI_EMR_MR5 3292,211563
#define  EXTI_EMR_MR6 3293,211668
#define  EXTI_EMR_MR7 3294,211773
#define  EXTI_EMR_MR8 3295,211878
#define  EXTI_EMR_MR9 3296,211983
#define  EXTI_EMR_MR10 3297,212088
#define  EXTI_EMR_MR11 3298,212194
#define  EXTI_EMR_MR12 3299,212300
#define  EXTI_EMR_MR13 3300,212406
#define  EXTI_EMR_MR14 3301,212512
#define  EXTI_EMR_MR15 3302,212618
#define  EXTI_EMR_MR16 3303,212724
#define  EXTI_EMR_MR17 3304,212830
#define  EXTI_EMR_MR18 3305,212936
#define  EXTI_EMR_MR19 3306,213042
#define  EXTI_RTSR_TR0 3309,213232
#define  EXTI_RTSR_TR1 3310,213365
#define  EXTI_RTSR_TR2 3311,213498
#define  EXTI_RTSR_TR3 3312,213631
#define  EXTI_RTSR_TR4 3313,213764
#define  EXTI_RTSR_TR5 3314,213897
#define  EXTI_RTSR_TR6 3315,214030
#define  EXTI_RTSR_TR7 3316,214163
#define  EXTI_RTSR_TR8 3317,214296
#define  EXTI_RTSR_TR9 3318,214429
#define  EXTI_RTSR_TR10 3319,214562
#define  EXTI_RTSR_TR11 3320,214696
#define  EXTI_RTSR_TR12 3321,214830
#define  EXTI_RTSR_TR13 3322,214964
#define  EXTI_RTSR_TR14 3323,215098
#define  EXTI_RTSR_TR15 3324,215232
#define  EXTI_RTSR_TR16 3325,215366
#define  EXTI_RTSR_TR17 3326,215500
#define  EXTI_RTSR_TR18 3327,215634
#define  EXTI_RTSR_TR19 3328,215768
#define  EXTI_FTSR_TR0 3331,215986
#define  EXTI_FTSR_TR1 3332,216120
#define  EXTI_FTSR_TR2 3333,216254
#define  EXTI_FTSR_TR3 3334,216388
#define  EXTI_FTSR_TR4 3335,216522
#define  EXTI_FTSR_TR5 3336,216656
#define  EXTI_FTSR_TR6 3337,216790
#define  EXTI_FTSR_TR7 3338,216924
#define  EXTI_FTSR_TR8 3339,217058
#define  EXTI_FTSR_TR9 3340,217192
#define  EXTI_FTSR_TR10 3341,217326
#define  EXTI_FTSR_TR11 3342,217461
#define  EXTI_FTSR_TR12 3343,217596
#define  EXTI_FTSR_TR13 3344,217731
#define  EXTI_FTSR_TR14 3345,217866
#define  EXTI_FTSR_TR15 3346,218001
#define  EXTI_FTSR_TR16 3347,218136
#define  EXTI_FTSR_TR17 3348,218271
#define  EXTI_FTSR_TR18 3349,218406
#define  EXTI_FTSR_TR19 3350,218541
#define  EXTI_SWIER_SWIER0 3353,218760
#define  EXTI_SWIER_SWIER1 3354,218873
#define  EXTI_SWIER_SWIER2 3355,218986
#define  EXTI_SWIER_SWIER3 3356,219099
#define  EXTI_SWIER_SWIER4 3357,219212
#define  EXTI_SWIER_SWIER5 3358,219325
#define  EXTI_SWIER_SWIER6 3359,219438
#define  EXTI_SWIER_SWIER7 3360,219551
#define  EXTI_SWIER_SWIER8 3361,219664
#define  EXTI_SWIER_SWIER9 3362,219777
#define  EXTI_SWIER_SWIER10 3363,219890
#define  EXTI_SWIER_SWIER11 3364,220004
#define  EXTI_SWIER_SWIER12 3365,220118
#define  EXTI_SWIER_SWIER13 3366,220232
#define  EXTI_SWIER_SWIER14 3367,220346
#define  EXTI_SWIER_SWIER15 3368,220460
#define  EXTI_SWIER_SWIER16 3369,220574
#define  EXTI_SWIER_SWIER17 3370,220688
#define  EXTI_SWIER_SWIER18 3371,220802
#define  EXTI_SWIER_SWIER19 3372,220916
#define  EXTI_PR_PR0 3375,221114
#define  EXTI_PR_PR1 3376,221221
#define  EXTI_PR_PR2 3377,221328
#define  EXTI_PR_PR3 3378,221435
#define  EXTI_PR_PR4 3379,221542
#define  EXTI_PR_PR5 3380,221649
#define  EXTI_PR_PR6 3381,221756
#define  EXTI_PR_PR7 3382,221863
#define  EXTI_PR_PR8 3383,221970
#define  EXTI_PR_PR9 3384,222077
#define  EXTI_PR_PR10 3385,222184
#define  EXTI_PR_PR11 3386,222292
#define  EXTI_PR_PR12 3387,222400
#define  EXTI_PR_PR13 3388,222508
#define  EXTI_PR_PR14 3389,222616
#define  EXTI_PR_PR15 3390,222724
#define  EXTI_PR_PR16 3391,222832
#define  EXTI_PR_PR17 3392,222940
#define  EXTI_PR_PR18 3393,223048
#define  EXTI_PR_PR19 3394,223156
#define  DMA_ISR_GIF1 3403,223760
#define  DMA_ISR_TCIF1 3404,223876
#define  DMA_ISR_HTIF1 3405,223993
#define  DMA_ISR_TEIF1 3406,224106
#define  DMA_ISR_GIF2 3407,224220
#define  DMA_ISR_TCIF2 3408,224336
#define  DMA_ISR_HTIF2 3409,224453
#define  DMA_ISR_TEIF2 3410,224566
#define  DMA_ISR_GIF3 3411,224680
#define  DMA_ISR_TCIF3 3412,224796
#define  DMA_ISR_HTIF3 3413,224913
#define  DMA_ISR_TEIF3 3414,225026
#define  DMA_ISR_GIF4 3415,225140
#define  DMA_ISR_TCIF4 3416,225256
#define  DMA_ISR_HTIF4 3417,225373
#define  DMA_ISR_TEIF4 3418,225486
#define  DMA_ISR_GIF5 3419,225600
#define  DMA_ISR_TCIF5 3420,225716
#define  DMA_ISR_HTIF5 3421,225833
#define  DMA_ISR_TEIF5 3422,225946
#define  DMA_ISR_GIF6 3423,226060
#define  DMA_ISR_TCIF6 3424,226176
#define  DMA_ISR_HTIF6 3425,226293
#define  DMA_ISR_TEIF6 3426,226406
#define  DMA_ISR_GIF7 3427,226520
#define  DMA_ISR_TCIF7 3428,226636
#define  DMA_ISR_HTIF7 3429,226753
#define  DMA_ISR_TEIF7 3430,226866
#define  DMA_IFCR_CGIF1 3433,227064
#define  DMA_IFCR_CTCIF1 3434,227181
#define  DMA_IFCR_CHTIF1 3435,227299
#define  DMA_IFCR_CTEIF1 3436,227413
#define  DMA_IFCR_CGIF2 3437,227528
#define  DMA_IFCR_CTCIF2 3438,227645
#define  DMA_IFCR_CHTIF2 3439,227763
#define  DMA_IFCR_CTEIF2 3440,227877
#define  DMA_IFCR_CGIF3 3441,227992
#define  DMA_IFCR_CTCIF3 3442,228109
#define  DMA_IFCR_CHTIF3 3443,228227
#define  DMA_IFCR_CTEIF3 3444,228341
#define  DMA_IFCR_CGIF4 3445,228456
#define  DMA_IFCR_CTCIF4 3446,228573
#define  DMA_IFCR_CHTIF4 3447,228691
#define  DMA_IFCR_CTEIF4 3448,228805
#define  DMA_IFCR_CGIF5 3449,228920
#define  DMA_IFCR_CTCIF5 3450,229037
#define  DMA_IFCR_CHTIF5 3451,229155
#define  DMA_IFCR_CTEIF5 3452,229269
#define  DMA_IFCR_CGIF6 3453,229384
#define  DMA_IFCR_CTCIF6 3454,229501
#define  DMA_IFCR_CHTIF6 3455,229619
#define  DMA_IFCR_CTEIF6 3456,229733
#define  DMA_IFCR_CGIF7 3457,229848
#define  DMA_IFCR_CTCIF7 3458,229965
#define  DMA_IFCR_CHTIF7 3459,230083
#define  DMA_IFCR_CTEIF7 3460,230197
#define  DMA_CCR1_EN 3463,230396
#define  DMA_CCR1_TCIE 3464,230494
#define  DMA_CCR1_HTIE 3465,230613
#define  DMA_CCR1_TEIE 3466,230728
#define  DMA_CCR1_DIR 3467,230844
#define  DMA_CCR1_CIRC 3468,230952
#define  DMA_CCR1_PINC 3469,231050
#define  DMA_CCR1_MINC 3470,231160
#define  DMA_CCR1_PSIZE 3472,231268
#define  DMA_CCR1_PSIZE_0 3473,231386
#define  DMA_CCR1_PSIZE_1 3474,231476
#define  DMA_CCR1_MSIZE 3476,231568
#define  DMA_CCR1_MSIZE_0 3477,231682
#define  DMA_CCR1_MSIZE_1 3478,231772
#define  DMA_CCR1_PL 3480,231864
#define  DMA_CCR1_PL_0 3481,231985
#define  DMA_CCR1_PL_1 3482,232075
#define  DMA_CCR1_MEM2MEM 3484,232167
#define  DMA_CCR2_EN 3487,232357
#define  DMA_CCR2_TCIE 3488,232456
#define  DMA_CCR2_HTIE 3489,232575
#define  DMA_CCR2_TEIE 3490,232690
#define  DMA_CCR2_DIR 3491,232806
#define  DMA_CCR2_CIRC 3492,232914
#define  DMA_CCR2_PINC 3493,233012
#define  DMA_CCR2_MINC 3494,233122
#define  DMA_CCR2_PSIZE 3496,233230
#define  DMA_CCR2_PSIZE_0 3497,233348
#define  DMA_CCR2_PSIZE_1 3498,233438
#define  DMA_CCR2_MSIZE 3500,233530
#define  DMA_CCR2_MSIZE_0 3501,233644
#define  DMA_CCR2_MSIZE_1 3502,233734
#define  DMA_CCR2_PL 3504,233826
#define  DMA_CCR2_PL_0 3505,233948
#define  DMA_CCR2_PL_1 3506,234038
#define  DMA_CCR2_MEM2MEM 3508,234130
#define  DMA_CCR3_EN 3511,234320
#define  DMA_CCR3_TCIE 3512,234419
#define  DMA_CCR3_HTIE 3513,234538
#define  DMA_CCR3_TEIE 3514,234653
#define  DMA_CCR3_DIR 3515,234769
#define  DMA_CCR3_CIRC 3516,234877
#define  DMA_CCR3_PINC 3517,234975
#define  DMA_CCR3_MINC 3518,235085
#define  DMA_CCR3_PSIZE 3520,235193
#define  DMA_CCR3_PSIZE_0 3521,235311
#define  DMA_CCR3_PSIZE_1 3522,235401
#define  DMA_CCR3_MSIZE 3524,235493
#define  DMA_CCR3_MSIZE_0 3525,235607
#define  DMA_CCR3_MSIZE_1 3526,235697
#define  DMA_CCR3_PL 3528,235789
#define  DMA_CCR3_PL_0 3529,235911
#define  DMA_CCR3_PL_1 3530,236001
#define  DMA_CCR3_MEM2MEM 3532,236093
#define  DMA_CCR4_EN 3535,236285
#define  DMA_CCR4_TCIE 3536,236384
#define  DMA_CCR4_HTIE 3537,236503
#define  DMA_CCR4_TEIE 3538,236618
#define  DMA_CCR4_DIR 3539,236734
#define  DMA_CCR4_CIRC 3540,236842
#define  DMA_CCR4_PINC 3541,236940
#define  DMA_CCR4_MINC 3542,237050
#define  DMA_CCR4_PSIZE 3544,237158
#define  DMA_CCR4_PSIZE_0 3545,237276
#define  DMA_CCR4_PSIZE_1 3546,237366
#define  DMA_CCR4_MSIZE 3548,237458
#define  DMA_CCR4_MSIZE_0 3549,237572
#define  DMA_CCR4_MSIZE_1 3550,237662
#define  DMA_CCR4_PL 3552,237754
#define  DMA_CCR4_PL_0 3553,237876
#define  DMA_CCR4_PL_1 3554,237966
#define  DMA_CCR4_MEM2MEM 3556,238058
#define  DMA_CCR5_EN 3559,238247
#define  DMA_CCR5_TCIE 3560,238346
#define  DMA_CCR5_HTIE 3561,238465
#define  DMA_CCR5_TEIE 3562,238580
#define  DMA_CCR5_DIR 3563,238696
#define  DMA_CCR5_CIRC 3564,238804
#define  DMA_CCR5_PINC 3565,238902
#define  DMA_CCR5_MINC 3566,239012
#define  DMA_CCR5_PSIZE 3568,239120
#define  DMA_CCR5_PSIZE_0 3569,239238
#define  DMA_CCR5_PSIZE_1 3570,239328
#define  DMA_CCR5_MSIZE 3572,239420
#define  DMA_CCR5_MSIZE_0 3573,239534
#define  DMA_CCR5_MSIZE_1 3574,239624
#define  DMA_CCR5_PL 3576,239716
#define  DMA_CCR5_PL_0 3577,239838
#define  DMA_CCR5_PL_1 3578,239928
#define  DMA_CCR5_MEM2MEM 3580,240020
#define  DMA_CCR6_EN 3583,240217
#define  DMA_CCR6_TCIE 3584,240316
#define  DMA_CCR6_HTIE 3585,240435
#define  DMA_CCR6_TEIE 3586,240550
#define  DMA_CCR6_DIR 3587,240666
#define  DMA_CCR6_CIRC 3588,240774
#define  DMA_CCR6_PINC 3589,240872
#define  DMA_CCR6_MINC 3590,240982
#define  DMA_CCR6_PSIZE 3592,241090
#define  DMA_CCR6_PSIZE_0 3593,241208
#define  DMA_CCR6_PSIZE_1 3594,241298
#define  DMA_CCR6_MSIZE 3596,241390
#define  DMA_CCR6_MSIZE_0 3597,241504
#define  DMA_CCR6_MSIZE_1 3598,241594
#define  DMA_CCR6_PL 3600,241686
#define  DMA_CCR6_PL_0 3601,241808
#define  DMA_CCR6_PL_1 3602,241898
#define  DMA_CCR6_MEM2MEM 3604,241990
#define  DMA_CCR7_EN 3607,242180
#define  DMA_CCR7_TCIE 3608,242279
#define  DMA_CCR7_HTIE 3609,242398
#define  DMA_CCR7_TEIE 3610,242513
#define  DMA_CCR7_DIR 3611,242629
#define  DMA_CCR7_CIRC 3612,242737
#define  DMA_CCR7_PINC 3613,242835
#define  DMA_CCR7_MINC 3614,242945
#define  DMA_CCR7_PSIZE 3616,243053
#define  DMA_CCR7_PSIZE_0 3617,243171
#define  DMA_CCR7_PSIZE_1 3618,243261
#define  DMA_CCR7_MSIZE 3620,243353
#define  DMA_CCR7_MSIZE_0 3621,243467
#define  DMA_CCR7_MSIZE_1 3622,243557
#define  DMA_CCR7_PL 3624,243649
#define  DMA_CCR7_PL_0 3625,243771
#define  DMA_CCR7_PL_1 3626,243861
#define  DMA_CCR7_MEM2MEM 3628,243953
#define  DMA_CNDTR1_NDT 3631,244150
#define  DMA_CNDTR2_NDT 3634,244345
#define  DMA_CNDTR3_NDT 3637,244540
#define  DMA_CNDTR4_NDT 3640,244735
#define  DMA_CNDTR5_NDT 3643,244930
#define  DMA_CNDTR6_NDT 3646,245125
#define  DMA_CNDTR7_NDT 3649,245320
#define  DMA_CPAR1_PA 3652,245515
#define  DMA_CPAR2_PA 3655,245702
#define  DMA_CPAR3_PA 3658,245889
#define  DMA_CPAR4_PA 3662,246078
#define  DMA_CPAR5_PA 3665,246265
#define  DMA_CPAR6_PA 3668,246452
#define  DMA_CPAR7_PA 3672,246641
#define  DMA_CMAR1_MA 3675,246828
#define  DMA_CMAR2_MA 3678,247011
#define  DMA_CMAR3_MA 3681,247194
#define  DMA_CMAR4_MA 3685,247379
#define  DMA_CMAR5_MA 3688,247562
#define  DMA_CMAR6_MA 3691,247745
#define  DMA_CMAR7_MA 3694,247928
#define  ADC_SR_AWD 3703,248523
#define  ADC_SR_EOC 3704,248628
#define  ADC_SR_JEOC 3705,248730
#define  ADC_SR_JSTRT 3706,248849
#define  ADC_SR_STRT 3707,248961
#define  ADC_CR1_AWDCH 3710,249156
#define  ADC_CR1_AWDCH_0 3711,249294
#define  ADC_CR1_AWDCH_1 3712,249384
#define  ADC_CR1_AWDCH_2 3713,249474
#define  ADC_CR1_AWDCH_3 3714,249564
#define  ADC_CR1_AWDCH_4 3715,249654
#define  ADC_CR1_EOCIE 3717,249746
#define  ADC_CR1_AWDIE 3718,249855
#define  ADC_CR1_JEOCIE 3719,249972
#define  ADC_CR1_SCAN 3720,250095
#define  ADC_CR1_AWDSGL 3721,250189
#define  ADC_CR1_JAUTO 3722,250326
#define  ADC_CR1_DISCEN 3723,250446
#define  ADC_CR1_JDISCEN 3724,250569
#define  ADC_CR1_DISCNUM 3726,250695
#define  ADC_CR1_DISCNUM_0 3727,250832
#define  ADC_CR1_DISCNUM_1 3728,250922
#define  ADC_CR1_DISCNUM_2 3729,251012
#define  ADC_CR1_DUALMOD 3731,251104
#define  ADC_CR1_DUALMOD_0 3732,251228
#define  ADC_CR1_DUALMOD_1 3733,251318
#define  ADC_CR1_DUALMOD_2 3734,251408
#define  ADC_CR1_DUALMOD_3 3735,251498
#define  ADC_CR1_JAWDEN 3737,251590
#define  ADC_CR1_AWDEN 3738,251718
#define  ADC_CR2_ADON 3742,251933
#define  ADC_CR2_CONT 3743,252040
#define  ADC_CR2_CAL 3744,252146
#define  ADC_CR2_RSTCAL 3745,252246
#define  ADC_CR2_DMA 3746,252348
#define  ADC_CR2_ALIGN 3747,252458
#define  ADC_CR2_JEXTSEL 3749,252559
#define  ADC_CR2_JEXTSEL_0 3750,252704
#define  ADC_CR2_JEXTSEL_1 3751,252794
#define  ADC_CR2_JEXTSEL_2 3752,252884
#define  ADC_CR2_JEXTTRIG 3754,252976
#define  ADC_CR2_EXTSEL 3756,253117
#define  ADC_CR2_EXTSEL_0 3757,253260
#define  ADC_CR2_EXTSEL_1 3758,253350
#define  ADC_CR2_EXTSEL_2 3759,253440
#define  ADC_CR2_EXTTRIG 3761,253532
#define  ADC_CR2_JSWSTART 3762,253670
#define  ADC_CR2_SWSTART 3763,253792
#define  ADC_CR2_TSVREFE 3764,253913
#define  ADC_SMPR1_SMP10 3767,254119
#define  ADC_SMPR1_SMP10_0 3768,254254
#define  ADC_SMPR1_SMP10_1 3769,254344
#define  ADC_SMPR1_SMP10_2 3770,254434
#define  ADC_SMPR1_SMP11 3772,254526
#define  ADC_SMPR1_SMP11_0 3773,254661
#define  ADC_SMPR1_SMP11_1 3774,254751
#define  ADC_SMPR1_SMP11_2 3775,254841
#define  ADC_SMPR1_SMP12 3777,254933
#define  ADC_SMPR1_SMP12_0 3778,255068
#define  ADC_SMPR1_SMP12_1 3779,255158
#define  ADC_SMPR1_SMP12_2 3780,255248
#define  ADC_SMPR1_SMP13 3782,255340
#define  ADC_SMPR1_SMP13_0 3783,255475
#define  ADC_SMPR1_SMP13_1 3784,255565
#define  ADC_SMPR1_SMP13_2 3785,255655
#define  ADC_SMPR1_SMP14 3787,255747
#define  ADC_SMPR1_SMP14_0 3788,255882
#define  ADC_SMPR1_SMP14_1 3789,255972
#define  ADC_SMPR1_SMP14_2 3790,256062
#define  ADC_SMPR1_SMP15 3792,256154
#define  ADC_SMPR1_SMP15_0 3793,256289
#define  ADC_SMPR1_SMP15_1 3794,256379
#define  ADC_SMPR1_SMP15_2 3795,256469
#define  ADC_SMPR1_SMP16 3797,256561
#define  ADC_SMPR1_SMP16_0 3798,256696
#define  ADC_SMPR1_SMP16_1 3799,256786
#define  ADC_SMPR1_SMP16_2 3800,256876
#define  ADC_SMPR1_SMP17 3802,256968
#define  ADC_SMPR1_SMP17_0 3803,257103
#define  ADC_SMPR1_SMP17_1 3804,257193
#define  ADC_SMPR1_SMP17_2 3805,257283
#define  ADC_SMPR2_SMP0 3808,257457
#define  ADC_SMPR2_SMP0_0 3809,257590
#define  ADC_SMPR2_SMP0_1 3810,257680
#define  ADC_SMPR2_SMP0_2 3811,257770
#define  ADC_SMPR2_SMP1 3813,257862
#define  ADC_SMPR2_SMP1_0 3814,257995
#define  ADC_SMPR2_SMP1_1 3815,258085
#define  ADC_SMPR2_SMP1_2 3816,258175
#define  ADC_SMPR2_SMP2 3818,258267
#define  ADC_SMPR2_SMP2_0 3819,258400
#define  ADC_SMPR2_SMP2_1 3820,258490
#define  ADC_SMPR2_SMP2_2 3821,258580
#define  ADC_SMPR2_SMP3 3823,258672
#define  ADC_SMPR2_SMP3_0 3824,258805
#define  ADC_SMPR2_SMP3_1 3825,258895
#define  ADC_SMPR2_SMP3_2 3826,258985
#define  ADC_SMPR2_SMP4 3828,259077
#define  ADC_SMPR2_SMP4_0 3829,259210
#define  ADC_SMPR2_SMP4_1 3830,259300
#define  ADC_SMPR2_SMP4_2 3831,259390
#define  ADC_SMPR2_SMP5 3833,259482
#define  ADC_SMPR2_SMP5_0 3834,259615
#define  ADC_SMPR2_SMP5_1 3835,259705
#define  ADC_SMPR2_SMP5_2 3836,259795
#define  ADC_SMPR2_SMP6 3838,259887
#define  ADC_SMPR2_SMP6_0 3839,260020
#define  ADC_SMPR2_SMP6_1 3840,260110
#define  ADC_SMPR2_SMP6_2 3841,260200
#define  ADC_SMPR2_SMP7 3843,260292
#define  ADC_SMPR2_SMP7_0 3844,260425
#define  ADC_SMPR2_SMP7_1 3845,260515
#define  ADC_SMPR2_SMP7_2 3846,260605
#define  ADC_SMPR2_SMP8 3848,260697
#define  ADC_SMPR2_SMP8_0 3849,260830
#define  ADC_SMPR2_SMP8_1 3850,260920
#define  ADC_SMPR2_SMP8_2 3851,261010
#define  ADC_SMPR2_SMP9 3853,261102
#define  ADC_SMPR2_SMP9_0 3854,261235
#define  ADC_SMPR2_SMP9_1 3855,261325
#define  ADC_SMPR2_SMP9_2 3856,261415
#define  ADC_JOFR1_JOFFSET1 3859,261589
#define  ADC_JOFR2_JOFFSET2 3862,261792
#define  ADC_JOFR3_JOFFSET3 3865,261995
#define  ADC_JOFR4_JOFFSET4 3868,262198
#define  ADC_HTR_HT 3871,262401
#define  ADC_LTR_LT 3874,262600
#define  ADC_SQR1_SQ13 3877,262798
#define  ADC_SQR1_SQ13_0 3878,262935
#define  ADC_SQR1_SQ13_1 3879,263025
#define  ADC_SQR1_SQ13_2 3880,263115
#define  ADC_SQR1_SQ13_3 3881,263205
#define  ADC_SQR1_SQ13_4 3882,263295
#define  ADC_SQR1_SQ14 3884,263387
#define  ADC_SQR1_SQ14_0 3885,263524
#define  ADC_SQR1_SQ14_1 3886,263614
#define  ADC_SQR1_SQ14_2 3887,263704
#define  ADC_SQR1_SQ14_3 3888,263794
#define  ADC_SQR1_SQ14_4 3889,263884
#define  ADC_SQR1_SQ15 3891,263976
#define  ADC_SQR1_SQ15_0 3892,264113
#define  ADC_SQR1_SQ15_1 3893,264203
#define  ADC_SQR1_SQ15_2 3894,264293
#define  ADC_SQR1_SQ15_3 3895,264383
#define  ADC_SQR1_SQ15_4 3896,264473
#define  ADC_SQR1_SQ16 3898,264565
#define  ADC_SQR1_SQ16_0 3899,264702
#define  ADC_SQR1_SQ16_1 3900,264792
#define  ADC_SQR1_SQ16_2 3901,264882
#define  ADC_SQR1_SQ16_3 3902,264972
#define  ADC_SQR1_SQ16_4 3903,265062
#define  ADC_SQR1_L 3905,265154
#define  ADC_SQR1_L_0 3906,265284
#define  ADC_SQR1_L_1 3907,265374
#define  ADC_SQR1_L_2 3908,265464
#define  ADC_SQR1_L_3 3909,265554
#define  ADC_SQR2_SQ7 3912,265728
#define  ADC_SQR2_SQ7_0 3913,265863
#define  ADC_SQR2_SQ7_1 3914,265953
#define  ADC_SQR2_SQ7_2 3915,266043
#define  ADC_SQR2_SQ7_3 3916,266133
#define  ADC_SQR2_SQ7_4 3917,266223
#define  ADC_SQR2_SQ8 3919,266315
#define  ADC_SQR2_SQ8_0 3920,266450
#define  ADC_SQR2_SQ8_1 3921,266540
#define  ADC_SQR2_SQ8_2 3922,266630
#define  ADC_SQR2_SQ8_3 3923,266720
#define  ADC_SQR2_SQ8_4 3924,266810
#define  ADC_SQR2_SQ9 3926,266902
#define  ADC_SQR2_SQ9_0 3927,267037
#define  ADC_SQR2_SQ9_1 3928,267127
#define  ADC_SQR2_SQ9_2 3929,267217
#define  ADC_SQR2_SQ9_3 3930,267307
#define  ADC_SQR2_SQ9_4 3931,267397
#define  ADC_SQR2_SQ10 3933,267489
#define  ADC_SQR2_SQ10_0 3934,267626
#define  ADC_SQR2_SQ10_1 3935,267716
#define  ADC_SQR2_SQ10_2 3936,267806
#define  ADC_SQR2_SQ10_3 3937,267896
#define  ADC_SQR2_SQ10_4 3938,267986
#define  ADC_SQR2_SQ11 3940,268078
#define  ADC_SQR2_SQ11_0 3941,268215
#define  ADC_SQR2_SQ11_1 3942,268305
#define  ADC_SQR2_SQ11_2 3943,268395
#define  ADC_SQR2_SQ11_3 3944,268485
#define  ADC_SQR2_SQ11_4 3945,268575
#define  ADC_SQR2_SQ12 3947,268667
#define  ADC_SQR2_SQ12_0 3948,268804
#define  ADC_SQR2_SQ12_1 3949,268894
#define  ADC_SQR2_SQ12_2 3950,268984
#define  ADC_SQR2_SQ12_3 3951,269074
#define  ADC_SQR2_SQ12_4 3952,269164
#define  ADC_SQR3_SQ1 3955,269338
#define  ADC_SQR3_SQ1_0 3956,269473
#define  ADC_SQR3_SQ1_1 3957,269563
#define  ADC_SQR3_SQ1_2 3958,269653
#define  ADC_SQR3_SQ1_3 3959,269743
#define  ADC_SQR3_SQ1_4 3960,269833
#define  ADC_SQR3_SQ2 3962,269925
#define  ADC_SQR3_SQ2_0 3963,270060
#define  ADC_SQR3_SQ2_1 3964,270150
#define  ADC_SQR3_SQ2_2 3965,270240
#define  ADC_SQR3_SQ2_3 3966,270330
#define  ADC_SQR3_SQ2_4 3967,270420
#define  ADC_SQR3_SQ3 3969,270512
#define  ADC_SQR3_SQ3_0 3970,270647
#define  ADC_SQR3_SQ3_1 3971,270737
#define  ADC_SQR3_SQ3_2 3972,270827
#define  ADC_SQR3_SQ3_3 3973,270917
#define  ADC_SQR3_SQ3_4 3974,271007
#define  ADC_SQR3_SQ4 3976,271099
#define  ADC_SQR3_SQ4_0 3977,271234
#define  ADC_SQR3_SQ4_1 3978,271324
#define  ADC_SQR3_SQ4_2 3979,271414
#define  ADC_SQR3_SQ4_3 3980,271504
#define  ADC_SQR3_SQ4_4 3981,271594
#define  ADC_SQR3_SQ5 3983,271686
#define  ADC_SQR3_SQ5_0 3984,271821
#define  ADC_SQR3_SQ5_1 3985,271911
#define  ADC_SQR3_SQ5_2 3986,272001
#define  ADC_SQR3_SQ5_3 3987,272091
#define  ADC_SQR3_SQ5_4 3988,272181
#define  ADC_SQR3_SQ6 3990,272273
#define  ADC_SQR3_SQ6_0 3991,272408
#define  ADC_SQR3_SQ6_1 3992,272498
#define  ADC_SQR3_SQ6_2 3993,272588
#define  ADC_SQR3_SQ6_3 3994,272678
#define  ADC_SQR3_SQ6_4 3995,272768
#define  ADC_JSQR_JSQ1 3998,272942
#define  ADC_JSQR_JSQ1_0 3999,273081
#define  ADC_JSQR_JSQ1_1 4000,273171
#define  ADC_JSQR_JSQ1_2 4001,273261
#define  ADC_JSQR_JSQ1_3 4002,273351
#define  ADC_JSQR_JSQ1_4 4003,273441
#define  ADC_JSQR_JSQ2 4005,273533
#define  ADC_JSQR_JSQ2_0 4006,273670
#define  ADC_JSQR_JSQ2_1 4007,273760
#define  ADC_JSQR_JSQ2_2 4008,273850
#define  ADC_JSQR_JSQ2_3 4009,273940
#define  ADC_JSQR_JSQ2_4 4010,274030
#define  ADC_JSQR_JSQ3 4012,274122
#define  ADC_JSQR_JSQ3_0 4013,274259
#define  ADC_JSQR_JSQ3_1 4014,274349
#define  ADC_JSQR_JSQ3_2 4015,274439
#define  ADC_JSQR_JSQ3_3 4016,274529
#define  ADC_JSQR_JSQ3_4 4017,274619
#define  ADC_JSQR_JSQ4 4019,274711
#define  ADC_JSQR_JSQ4_0 4020,274848
#define  ADC_JSQR_JSQ4_1 4021,274938
#define  ADC_JSQR_JSQ4_2 4022,275028
#define  ADC_JSQR_JSQ4_3 4023,275118
#define  ADC_JSQR_JSQ4_4 4024,275208
#define  ADC_JSQR_JL 4026,275300
#define  ADC_JSQR_JL_0 4027,275424
#define  ADC_JSQR_JL_1 4028,275514
#define  ADC_JDR1_JDATA 4031,275688
#define  ADC_JDR2_JDATA 4034,275870
#define  ADC_JDR3_JDATA 4037,276052
#define  ADC_JDR4_JDATA 4040,276234
#define  ADC_DR_DATA 4043,276416
#define  ADC_DR_ADC2DATA 4044,276513
#define  DAC_CR_EN1 4053,277103
#define  DAC_CR_BOFF1 4054,277207
#define  DAC_CR_TEN1 4055,277326
#define  DAC_CR_TSEL1 4057,277440
#define  DAC_CR_TSEL1_0 4058,277568
#define  DAC_CR_TSEL1_1 4059,277658
#define  DAC_CR_TSEL1_2 4060,277748
#define  DAC_CR_WAVE1 4062,277840
#define  DAC_CR_WAVE1_0 4063,277988
#define  DAC_CR_WAVE1_1 4064,278078
#define  DAC_CR_MAMP1 4066,278170
#define  DAC_CR_MAMP1_0 4067,278304
#define  DAC_CR_MAMP1_1 4068,278394
#define  DAC_CR_MAMP1_2 4069,278484
#define  DAC_CR_MAMP1_3 4070,278574
#define  DAC_CR_DMAEN1 4072,278666
#define  DAC_CR_EN2 4073,278774
#define  DAC_CR_BOFF2 4074,278878
#define  DAC_CR_TEN2 4075,278997
#define  DAC_CR_TSEL2 4077,279111
#define  DAC_CR_TSEL2_0 4078,279239
#define  DAC_CR_TSEL2_1 4079,279329
#define  DAC_CR_TSEL2_2 4080,279419
#define  DAC_CR_WAVE2 4082,279511
#define  DAC_CR_WAVE2_0 4083,279659
#define  DAC_CR_WAVE2_1 4084,279749
#define  DAC_CR_MAMP2 4086,279841
#define  DAC_CR_MAMP2_0 4087,279975
#define  DAC_CR_MAMP2_1 4088,280065
#define  DAC_CR_MAMP2_2 4089,280155
#define  DAC_CR_MAMP2_3 4090,280245
#define  DAC_CR_DMAEN2 4092,280337
#define  DAC_SWTRIGR_SWTRIG1 4095,280530
#define  DAC_SWTRIGR_SWTRIG2 4096,280644
#define  DAC_DHR12R1_DACC1DHR 4099,280842
#define  DAC_DHR12L1_DACC1DHR 4102,281049
#define  DAC_DHR8R1_DACC1DHR 4105,281255
#define  DAC_DHR12R2_DACC2DHR 4108,281461
#define  DAC_DHR12L2_DACC2DHR 4111,281668
#define  DAC_DHR8R2_DACC2DHR 4114,281874
#define  DAC_DHR12RD_DACC1DHR 4117,282080
#define  DAC_DHR12RD_DACC2DHR 4118,282203
#define  DAC_DHR12LD_DACC1DHR 4121,282410
#define  DAC_DHR12LD_DACC2DHR 4122,282532
#define  DAC_DHR8RD_DACC1DHR 4125,282738
#define  DAC_DHR8RD_DACC2DHR 4126,282860
#define  DAC_DOR1_DACC1DOR 4129,283066
#define  DAC_DOR2_DACC2DOR 4132,283259
#define  DAC_SR_DMAUDR1 4135,283452
#define  DAC_SR_DMAUDR2 4136,283567
#define  CEC_CFGR_PE 4144,284176
#define  CEC_CFGR_IE 4145,284261
#define  CEC_CFGR_BTEM 4146,284345
#define  CEC_CFGR_BPEM 4147,284434
#define  CEC_OAR_OA 4150,284606
#define  CEC_OAR_OA_0 4151,284694
#define  CEC_OAR_OA_1 4152,284767
#define  CEC_OAR_OA_2 4153,284840
#define  CEC_OAR_OA_3 4154,284913
#define  CEC_PRES_PRES 4157,285070
#define  CEC_ESR_BTE 4160,285242
#define  CEC_ESR_BPE 4161,285326
#define  CEC_ESR_RBTFE 4162,285410
#define  CEC_ESR_SBE 4163,285510
#define  CEC_ESR_ACKE 4164,285593
#define  CEC_ESR_LINE 4165,285684
#define  CEC_ESR_TBTFE 4166,285762
#define  CEC_CSR_TSOM 4169,285945
#define  CEC_CSR_TEOM 4170,286032
#define  CEC_CSR_TERR 4171,286117
#define  CEC_CSR_TBTRF 4172,286193
#define  CEC_CSR_RSOM 4173,286312
#define  CEC_CSR_REOM 4174,286399
#define  CEC_CSR_RERR 4175,286484
#define  CEC_CSR_RBTF 4176,286560
#define  CEC_TXD_TXD 4179,286737
#define  CEC_RXD_RXD 4182,286904
#define  TIM_CR1_CEN 4191,287484
#define  TIM_CR1_UDIS 4192,287583
#define  TIM_CR1_URS 4193,287682
#define  TIM_CR1_OPM 4194,287788
#define  TIM_CR1_DIR 4195,287887
#define  TIM_CR1_CMS 4197,287983
#define  TIM_CR1_CMS_0 4198,288113
#define  TIM_CR1_CMS_1 4199,288203
#define  TIM_CR1_ARPE 4201,288295
#define  TIM_CR1_CKD 4203,288408
#define  TIM_CR1_CKD_0 4204,288523
#define  TIM_CR1_CKD_1 4205,288613
#define  TIM_CR2_CCPC 4208,288787
#define  TIM_CR2_CCUS 4209,288905
#define  TIM_CR2_CCDS 4210,289030
#define  TIM_CR2_MMS 4212,289146
#define  TIM_CR2_MMS_0 4213,289268
#define  TIM_CR2_MMS_1 4214,289358
#define  TIM_CR2_MMS_2 4215,289448
#define  TIM_CR2_TI1S 4217,289540
#define  TIM_CR2_OIS1 4218,289638
#define  TIM_CR2_OIS1N 4219,289755
#define  TIM_CR2_OIS2 4220,289873
#define  TIM_CR2_OIS2N 4221,289990
#define  TIM_CR2_OIS3 4222,290108
#define  TIM_CR2_OIS3N 4223,290225
#define  TIM_CR2_OIS4 4224,290343
#define  TIM_SMCR_SMS 4227,290544
#define  TIM_SMCR_SMS_0 4228,290665
#define  TIM_SMCR_SMS_1 4229,290755
#define  TIM_SMCR_SMS_2 4230,290845
#define  TIM_SMCR_TS 4232,290937
#define  TIM_SMCR_TS_0 4233,291054
#define  TIM_SMCR_TS_1 4234,291144
#define  TIM_SMCR_TS_2 4235,291234
#define  TIM_SMCR_MSM 4237,291326
#define  TIM_SMCR_ETF 4239,291430
#define  TIM_SMCR_ETF_0 4240,291554
#define  TIM_SMCR_ETF_1 4241,291644
#define  TIM_SMCR_ETF_2 4242,291734
#define  TIM_SMCR_ETF_3 4243,291824
#define  TIM_SMCR_ETPS 4245,291916
#define  TIM_SMCR_ETPS_0 4246,292044
#define  TIM_SMCR_ETPS_1 4247,292134
#define  TIM_SMCR_ECE 4249,292226
#define  TIM_SMCR_ETP 4250,292332
#define  TIM_DIER_UIE 4253,292526
#define  TIM_DIER_CC1IE 4254,292634
#define  TIM_DIER_CC2IE 4255,292753
#define  TIM_DIER_CC3IE 4256,292872
#define  TIM_DIER_CC4IE 4257,292991
#define  TIM_DIER_COMIE 4258,293110
#define  TIM_DIER_TIE 4259,293215
#define  TIM_DIER_BIE 4260,293324
#define  TIM_DIER_UDE 4261,293431
#define  TIM_DIER_CC1DE 4262,293541
#define  TIM_DIER_CC2DE 4263,293662
#define  TIM_DIER_CC3DE 4264,293783
#define  TIM_DIER_CC4DE 4265,293904
#define  TIM_DIER_COMDE 4266,294025
#define  TIM_DIER_TDE 4267,294132
#define  TIM_SR_UIF 4270,294327
#define  TIM_SR_CC1IF 4271,294433
#define  TIM_SR_CC2IF 4272,294550
#define  TIM_SR_CC3IF 4273,294667
#define  TIM_SR_CC4IF 4274,294784
#define  TIM_SR_COMIF 4275,294901
#define  TIM_SR_TIF 4276,295004
#define  TIM_SR_BIF 4277,295111
#define  TIM_SR_CC1OF 4278,295216
#define  TIM_SR_CC2OF 4279,295335
#define  TIM_SR_CC3OF 4280,295454
#define  TIM_SR_CC4OF 4281,295573
#define  TIM_EGR_UG 4284,295776
#define  TIM_EGR_CC1G 4285,295878
#define  TIM_EGR_CC2G 4286,295991
#define  TIM_EGR_CC3G 4287,296104
#define  TIM_EGR_CC4G 4288,296217
#define  TIM_EGR_COMG 4289,296330
#define  TIM_EGR_TG 4290,296456
#define  TIM_EGR_BG 4291,296559
#define  TIM_CCMR1_CC1S 4294,296744
#define  TIM_CCMR1_CC1S_0 4295,296873
#define  TIM_CCMR1_CC1S_1 4296,296963
#define  TIM_CCMR1_OC1FE 4298,297055
#define  TIM_CCMR1_OC1PE 4299,297168
#define  TIM_CCMR1_OC1M 4301,297286
#define  TIM_CCMR1_OC1M_0 4302,297409
#define  TIM_CCMR1_OC1M_1 4303,297499
#define  TIM_CCMR1_OC1M_2 4304,297589
#define  TIM_CCMR1_OC1CE 4306,297681
#define  TIM_CCMR1_CC2S 4308,297796
#define  TIM_CCMR1_CC2S_0 4309,297925
#define  TIM_CCMR1_CC2S_1 4310,298015
#define  TIM_CCMR1_OC2FE 4312,298107
#define  TIM_CCMR1_OC2PE 4313,298220
#define  TIM_CCMR1_OC2M 4315,298338
#define  TIM_CCMR1_OC2M_0 4316,298461
#define  TIM_CCMR1_OC2M_1 4317,298551
#define  TIM_CCMR1_OC2M_2 4318,298641
#define  TIM_CCMR1_OC2CE 4320,298733
#define  TIM_CCMR1_IC1PSC 4324,298933
#define  TIM_CCMR1_IC1PSC_0 4325,299062
#define  TIM_CCMR1_IC1PSC_1 4326,299152
#define  TIM_CCMR1_IC1F 4328,299244
#define  TIM_CCMR1_IC1F_0 4329,299368
#define  TIM_CCMR1_IC1F_1 4330,299458
#define  TIM_CCMR1_IC1F_2 4331,299548
#define  TIM_CCMR1_IC1F_3 4332,299638
#define  TIM_CCMR1_IC2PSC 4334,299730
#define  TIM_CCMR1_IC2PSC_0 4335,299859
#define  TIM_CCMR1_IC2PSC_1 4336,299949
#define  TIM_CCMR1_IC2F 4338,300041
#define  TIM_CCMR1_IC2F_0 4339,300165
#define  TIM_CCMR1_IC2F_1 4340,300255
#define  TIM_CCMR1_IC2F_2 4341,300345
#define  TIM_CCMR1_IC2F_3 4342,300435
#define  TIM_CCMR2_CC3S 4345,300609
#define  TIM_CCMR2_CC3S_0 4346,300738
#define  TIM_CCMR2_CC3S_1 4347,300828
#define  TIM_CCMR2_OC3FE 4349,300920
#define  TIM_CCMR2_OC3PE 4350,301033
#define  TIM_CCMR2_OC3M 4352,301151
#define  TIM_CCMR2_OC3M_0 4353,301274
#define  TIM_CCMR2_OC3M_1 4354,301364
#define  TIM_CCMR2_OC3M_2 4355,301454
#define  TIM_CCMR2_OC3CE 4357,301546
#define  TIM_CCMR2_CC4S 4359,301662
#define  TIM_CCMR2_CC4S_0 4360,301791
#define  TIM_CCMR2_CC4S_1 4361,301881
#define  TIM_CCMR2_OC4FE 4363,301973
#define  TIM_CCMR2_OC4PE 4364,302086
#define  TIM_CCMR2_OC4M 4366,302204
#define  TIM_CCMR2_OC4M_0 4367,302327
#define  TIM_CCMR2_OC4M_1 4368,302417
#define  TIM_CCMR2_OC4M_2 4369,302507
#define  TIM_CCMR2_OC4CE 4371,302599
#define  TIM_CCMR2_IC3PSC 4375,302799
#define  TIM_CCMR2_IC3PSC_0 4376,302928
#define  TIM_CCMR2_IC3PSC_1 4377,303018
#define  TIM_CCMR2_IC3F 4379,303110
#define  TIM_CCMR2_IC3F_0 4380,303234
#define  TIM_CCMR2_IC3F_1 4381,303324
#define  TIM_CCMR2_IC3F_2 4382,303414
#define  TIM_CCMR2_IC3F_3 4383,303504
#define  TIM_CCMR2_IC4PSC 4385,303596
#define  TIM_CCMR2_IC4PSC_0 4386,303725
#define  TIM_CCMR2_IC4PSC_1 4387,303815
#define  TIM_CCMR2_IC4F 4389,303907
#define  TIM_CCMR2_IC4F_0 4390,304031
#define  TIM_CCMR2_IC4F_1 4391,304121
#define  TIM_CCMR2_IC4F_2 4392,304211
#define  TIM_CCMR2_IC4F_3 4393,304301
#define  TIM_CCER_CC1E 4396,304475
#define  TIM_CCER_CC1P 4397,304591
#define  TIM_CCER_CC1NE 4398,304709
#define  TIM_CCER_CC1NP 4399,304839
#define  TIM_CCER_CC2E 4400,304971
#define  TIM_CCER_CC2P 4401,305087
#define  TIM_CCER_CC2NE 4402,305205
#define  TIM_CCER_CC2NP 4403,305335
#define  TIM_CCER_CC3E 4404,305467
#define  TIM_CCER_CC3P 4405,305583
#define  TIM_CCER_CC3NE 4406,305701
#define  TIM_CCER_CC3NP 4407,305831
#define  TIM_CCER_CC4E 4408,305963
#define  TIM_CCER_CC4P 4409,306079
#define  TIM_CCER_CC4NP 4410,306197
#define  TIM_CNT_CNT 4413,306413
#define  TIM_PSC_PSC 4416,306595
#define  TIM_ARR_ARR 4419,306779
#define  TIM_RCR_REP 4422,306972
#define  TIM_CCR1_CCR1 4425,307165
#define  TIM_CCR2_CCR2 4428,307357
#define  TIM_CCR3_CCR3 4431,307549
#define  TIM_CCR4_CCR4 4434,307741
#define  TIM_BDTR_DTG 4437,307933
#define  TIM_BDTR_DTG_0 4438,308060
#define  TIM_BDTR_DTG_1 4439,308150
#define  TIM_BDTR_DTG_2 4440,308240
#define  TIM_BDTR_DTG_3 4441,308330
#define  TIM_BDTR_DTG_4 4442,308420
#define  TIM_BDTR_DTG_5 4443,308510
#define  TIM_BDTR_DTG_6 4444,308600
#define  TIM_BDTR_DTG_7 4445,308690
#define  TIM_BDTR_LOCK 4447,308782
#define  TIM_BDTR_LOCK_0 4448,308902
#define  TIM_BDTR_LOCK_1 4449,308992
#define  TIM_BDTR_OSSI 4451,309084
#define  TIM_BDTR_OSSR 4452,309202
#define  TIM_BDTR_BKE 4453,309319
#define  TIM_BDTR_BKP 4454,309416
#define  TIM_BDTR_AOE 4455,309515
#define  TIM_BDTR_MOE 4456,309623
#define  TIM_DCR_DBA 4459,309810
#define  TIM_DCR_DBA_0 4460,309927
#define  TIM_DCR_DBA_1 4461,310017
#define  TIM_DCR_DBA_2 4462,310107
#define  TIM_DCR_DBA_3 4463,310197
#define  TIM_DCR_DBA_4 4464,310287
#define  TIM_DCR_DBL 4466,310379
#define  TIM_DCR_DBL_0 4467,310496
#define  TIM_DCR_DBL_1 4468,310586
#define  TIM_DCR_DBL_2 4469,310676
#define  TIM_DCR_DBL_3 4470,310766
#define  TIM_DCR_DBL_4 4471,310856
#define  TIM_DMAR_DMAB 4474,311030
#define  RTC_CRH_SECIE 4483,311642
#define  RTC_CRH_ALRIE 4484,311750
#define  RTC_CRH_OWIE 4485,311857
#define  RTC_CRL_SECF 4488,312051
#define  RTC_CRL_ALRF 4489,312147
#define  RTC_CRL_OWF 4490,312242
#define  RTC_CRL_RSF 4491,312340
#define  RTC_CRL_CNF 4492,312452
#define  RTC_CRL_RTOFF 4493,312555
#define  RTC_PRLH_PRL 4496,312741
#define  RTC_PRLL_PRL 4499,312941
#define  RTC_DIVH_RTC_DIV 4502,313140
#define  RTC_DIVL_RTC_DIV 4505,313331
#define  RTC_CNTH_RTC_CNT 4508,313521
#define  RTC_CNTL_RTC_CNT 4511,313706
#define  RTC_ALRH_RTC_ALR 4514,313890
#define  RTC_ALRL_RTC_ALR 4517,314073
#define  IWDG_KR_KEY 4526,314667
#define  IWDG_PR_PR 4529,314870
#define  IWDG_PR_PR_0 4530,314982
#define  IWDG_PR_PR_1 4531,315072
#define  IWDG_PR_PR_2 4532,315162
#define  IWDG_RLR_RL 4535,315336
#define  IWDG_SR_PVU 4538,315534
#define  IWDG_SR_RVU 4539,315650
#define  WWDG_CR_T 4548,316267
#define  WWDG_CR_T0 4549,316392
#define  WWDG_CR_T1 4550,316482
#define  WWDG_CR_T2 4551,316572
#define  WWDG_CR_T3 4552,316662
#define  WWDG_CR_T4 4553,316752
#define  WWDG_CR_T5 4554,316842
#define  WWDG_CR_T6 4555,316932
#define  WWDG_CR_WDGA 4557,317024
#define  WWDG_CFR_W 4560,317207
#define  WWDG_CFR_W0 4561,317324
#define  WWDG_CFR_W1 4562,317414
#define  WWDG_CFR_W2 4563,317504
#define  WWDG_CFR_W3 4564,317594
#define  WWDG_CFR_W4 4565,317684
#define  WWDG_CFR_W5 4566,317774
#define  WWDG_CFR_W6 4567,317864
#define  WWDG_CFR_WDGTB 4569,317956
#define  WWDG_CFR_WDGTB0 4570,318069
#define  WWDG_CFR_WDGTB1 4571,318159
#define  WWDG_CFR_EWI 4573,318251
#define  WWDG_SR_EWIF 4576,318442
#define  FSMC_BCR1_MBKEN 4585,319050
#define  FSMC_BCR1_MUXEN 4586,319157
#define  FSMC_BCR1_MTYP 4588,319280
#define  FSMC_BCR1_MTYP_0 4589,319393
#define  FSMC_BCR1_MTYP_1 4590,319483
#define  FSMC_BCR1_MWID 4592,319575
#define  FSMC_BCR1_MWID_0 4593,319698
#define  FSMC_BCR1_MWID_1 4594,319788
#define  FSMC_BCR1_FACCEN 4596,319880
#define  FSMC_BCR1_BURSTEN 4597,319984
#define  FSMC_BCR1_WAITPOL 4598,320085
#define  FSMC_BCR1_WRAPMOD 4599,320194
#define  FSMC_BCR1_WAITCFG 4600,320305
#define  FSMC_BCR1_WREN 4601,320415
#define  FSMC_BCR1_WAITEN 4602,320516
#define  FSMC_BCR1_EXTMOD 4603,320616
#define  FSMC_BCR1_ASYNCWAIT 4604,320721
#define  FSMC_BCR1_CBURSTRW 4605,320822
#define  FSMC_BCR2_MBKEN 4608,321009
#define  FSMC_BCR2_MUXEN 4609,321116
#define  FSMC_BCR2_MTYP 4611,321239
#define  FSMC_BCR2_MTYP_0 4612,321352
#define  FSMC_BCR2_MTYP_1 4613,321442
#define  FSMC_BCR2_MWID 4615,321534
#define  FSMC_BCR2_MWID_0 4616,321657
#define  FSMC_BCR2_MWID_1 4617,321747
#define  FSMC_BCR2_FACCEN 4619,321839
#define  FSMC_BCR2_BURSTEN 4620,321943
#define  FSMC_BCR2_WAITPOL 4621,322044
#define  FSMC_BCR2_WRAPMOD 4622,322153
#define  FSMC_BCR2_WAITCFG 4623,322264
#define  FSMC_BCR2_WREN 4624,322374
#define  FSMC_BCR2_WAITEN 4625,322475
#define  FSMC_BCR2_EXTMOD 4626,322575
#define  FSMC_BCR2_ASYNCWAIT 4627,322680
#define  FSMC_BCR2_CBURSTRW 4628,322781
#define  FSMC_BCR3_MBKEN 4631,322968
#define  FSMC_BCR3_MUXEN 4632,323075
#define  FSMC_BCR3_MTYP 4634,323198
#define  FSMC_BCR3_MTYP_0 4635,323311
#define  FSMC_BCR3_MTYP_1 4636,323401
#define  FSMC_BCR3_MWID 4638,323493
#define  FSMC_BCR3_MWID_0 4639,323616
#define  FSMC_BCR3_MWID_1 4640,323706
#define  FSMC_BCR3_FACCEN 4642,323798
#define  FSMC_BCR3_BURSTEN 4643,323902
#define  FSMC_BCR3_WAITPOL 4644,324003
#define  FSMC_BCR3_WRAPMOD 4645,324113
#define  FSMC_BCR3_WAITCFG 4646,324224
#define  FSMC_BCR3_WREN 4647,324334
#define  FSMC_BCR3_WAITEN 4648,324435
#define  FSMC_BCR3_EXTMOD 4649,324535
#define  FSMC_BCR3_ASYNCWAIT 4650,324640
#define  FSMC_BCR3_CBURSTRW 4651,324741
#define  FSMC_BCR4_MBKEN 4654,324928
#define  FSMC_BCR4_MUXEN 4655,325035
#define  FSMC_BCR4_MTYP 4657,325158
#define  FSMC_BCR4_MTYP_0 4658,325271
#define  FSMC_BCR4_MTYP_1 4659,325361
#define  FSMC_BCR4_MWID 4661,325453
#define  FSMC_BCR4_MWID_0 4662,325576
#define  FSMC_BCR4_MWID_1 4663,325666
#define  FSMC_BCR4_FACCEN 4665,325758
#define  FSMC_BCR4_BURSTEN 4666,325862
#define  FSMC_BCR4_WAITPOL 4667,325963
#define  FSMC_BCR4_WRAPMOD 4668,326072
#define  FSMC_BCR4_WAITCFG 4669,326183
#define  FSMC_BCR4_WREN 4670,326293
#define  FSMC_BCR4_WAITEN 4671,326394
#define  FSMC_BCR4_EXTMOD 4672,326494
#define  FSMC_BCR4_ASYNCWAIT 4673,326599
#define  FSMC_BCR4_CBURSTRW 4674,326700
#define  FSMC_BTR1_ADDSET 4677,326886
#define  FSMC_BTR1_ADDSET_0 4678,327018
#define  FSMC_BTR1_ADDSET_1 4679,327108
#define  FSMC_BTR1_ADDSET_2 4680,327198
#define  FSMC_BTR1_ADDSET_3 4681,327288
#define  FSMC_BTR1_ADDHLD 4683,327380
#define  FSMC_BTR1_ADDHLD_0 4684,327511
#define  FSMC_BTR1_ADDHLD_1 4685,327601
#define  FSMC_BTR1_ADDHLD_2 4686,327691
#define  FSMC_BTR1_ADDHLD_3 4687,327781
#define  FSMC_BTR1_DATAST 4689,327873
#define  FSMC_BTR1_DATAST_0 4690,327997
#define  FSMC_BTR1_DATAST_1 4691,328087
#define  FSMC_BTR1_DATAST_2 4692,328177
#define  FSMC_BTR1_DATAST_3 4693,328267
#define  FSMC_BTR1_BUSTURN 4695,328359
#define  FSMC_BTR1_BUSTURN_0 4696,328493
#define  FSMC_BTR1_BUSTURN_1 4697,328583
#define  FSMC_BTR1_BUSTURN_2 4698,328673
#define  FSMC_BTR1_BUSTURN_3 4699,328763
#define  FSMC_BTR1_CLKDIV 4701,328855
#define  FSMC_BTR1_CLKDIV_0 4702,328977
#define  FSMC_BTR1_CLKDIV_1 4703,329067
#define  FSMC_BTR1_CLKDIV_2 4704,329157
#define  FSMC_BTR1_CLKDIV_3 4705,329247
#define  FSMC_BTR1_DATLAT 4707,329339
#define  FSMC_BTR1_DATLAT_0 4708,329454
#define  FSMC_BTR1_DATLAT_1 4709,329544
#define  FSMC_BTR1_DATLAT_2 4710,329634
#define  FSMC_BTR1_DATLAT_3 4711,329724
#define  FSMC_BTR1_ACCMOD 4713,329816
#define  FSMC_BTR1_ACCMOD_0 4714,329931
#define  FSMC_BTR1_ACCMOD_1 4715,330021
#define  FSMC_BTR2_ADDSET 4718,330195
#define  FSMC_BTR2_ADDSET_0 4719,330327
#define  FSMC_BTR2_ADDSET_1 4720,330417
#define  FSMC_BTR2_ADDSET_2 4721,330507
#define  FSMC_BTR2_ADDSET_3 4722,330597
#define  FSMC_BTR2_ADDHLD 4724,330689
#define  FSMC_BTR2_ADDHLD_0 4725,330820
#define  FSMC_BTR2_ADDHLD_1 4726,330910
#define  FSMC_BTR2_ADDHLD_2 4727,331000
#define  FSMC_BTR2_ADDHLD_3 4728,331090
#define  FSMC_BTR2_DATAST 4730,331182
#define  FSMC_BTR2_DATAST_0 4731,331306
#define  FSMC_BTR2_DATAST_1 4732,331396
#define  FSMC_BTR2_DATAST_2 4733,331486
#define  FSMC_BTR2_DATAST_3 4734,331576
#define  FSMC_BTR2_BUSTURN 4736,331668
#define  FSMC_BTR2_BUSTURN_0 4737,331802
#define  FSMC_BTR2_BUSTURN_1 4738,331892
#define  FSMC_BTR2_BUSTURN_2 4739,331982
#define  FSMC_BTR2_BUSTURN_3 4740,332072
#define  FSMC_BTR2_CLKDIV 4742,332164
#define  FSMC_BTR2_CLKDIV_0 4743,332286
#define  FSMC_BTR2_CLKDIV_1 4744,332376
#define  FSMC_BTR2_CLKDIV_2 4745,332466
#define  FSMC_BTR2_CLKDIV_3 4746,332556
#define  FSMC_BTR2_DATLAT 4748,332648
#define  FSMC_BTR2_DATLAT_0 4749,332763
#define  FSMC_BTR2_DATLAT_1 4750,332853
#define  FSMC_BTR2_DATLAT_2 4751,332943
#define  FSMC_BTR2_DATLAT_3 4752,333033
#define  FSMC_BTR2_ACCMOD 4754,333125
#define  FSMC_BTR2_ACCMOD_0 4755,333240
#define  FSMC_BTR2_ACCMOD_1 4756,333330
#define  FSMC_BTR3_ADDSET 4759,333505
#define  FSMC_BTR3_ADDSET_0 4760,333637
#define  FSMC_BTR3_ADDSET_1 4761,333727
#define  FSMC_BTR3_ADDSET_2 4762,333817
#define  FSMC_BTR3_ADDSET_3 4763,333907
#define  FSMC_BTR3_ADDHLD 4765,333999
#define  FSMC_BTR3_ADDHLD_0 4766,334130
#define  FSMC_BTR3_ADDHLD_1 4767,334220
#define  FSMC_BTR3_ADDHLD_2 4768,334310
#define  FSMC_BTR3_ADDHLD_3 4769,334400
#define  FSMC_BTR3_DATAST 4771,334492
#define  FSMC_BTR3_DATAST_0 4772,334616
#define  FSMC_BTR3_DATAST_1 4773,334706
#define  FSMC_BTR3_DATAST_2 4774,334796
#define  FSMC_BTR3_DATAST_3 4775,334886
#define  FSMC_BTR3_BUSTURN 4777,334978
#define  FSMC_BTR3_BUSTURN_0 4778,335112
#define  FSMC_BTR3_BUSTURN_1 4779,335202
#define  FSMC_BTR3_BUSTURN_2 4780,335292
#define  FSMC_BTR3_BUSTURN_3 4781,335382
#define  FSMC_BTR3_CLKDIV 4783,335474
#define  FSMC_BTR3_CLKDIV_0 4784,335596
#define  FSMC_BTR3_CLKDIV_1 4785,335686
#define  FSMC_BTR3_CLKDIV_2 4786,335776
#define  FSMC_BTR3_CLKDIV_3 4787,335866
#define  FSMC_BTR3_DATLAT 4789,335958
#define  FSMC_BTR3_DATLAT_0 4790,336073
#define  FSMC_BTR3_DATLAT_1 4791,336163
#define  FSMC_BTR3_DATLAT_2 4792,336253
#define  FSMC_BTR3_DATLAT_3 4793,336343
#define  FSMC_BTR3_ACCMOD 4795,336435
#define  FSMC_BTR3_ACCMOD_0 4796,336550
#define  FSMC_BTR3_ACCMOD_1 4797,336640
#define  FSMC_BTR4_ADDSET 4800,336814
#define  FSMC_BTR4_ADDSET_0 4801,336946
#define  FSMC_BTR4_ADDSET_1 4802,337036
#define  FSMC_BTR4_ADDSET_2 4803,337126
#define  FSMC_BTR4_ADDSET_3 4804,337216
#define  FSMC_BTR4_ADDHLD 4806,337308
#define  FSMC_BTR4_ADDHLD_0 4807,337439
#define  FSMC_BTR4_ADDHLD_1 4808,337529
#define  FSMC_BTR4_ADDHLD_2 4809,337619
#define  FSMC_BTR4_ADDHLD_3 4810,337709
#define  FSMC_BTR4_DATAST 4812,337801
#define  FSMC_BTR4_DATAST_0 4813,337925
#define  FSMC_BTR4_DATAST_1 4814,338015
#define  FSMC_BTR4_DATAST_2 4815,338105
#define  FSMC_BTR4_DATAST_3 4816,338195
#define  FSMC_BTR4_BUSTURN 4818,338287
#define  FSMC_BTR4_BUSTURN_0 4819,338421
#define  FSMC_BTR4_BUSTURN_1 4820,338511
#define  FSMC_BTR4_BUSTURN_2 4821,338601
#define  FSMC_BTR4_BUSTURN_3 4822,338691
#define  FSMC_BTR4_CLKDIV 4824,338783
#define  FSMC_BTR4_CLKDIV_0 4825,338905
#define  FSMC_BTR4_CLKDIV_1 4826,338995
#define  FSMC_BTR4_CLKDIV_2 4827,339085
#define  FSMC_BTR4_CLKDIV_3 4828,339175
#define  FSMC_BTR4_DATLAT 4830,339267
#define  FSMC_BTR4_DATLAT_0 4831,339382
#define  FSMC_BTR4_DATLAT_1 4832,339472
#define  FSMC_BTR4_DATLAT_2 4833,339562
#define  FSMC_BTR4_DATLAT_3 4834,339652
#define  FSMC_BTR4_ACCMOD 4836,339744
#define  FSMC_BTR4_ACCMOD_0 4837,339859
#define  FSMC_BTR4_ACCMOD_1 4838,339949
#define  FSMC_BWTR1_ADDSET 4841,340123
#define  FSMC_BWTR1_ADDSET_0 4842,340255
#define  FSMC_BWTR1_ADDSET_1 4843,340345
#define  FSMC_BWTR1_ADDSET_2 4844,340435
#define  FSMC_BWTR1_ADDSET_3 4845,340525
#define  FSMC_BWTR1_ADDHLD 4847,340617
#define  FSMC_BWTR1_ADDHLD_0 4848,340748
#define  FSMC_BWTR1_ADDHLD_1 4849,340838
#define  FSMC_BWTR1_ADDHLD_2 4850,340928
#define  FSMC_BWTR1_ADDHLD_3 4851,341018
#define  FSMC_BWTR1_DATAST 4853,341110
#define  FSMC_BWTR1_DATAST_0 4854,341234
#define  FSMC_BWTR1_DATAST_1 4855,341324
#define  FSMC_BWTR1_DATAST_2 4856,341414
#define  FSMC_BWTR1_DATAST_3 4857,341504
#define  FSMC_BWTR1_CLKDIV 4859,341596
#define  FSMC_BWTR1_CLKDIV_0 4860,341718
#define  FSMC_BWTR1_CLKDIV_1 4861,341808
#define  FSMC_BWTR1_CLKDIV_2 4862,341898
#define  FSMC_BWTR1_CLKDIV_3 4863,341988
#define  FSMC_BWTR1_DATLAT 4865,342080
#define  FSMC_BWTR1_DATLAT_0 4866,342195
#define  FSMC_BWTR1_DATLAT_1 4867,342285
#define  FSMC_BWTR1_DATLAT_2 4868,342375
#define  FSMC_BWTR1_DATLAT_3 4869,342465
#define  FSMC_BWTR1_ACCMOD 4871,342557
#define  FSMC_BWTR1_ACCMOD_0 4872,342672
#define  FSMC_BWTR1_ACCMOD_1 4873,342762
#define  FSMC_BWTR2_ADDSET 4876,342936
#define  FSMC_BWTR2_ADDSET_0 4877,343068
#define  FSMC_BWTR2_ADDSET_1 4878,343158
#define  FSMC_BWTR2_ADDSET_2 4879,343248
#define  FSMC_BWTR2_ADDSET_3 4880,343338
#define  FSMC_BWTR2_ADDHLD 4882,343430
#define  FSMC_BWTR2_ADDHLD_0 4883,343561
#define  FSMC_BWTR2_ADDHLD_1 4884,343651
#define  FSMC_BWTR2_ADDHLD_2 4885,343741
#define  FSMC_BWTR2_ADDHLD_3 4886,343831
#define  FSMC_BWTR2_DATAST 4888,343923
#define  FSMC_BWTR2_DATAST_0 4889,344047
#define  FSMC_BWTR2_DATAST_1 4890,344137
#define  FSMC_BWTR2_DATAST_2 4891,344227
#define  FSMC_BWTR2_DATAST_3 4892,344317
#define  FSMC_BWTR2_CLKDIV 4894,344409
#define  FSMC_BWTR2_CLKDIV_0 4895,344531
#define  FSMC_BWTR2_CLKDIV_1 4896,344621
#define  FSMC_BWTR2_CLKDIV_2 4897,344710
#define  FSMC_BWTR2_CLKDIV_3 4898,344800
#define  FSMC_BWTR2_DATLAT 4900,344892
#define  FSMC_BWTR2_DATLAT_0 4901,345007
#define  FSMC_BWTR2_DATLAT_1 4902,345097
#define  FSMC_BWTR2_DATLAT_2 4903,345187
#define  FSMC_BWTR2_DATLAT_3 4904,345277
#define  FSMC_BWTR2_ACCMOD 4906,345369
#define  FSMC_BWTR2_ACCMOD_0 4907,345484
#define  FSMC_BWTR2_ACCMOD_1 4908,345574
#define  FSMC_BWTR3_ADDSET 4911,345748
#define  FSMC_BWTR3_ADDSET_0 4912,345880
#define  FSMC_BWTR3_ADDSET_1 4913,345970
#define  FSMC_BWTR3_ADDSET_2 4914,346060
#define  FSMC_BWTR3_ADDSET_3 4915,346150
#define  FSMC_BWTR3_ADDHLD 4917,346242
#define  FSMC_BWTR3_ADDHLD_0 4918,346373
#define  FSMC_BWTR3_ADDHLD_1 4919,346463
#define  FSMC_BWTR3_ADDHLD_2 4920,346553
#define  FSMC_BWTR3_ADDHLD_3 4921,346643
#define  FSMC_BWTR3_DATAST 4923,346735
#define  FSMC_BWTR3_DATAST_0 4924,346859
#define  FSMC_BWTR3_DATAST_1 4925,346949
#define  FSMC_BWTR3_DATAST_2 4926,347039
#define  FSMC_BWTR3_DATAST_3 4927,347129
#define  FSMC_BWTR3_CLKDIV 4929,347221
#define  FSMC_BWTR3_CLKDIV_0 4930,347343
#define  FSMC_BWTR3_CLKDIV_1 4931,347433
#define  FSMC_BWTR3_CLKDIV_2 4932,347523
#define  FSMC_BWTR3_CLKDIV_3 4933,347613
#define  FSMC_BWTR3_DATLAT 4935,347705
#define  FSMC_BWTR3_DATLAT_0 4936,347820
#define  FSMC_BWTR3_DATLAT_1 4937,347910
#define  FSMC_BWTR3_DATLAT_2 4938,348000
#define  FSMC_BWTR3_DATLAT_3 4939,348090
#define  FSMC_BWTR3_ACCMOD 4941,348182
#define  FSMC_BWTR3_ACCMOD_0 4942,348297
#define  FSMC_BWTR3_ACCMOD_1 4943,348387
#define  FSMC_BWTR4_ADDSET 4946,348561
#define  FSMC_BWTR4_ADDSET_0 4947,348693
#define  FSMC_BWTR4_ADDSET_1 4948,348783
#define  FSMC_BWTR4_ADDSET_2 4949,348873
#define  FSMC_BWTR4_ADDSET_3 4950,348963
#define  FSMC_BWTR4_ADDHLD 4952,349055
#define  FSMC_BWTR4_ADDHLD_0 4953,349186
#define  FSMC_BWTR4_ADDHLD_1 4954,349276
#define  FSMC_BWTR4_ADDHLD_2 4955,349366
#define  FSMC_BWTR4_ADDHLD_3 4956,349456
#define  FSMC_BWTR4_DATAST 4958,349548
#define  FSMC_BWTR4_DATAST_0 4959,349672
#define  FSMC_BWTR4_DATAST_1 4960,349762
#define  FSMC_BWTR4_DATAST_2 4961,349852
#define  FSMC_BWTR4_DATAST_3 4962,349942
#define  FSMC_BWTR4_CLKDIV 4964,350034
#define  FSMC_BWTR4_CLKDIV_0 4965,350156
#define  FSMC_BWTR4_CLKDIV_1 4966,350246
#define  FSMC_BWTR4_CLKDIV_2 4967,350336
#define  FSMC_BWTR4_CLKDIV_3 4968,350426
#define  FSMC_BWTR4_DATLAT 4970,350518
#define  FSMC_BWTR4_DATLAT_0 4971,350633
#define  FSMC_BWTR4_DATLAT_1 4972,350723
#define  FSMC_BWTR4_DATLAT_2 4973,350813
#define  FSMC_BWTR4_DATLAT_3 4974,350903
#define  FSMC_BWTR4_ACCMOD 4976,350995
#define  FSMC_BWTR4_ACCMOD_0 4977,351110
#define  FSMC_BWTR4_ACCMOD_1 4978,351200
#define  FSMC_PCR2_PWAITEN 4981,351374
#define  FSMC_PCR2_PBKEN 4982,351482
#define  FSMC_PCR2_PTYP 4983,351608
#define  FSMC_PCR2_PWID 4985,351706
#define  FSMC_PCR2_PWID_0 4986,351832
#define  FSMC_PCR2_PWID_1 4987,351922
#define  FSMC_PCR2_ECCEN 4989,352014
#define  FSMC_PCR2_TCLR 4991,352133
#define  FSMC_PCR2_TCLR_0 4992,352250
#define  FSMC_PCR2_TCLR_1 4993,352340
#define  FSMC_PCR2_TCLR_2 4994,352430
#define  FSMC_PCR2_TCLR_3 4995,352520
#define  FSMC_PCR2_TAR 4997,352612
#define  FSMC_PCR2_TAR_0 4998,352728
#define  FSMC_PCR2_TAR_1 4999,352818
#define  FSMC_PCR2_TAR_2 5000,352908
#define  FSMC_PCR2_TAR_3 5001,352998
#define  FSMC_PCR2_ECCPS 5003,353090
#define  FSMC_PCR2_ECCPS_0 5004,353206
#define  FSMC_PCR2_ECCPS_1 5005,353296
#define  FSMC_PCR2_ECCPS_2 5006,353386
#define  FSMC_PCR3_PWAITEN 5009,353560
#define  FSMC_PCR3_PBKEN 5010,353668
#define  FSMC_PCR3_PTYP 5011,353794
#define  FSMC_PCR3_PWID 5013,353892
#define  FSMC_PCR3_PWID_0 5014,354018
#define  FSMC_PCR3_PWID_1 5015,354108
#define  FSMC_PCR3_ECCEN 5017,354200
#define  FSMC_PCR3_TCLR 5019,354319
#define  FSMC_PCR3_TCLR_0 5020,354436
#define  FSMC_PCR3_TCLR_1 5021,354526
#define  FSMC_PCR3_TCLR_2 5022,354616
#define  FSMC_PCR3_TCLR_3 5023,354706
#define  FSMC_PCR3_TAR 5025,354798
#define  FSMC_PCR3_TAR_0 5026,354914
#define  FSMC_PCR3_TAR_1 5027,355004
#define  FSMC_PCR3_TAR_2 5028,355094
#define  FSMC_PCR3_TAR_3 5029,355184
#define  FSMC_PCR3_ECCPS 5031,355276
#define  FSMC_PCR3_ECCPS_0 5032,355392
#define  FSMC_PCR3_ECCPS_1 5033,355482
#define  FSMC_PCR3_ECCPS_2 5034,355572
#define  FSMC_PCR4_PWAITEN 5037,355746
#define  FSMC_PCR4_PBKEN 5038,355854
#define  FSMC_PCR4_PTYP 5039,355980
#define  FSMC_PCR4_PWID 5041,356078
#define  FSMC_PCR4_PWID_0 5042,356204
#define  FSMC_PCR4_PWID_1 5043,356294
#define  FSMC_PCR4_ECCEN 5045,356386
#define  FSMC_PCR4_TCLR 5047,356505
#define  FSMC_PCR4_TCLR_0 5048,356622
#define  FSMC_PCR4_TCLR_1 5049,356712
#define  FSMC_PCR4_TCLR_2 5050,356802
#define  FSMC_PCR4_TCLR_3 5051,356892
#define  FSMC_PCR4_TAR 5053,356984
#define  FSMC_PCR4_TAR_0 5054,357100
#define  FSMC_PCR4_TAR_1 5055,357190
#define  FSMC_PCR4_TAR_2 5056,357280
#define  FSMC_PCR4_TAR_3 5057,357370
#define  FSMC_PCR4_ECCPS 5059,357462
#define  FSMC_PCR4_ECCPS_0 5060,357578
#define  FSMC_PCR4_ECCPS_1 5061,357668
#define  FSMC_PCR4_ECCPS_2 5062,357758
#define  FSMC_SR2_IRS 5065,357932
#define  FSMC_SR2_ILS 5066,358045
#define  FSMC_SR2_IFS 5067,358152
#define  FSMC_SR2_IREN 5068,358266
#define  FSMC_SR2_ILEN 5069,358393
#define  FSMC_SR2_IFEN 5070,358514
#define  FSMC_SR2_FEMPT 5071,358642
#define  FSMC_SR3_IRS 5074,358821
#define  FSMC_SR3_ILS 5075,358934
#define  FSMC_SR3_IFS 5076,359041
#define  FSMC_SR3_IREN 5077,359155
#define  FSMC_SR3_ILEN 5078,359282
#define  FSMC_SR3_IFEN 5079,359403
#define  FSMC_SR3_FEMPT 5080,359531
#define  FSMC_SR4_IRS 5083,359710
#define  FSMC_SR4_ILS 5084,359823
#define  FSMC_SR4_IFS 5085,359930
#define  FSMC_SR4_IREN 5086,360044
#define  FSMC_SR4_ILEN 5087,360171
#define  FSMC_SR4_IFEN 5088,360292
#define  FSMC_SR4_FEMPT 5089,360420
#define  FSMC_PMEM2_MEMSET2 5092,360599
#define  FSMC_PMEM2_MEMSET2_0 5093,360730
#define  FSMC_PMEM2_MEMSET2_1 5094,360820
#define  FSMC_PMEM2_MEMSET2_2 5095,360910
#define  FSMC_PMEM2_MEMSET2_3 5096,361000
#define  FSMC_PMEM2_MEMSET2_4 5097,361090
#define  FSMC_PMEM2_MEMSET2_5 5098,361180
#define  FSMC_PMEM2_MEMSET2_6 5099,361270
#define  FSMC_PMEM2_MEMSET2_7 5100,361360
#define  FSMC_PMEM2_MEMWAIT2 5102,361452
#define  FSMC_PMEM2_MEMWAIT2_0 5103,361583
#define  FSMC_PMEM2_MEMWAIT2_1 5104,361673
#define  FSMC_PMEM2_MEMWAIT2_2 5105,361763
#define  FSMC_PMEM2_MEMWAIT2_3 5106,361853
#define  FSMC_PMEM2_MEMWAIT2_4 5107,361943
#define  FSMC_PMEM2_MEMWAIT2_5 5108,362033
#define  FSMC_PMEM2_MEMWAIT2_6 5109,362123
#define  FSMC_PMEM2_MEMWAIT2_7 5110,362213
#define  FSMC_PMEM2_MEMHOLD2 5112,362305
#define  FSMC_PMEM2_MEMHOLD2_0 5113,362436
#define  FSMC_PMEM2_MEMHOLD2_1 5114,362526
#define  FSMC_PMEM2_MEMHOLD2_2 5115,362616
#define  FSMC_PMEM2_MEMHOLD2_3 5116,362706
#define  FSMC_PMEM2_MEMHOLD2_4 5117,362796
#define  FSMC_PMEM2_MEMHOLD2_5 5118,362886
#define  FSMC_PMEM2_MEMHOLD2_6 5119,362976
#define  FSMC_PMEM2_MEMHOLD2_7 5120,363066
#define  FSMC_PMEM2_MEMHIZ2 5122,363158
#define  FSMC_PMEM2_MEMHIZ2_0 5123,363295
#define  FSMC_PMEM2_MEMHIZ2_1 5124,363385
#define  FSMC_PMEM2_MEMHIZ2_2 5125,363475
#define  FSMC_PMEM2_MEMHIZ2_3 5126,363565
#define  FSMC_PMEM2_MEMHIZ2_4 5127,363655
#define  FSMC_PMEM2_MEMHIZ2_5 5128,363745
#define  FSMC_PMEM2_MEMHIZ2_6 5129,363835
#define  FSMC_PMEM2_MEMHIZ2_7 5130,363925
#define  FSMC_PMEM3_MEMSET3 5133,364099
#define  FSMC_PMEM3_MEMSET3_0 5134,364230
#define  FSMC_PMEM3_MEMSET3_1 5135,364320
#define  FSMC_PMEM3_MEMSET3_2 5136,364410
#define  FSMC_PMEM3_MEMSET3_3 5137,364500
#define  FSMC_PMEM3_MEMSET3_4 5138,364590
#define  FSMC_PMEM3_MEMSET3_5 5139,364680
#define  FSMC_PMEM3_MEMSET3_6 5140,364770
#define  FSMC_PMEM3_MEMSET3_7 5141,364860
#define  FSMC_PMEM3_MEMWAIT3 5143,364952
#define  FSMC_PMEM3_MEMWAIT3_0 5144,365083
#define  FSMC_PMEM3_MEMWAIT3_1 5145,365173
#define  FSMC_PMEM3_MEMWAIT3_2 5146,365263
#define  FSMC_PMEM3_MEMWAIT3_3 5147,365353
#define  FSMC_PMEM3_MEMWAIT3_4 5148,365443
#define  FSMC_PMEM3_MEMWAIT3_5 5149,365533
#define  FSMC_PMEM3_MEMWAIT3_6 5150,365623
#define  FSMC_PMEM3_MEMWAIT3_7 5151,365713
#define  FSMC_PMEM3_MEMHOLD3 5153,365805
#define  FSMC_PMEM3_MEMHOLD3_0 5154,365936
#define  FSMC_PMEM3_MEMHOLD3_1 5155,366026
#define  FSMC_PMEM3_MEMHOLD3_2 5156,366116
#define  FSMC_PMEM3_MEMHOLD3_3 5157,366206
#define  FSMC_PMEM3_MEMHOLD3_4 5158,366296
#define  FSMC_PMEM3_MEMHOLD3_5 5159,366386
#define  FSMC_PMEM3_MEMHOLD3_6 5160,366476
#define  FSMC_PMEM3_MEMHOLD3_7 5161,366566
#define  FSMC_PMEM3_MEMHIZ3 5163,366658
#define  FSMC_PMEM3_MEMHIZ3_0 5164,366795
#define  FSMC_PMEM3_MEMHIZ3_1 5165,366885
#define  FSMC_PMEM3_MEMHIZ3_2 5166,366975
#define  FSMC_PMEM3_MEMHIZ3_3 5167,367065
#define  FSMC_PMEM3_MEMHIZ3_4 5168,367155
#define  FSMC_PMEM3_MEMHIZ3_5 5169,367245
#define  FSMC_PMEM3_MEMHIZ3_6 5170,367335
#define  FSMC_PMEM3_MEMHIZ3_7 5171,367425
#define  FSMC_PMEM4_MEMSET4 5174,367599
#define  FSMC_PMEM4_MEMSET4_0 5175,367730
#define  FSMC_PMEM4_MEMSET4_1 5176,367820
#define  FSMC_PMEM4_MEMSET4_2 5177,367910
#define  FSMC_PMEM4_MEMSET4_3 5178,368000
#define  FSMC_PMEM4_MEMSET4_4 5179,368090
#define  FSMC_PMEM4_MEMSET4_5 5180,368180
#define  FSMC_PMEM4_MEMSET4_6 5181,368270
#define  FSMC_PMEM4_MEMSET4_7 5182,368360
#define  FSMC_PMEM4_MEMWAIT4 5184,368452
#define  FSMC_PMEM4_MEMWAIT4_0 5185,368583
#define  FSMC_PMEM4_MEMWAIT4_1 5186,368673
#define  FSMC_PMEM4_MEMWAIT4_2 5187,368763
#define  FSMC_PMEM4_MEMWAIT4_3 5188,368853
#define  FSMC_PMEM4_MEMWAIT4_4 5189,368943
#define  FSMC_PMEM4_MEMWAIT4_5 5190,369033
#define  FSMC_PMEM4_MEMWAIT4_6 5191,369123
#define  FSMC_PMEM4_MEMWAIT4_7 5192,369213
#define  FSMC_PMEM4_MEMHOLD4 5194,369305
#define  FSMC_PMEM4_MEMHOLD4_0 5195,369436
#define  FSMC_PMEM4_MEMHOLD4_1 5196,369526
#define  FSMC_PMEM4_MEMHOLD4_2 5197,369616
#define  FSMC_PMEM4_MEMHOLD4_3 5198,369706
#define  FSMC_PMEM4_MEMHOLD4_4 5199,369796
#define  FSMC_PMEM4_MEMHOLD4_5 5200,369886
#define  FSMC_PMEM4_MEMHOLD4_6 5201,369976
#define  FSMC_PMEM4_MEMHOLD4_7 5202,370066
#define  FSMC_PMEM4_MEMHIZ4 5204,370158
#define  FSMC_PMEM4_MEMHIZ4_0 5205,370295
#define  FSMC_PMEM4_MEMHIZ4_1 5206,370385
#define  FSMC_PMEM4_MEMHIZ4_2 5207,370475
#define  FSMC_PMEM4_MEMHIZ4_3 5208,370565
#define  FSMC_PMEM4_MEMHIZ4_4 5209,370655
#define  FSMC_PMEM4_MEMHIZ4_5 5210,370745
#define  FSMC_PMEM4_MEMHIZ4_6 5211,370835
#define  FSMC_PMEM4_MEMHIZ4_7 5212,370925
#define  FSMC_PATT2_ATTSET2 5215,371099
#define  FSMC_PATT2_ATTSET2_0 5216,371233
#define  FSMC_PATT2_ATTSET2_1 5217,371323
#define  FSMC_PATT2_ATTSET2_2 5218,371413
#define  FSMC_PATT2_ATTSET2_3 5219,371503
#define  FSMC_PATT2_ATTSET2_4 5220,371593
#define  FSMC_PATT2_ATTSET2_5 5221,371683
#define  FSMC_PATT2_ATTSET2_6 5222,371773
#define  FSMC_PATT2_ATTSET2_7 5223,371863
#define  FSMC_PATT2_ATTWAIT2 5225,371955
#define  FSMC_PATT2_ATTWAIT2_0 5226,372089
#define  FSMC_PATT2_ATTWAIT2_1 5227,372179
#define  FSMC_PATT2_ATTWAIT2_2 5228,372269
#define  FSMC_PATT2_ATTWAIT2_3 5229,372359
#define  FSMC_PATT2_ATTWAIT2_4 5230,372449
#define  FSMC_PATT2_ATTWAIT2_5 5231,372539
#define  FSMC_PATT2_ATTWAIT2_6 5232,372629
#define  FSMC_PATT2_ATTWAIT2_7 5233,372719
#define  FSMC_PATT2_ATTHOLD2 5235,372811
#define  FSMC_PATT2_ATTHOLD2_0 5236,372945
#define  FSMC_PATT2_ATTHOLD2_1 5237,373035
#define  FSMC_PATT2_ATTHOLD2_2 5238,373125
#define  FSMC_PATT2_ATTHOLD2_3 5239,373215
#define  FSMC_PATT2_ATTHOLD2_4 5240,373305
#define  FSMC_PATT2_ATTHOLD2_5 5241,373395
#define  FSMC_PATT2_ATTHOLD2_6 5242,373485
#define  FSMC_PATT2_ATTHOLD2_7 5243,373575
#define  FSMC_PATT2_ATTHIZ2 5245,373667
#define  FSMC_PATT2_ATTHIZ2_0 5246,373807
#define  FSMC_PATT2_ATTHIZ2_1 5247,373897
#define  FSMC_PATT2_ATTHIZ2_2 5248,373987
#define  FSMC_PATT2_ATTHIZ2_3 5249,374077
#define  FSMC_PATT2_ATTHIZ2_4 5250,374167
#define  FSMC_PATT2_ATTHIZ2_5 5251,374257
#define  FSMC_PATT2_ATTHIZ2_6 5252,374347
#define  FSMC_PATT2_ATTHIZ2_7 5253,374437
#define  FSMC_PATT3_ATTSET3 5256,374611
#define  FSMC_PATT3_ATTSET3_0 5257,374745
#define  FSMC_PATT3_ATTSET3_1 5258,374835
#define  FSMC_PATT3_ATTSET3_2 5259,374925
#define  FSMC_PATT3_ATTSET3_3 5260,375015
#define  FSMC_PATT3_ATTSET3_4 5261,375105
#define  FSMC_PATT3_ATTSET3_5 5262,375195
#define  FSMC_PATT3_ATTSET3_6 5263,375285
#define  FSMC_PATT3_ATTSET3_7 5264,375375
#define  FSMC_PATT3_ATTWAIT3 5266,375467
#define  FSMC_PATT3_ATTWAIT3_0 5267,375601
#define  FSMC_PATT3_ATTWAIT3_1 5268,375691
#define  FSMC_PATT3_ATTWAIT3_2 5269,375781
#define  FSMC_PATT3_ATTWAIT3_3 5270,375871
#define  FSMC_PATT3_ATTWAIT3_4 5271,375961
#define  FSMC_PATT3_ATTWAIT3_5 5272,376051
#define  FSMC_PATT3_ATTWAIT3_6 5273,376141
#define  FSMC_PATT3_ATTWAIT3_7 5274,376231
#define  FSMC_PATT3_ATTHOLD3 5276,376323
#define  FSMC_PATT3_ATTHOLD3_0 5277,376457
#define  FSMC_PATT3_ATTHOLD3_1 5278,376547
#define  FSMC_PATT3_ATTHOLD3_2 5279,376637
#define  FSMC_PATT3_ATTHOLD3_3 5280,376727
#define  FSMC_PATT3_ATTHOLD3_4 5281,376817
#define  FSMC_PATT3_ATTHOLD3_5 5282,376907
#define  FSMC_PATT3_ATTHOLD3_6 5283,376997
#define  FSMC_PATT3_ATTHOLD3_7 5284,377087
#define  FSMC_PATT3_ATTHIZ3 5286,377179
#define  FSMC_PATT3_ATTHIZ3_0 5287,377319
#define  FSMC_PATT3_ATTHIZ3_1 5288,377409
#define  FSMC_PATT3_ATTHIZ3_2 5289,377499
#define  FSMC_PATT3_ATTHIZ3_3 5290,377589
#define  FSMC_PATT3_ATTHIZ3_4 5291,377679
#define  FSMC_PATT3_ATTHIZ3_5 5292,377769
#define  FSMC_PATT3_ATTHIZ3_6 5293,377859
#define  FSMC_PATT3_ATTHIZ3_7 5294,377949
#define  FSMC_PATT4_ATTSET4 5297,378123
#define  FSMC_PATT4_ATTSET4_0 5298,378257
#define  FSMC_PATT4_ATTSET4_1 5299,378347
#define  FSMC_PATT4_ATTSET4_2 5300,378437
#define  FSMC_PATT4_ATTSET4_3 5301,378527
#define  FSMC_PATT4_ATTSET4_4 5302,378617
#define  FSMC_PATT4_ATTSET4_5 5303,378707
#define  FSMC_PATT4_ATTSET4_6 5304,378797
#define  FSMC_PATT4_ATTSET4_7 5305,378887
#define  FSMC_PATT4_ATTWAIT4 5307,378979
#define  FSMC_PATT4_ATTWAIT4_0 5308,379113
#define  FSMC_PATT4_ATTWAIT4_1 5309,379203
#define  FSMC_PATT4_ATTWAIT4_2 5310,379293
#define  FSMC_PATT4_ATTWAIT4_3 5311,379383
#define  FSMC_PATT4_ATTWAIT4_4 5312,379473
#define  FSMC_PATT4_ATTWAIT4_5 5313,379563
#define  FSMC_PATT4_ATTWAIT4_6 5314,379653
#define  FSMC_PATT4_ATTWAIT4_7 5315,379743
#define  FSMC_PATT4_ATTHOLD4 5317,379835
#define  FSMC_PATT4_ATTHOLD4_0 5318,379969
#define  FSMC_PATT4_ATTHOLD4_1 5319,380059
#define  FSMC_PATT4_ATTHOLD4_2 5320,380149
#define  FSMC_PATT4_ATTHOLD4_3 5321,380239
#define  FSMC_PATT4_ATTHOLD4_4 5322,380329
#define  FSMC_PATT4_ATTHOLD4_5 5323,380419
#define  FSMC_PATT4_ATTHOLD4_6 5324,380509
#define  FSMC_PATT4_ATTHOLD4_7 5325,380599
#define  FSMC_PATT4_ATTHIZ4 5327,380691
#define  FSMC_PATT4_ATTHIZ4_0 5328,380831
#define  FSMC_PATT4_ATTHIZ4_1 5329,380921
#define  FSMC_PATT4_ATTHIZ4_2 5330,381011
#define  FSMC_PATT4_ATTHIZ4_3 5331,381101
#define  FSMC_PATT4_ATTHIZ4_4 5332,381191
#define  FSMC_PATT4_ATTHIZ4_5 5333,381281
#define  FSMC_PATT4_ATTHIZ4_6 5334,381371
#define  FSMC_PATT4_ATTHIZ4_7 5335,381461
#define  FSMC_PIO4_IOSET4 5338,381635
#define  FSMC_PIO4_IOSET4_0 5339,381755
#define  FSMC_PIO4_IOSET4_1 5340,381845
#define  FSMC_PIO4_IOSET4_2 5341,381935
#define  FSMC_PIO4_IOSET4_3 5342,382025
#define  FSMC_PIO4_IOSET4_4 5343,382115
#define  FSMC_PIO4_IOSET4_5 5344,382205
#define  FSMC_PIO4_IOSET4_6 5345,382295
#define  FSMC_PIO4_IOSET4_7 5346,382385
#define  FSMC_PIO4_IOWAIT4 5348,382477
#define  FSMC_PIO4_IOWAIT4_0 5349,382597
#define  FSMC_PIO4_IOWAIT4_1 5350,382687
#define  FSMC_PIO4_IOWAIT4_2 5351,382777
#define  FSMC_PIO4_IOWAIT4_3 5352,382867
#define  FSMC_PIO4_IOWAIT4_4 5353,382957
#define  FSMC_PIO4_IOWAIT4_5 5354,383047
#define  FSMC_PIO4_IOWAIT4_6 5355,383137
#define  FSMC_PIO4_IOWAIT4_7 5356,383227
#define  FSMC_PIO4_IOHOLD4 5358,383319
#define  FSMC_PIO4_IOHOLD4_0 5359,383439
#define  FSMC_PIO4_IOHOLD4_1 5360,383529
#define  FSMC_PIO4_IOHOLD4_2 5361,383619
#define  FSMC_PIO4_IOHOLD4_3 5362,383709
#define  FSMC_PIO4_IOHOLD4_4 5363,383799
#define  FSMC_PIO4_IOHOLD4_5 5364,383889
#define  FSMC_PIO4_IOHOLD4_6 5365,383979
#define  FSMC_PIO4_IOHOLD4_7 5366,384069
#define  FSMC_PIO4_IOHIZ4 5368,384161
#define  FSMC_PIO4_IOHIZ4_0 5369,384287
#define  FSMC_PIO4_IOHIZ4_1 5370,384377
#define  FSMC_PIO4_IOHIZ4_2 5371,384467
#define  FSMC_PIO4_IOHIZ4_3 5372,384557
#define  FSMC_PIO4_IOHIZ4_4 5373,384647
#define  FSMC_PIO4_IOHIZ4_5 5374,384737
#define  FSMC_PIO4_IOHIZ4_6 5375,384827
#define  FSMC_PIO4_IOHIZ4_7 5376,384917
#define  FSMC_ECCR2_ECC2 5379,385091
#define  FSMC_ECCR3_ECC3 5382,385270
#define  SDIO_POWER_PWRCTRL 5391,385861
#define  SDIO_POWER_PWRCTRL_0 5392,385991
#define  SDIO_POWER_PWRCTRL_1 5393,386081
#define  SDIO_CLKCR_CLKDIV 5396,386255
#define  SDIO_CLKCR_CLKEN 5397,386359
#define  SDIO_CLKCR_PWRSAV 5398,386460
#define  SDIO_CLKCR_BYPASS 5399,386575
#define  SDIO_CLKCR_WIDBUS 5401,386693
#define  SDIO_CLKCR_WIDBUS_0 5402,386821
#define  SDIO_CLKCR_WIDBUS_1 5403,386911
#define  SDIO_CLKCR_NEGEDGE 5405,387003
#define  SDIO_CLKCR_HWFC_EN 5406,387119
#define  SDIO_ARG_CMDARG 5409,387310
#define  SDIO_CMD_CMDINDEX 5412,387499
#define  SDIO_CMD_WAITRESP 5414,387599
#define  SDIO_CMD_WAITRESP_0 5415,387727
#define  SDIO_CMD_WAITRESP_1 5416,387818
#define  SDIO_CMD_WAITINT 5418,387911
#define  SDIO_CMD_WAITPEND 5419,388028
#define  SDIO_CMD_CPSMEN 5420,388175
#define  SDIO_CMD_SDIOSUSPEND 5421,388304
#define  SDIO_CMD_ENCMDCOMPL 5422,388411
#define  SDIO_CMD_NIEN 5423,388517
#define  SDIO_CMD_CEATACMD 5424,388622
#define  SDIO_RESPCMD_RESPCMD 5427,388805
#define  SDIO_RESP0_CARDSTATUS0 5430,388996
#define  SDIO_RESP1_CARDSTATUS1 5433,389176
#define  SDIO_RESP2_CARDSTATUS2 5436,389356
#define  SDIO_RESP3_CARDSTATUS3 5439,389536
#define  SDIO_RESP4_CARDSTATUS4 5442,389716
#define  SDIO_DTIMER_DATATIME 5445,389896
#define  SDIO_DLEN_DATALENGTH 5448,390085
#define  SDIO_DCTRL_DTEN 5451,390271
#define  SDIO_DCTRL_DTDIR 5452,390381
#define  SDIO_DCTRL_DTMODE 5453,390499
#define  SDIO_DCTRL_DMAEN 5454,390612
#define  SDIO_DCTRL_DBLOCKSIZE 5456,390714
#define  SDIO_DCTRL_DBLOCKSIZE_0 5457,390837
#define  SDIO_DCTRL_DBLOCKSIZE_1 5458,390927
#define  SDIO_DCTRL_DBLOCKSIZE_2 5459,391017
#define  SDIO_DCTRL_DBLOCKSIZE_3 5460,391107
#define  SDIO_DCTRL_RWSTART 5462,391199
#define  SDIO_DCTRL_RWSTOP 5463,391299
#define  SDIO_DCTRL_RWMOD 5464,391398
#define  SDIO_DCTRL_SDIOEN 5465,391497
#define  SDIO_DCOUNT_DATACOUNT 5468,391689
#define  SDIO_STA_CCRCFAIL 5471,391874
#define  SDIO_STA_DCRCFAIL 5472,392003
#define  SDIO_STA_CTIMEOUT 5473,392131
#define  SDIO_STA_DTIMEOUT 5474,392240
#define  SDIO_STA_TXUNDERR 5475,392337
#define  SDIO_STA_RXOVERR 5476,392450
#define  SDIO_STA_CMDREND 5477,392562
#define  SDIO_STA_CMDSENT 5478,392691
#define  SDIO_STA_DATAEND 5479,392811
#define  SDIO_STA_STBITERR 5480,392939
#define  SDIO_STA_DBCKEND 5481,393083
#define  SDIO_STA_CMDACT 5482,393211
#define  SDIO_STA_TXACT 5483,393324
#define  SDIO_STA_RXACT 5484,393434
#define  SDIO_STA_TXFIFOHE 5485,393543
#define  SDIO_STA_RXFIFOHF 5486,393699
#define  SDIO_STA_TXFIFOF 5487,393846
#define  SDIO_STA_RXFIFOF 5488,393949
#define  SDIO_STA_TXFIFOE 5489,394051
#define  SDIO_STA_RXFIFOE 5490,394155
#define  SDIO_STA_TXDAVL 5491,394258
#define  SDIO_STA_RXDAVL 5492,394374
#define  SDIO_STA_SDIOIT 5493,394489
#define  SDIO_STA_CEATAEND 5494,394597
#define  SDIO_ICR_CCRCFAILC 5497,394817
#define  SDIO_ICR_DCRCFAILC 5498,394925
#define  SDIO_ICR_CTIMEOUTC 5499,395033
#define  SDIO_ICR_DTIMEOUTC 5500,395141
#define  SDIO_ICR_TXUNDERRC 5501,395249
#define  SDIO_ICR_RXOVERRC 5502,395357
#define  SDIO_ICR_CMDRENDC 5503,395464
#define  SDIO_ICR_CMDSENTC 5504,395571
#define  SDIO_ICR_DATAENDC 5505,395678
#define  SDIO_ICR_STBITERRC 5506,395785
#define  SDIO_ICR_DBCKENDC 5507,395893
#define  SDIO_ICR_SDIOITC 5508,396000
#define  SDIO_ICR_CEATAENDC 5509,396106
#define  SDIO_MASK_CCRCFAILIE 5512,396298
#define  SDIO_MASK_DCRCFAILIE 5513,396416
#define  SDIO_MASK_CTIMEOUTIE 5514,396531
#define  SDIO_MASK_DTIMEOUTIE 5515,396648
#define  SDIO_MASK_TXUNDERRIE 5516,396762
#define  SDIO_MASK_RXOVERRIE 5517,396886
#define  SDIO_MASK_CMDRENDIE 5518,397009
#define  SDIO_MASK_CMDSENTIE 5519,397136
#define  SDIO_MASK_DATAENDIE 5520,397250
#define  SDIO_MASK_STBITERRIE 5521,397360
#define  SDIO_MASK_DBCKENDIE 5522,397477
#define  SDIO_MASK_CMDACTIE 5523,397593
#define  SDIO_MASK_TXACTIE 5524,397709
#define  SDIO_MASK_RXACTIE 5525,397831
#define  SDIO_MASK_TXFIFOHEIE 5526,397953
#define  SDIO_MASK_RXFIFOHFIE 5527,398073
#define  SDIO_MASK_TXFIFOFIE 5528,398192
#define  SDIO_MASK_RXFIFOFIE 5529,398306
#define  SDIO_MASK_TXFIFOEIE 5530,398420
#define  SDIO_MASK_RXFIFOEIE 5531,398535
#define  SDIO_MASK_TXDAVLIE 5532,398650
#define  SDIO_MASK_RXDAVLIE 5533,398777
#define  SDIO_MASK_SDIOITIE 5534,398904
#define  SDIO_MASK_CEATAENDIE 5535,399034
#define  SDIO_FIFOCNT_FIFOCOUNT 5538,399261
#define  SDIO_FIFO_FIFODATA 5541,399494
#define  USB_EP0R_EA 5551,400142
#define  USB_EP0R_STAT_TX 5553,400245
#define  USB_EP0R_STAT_TX_0 5554,400389
#define  USB_EP0R_STAT_TX_1 5555,400479
#define  USB_EP0R_DTOG_TX 5557,400571
#define  USB_EP0R_CTR_TX 5558,400695
#define  USB_EP0R_EP_KIND 5559,400813
#define  USB_EP0R_EP_TYPE 5561,400913
#define  USB_EP0R_EP_TYPE_0 5562,401031
#define  USB_EP0R_EP_TYPE_1 5563,401121
#define  USB_EP0R_SETUP 5565,401213
#define  USB_EP0R_STAT_RX 5567,401327
#define  USB_EP0R_STAT_RX_0 5568,401468
#define  USB_EP0R_STAT_RX_1 5569,401558
#define  USB_EP0R_DTOG_RX 5571,401650
#define  USB_EP0R_CTR_RX 5572,401771
#define  USB_EP1R_EA 5575,401970
#define  USB_EP1R_STAT_TX 5577,402073
#define  USB_EP1R_STAT_TX_0 5578,402217
#define  USB_EP1R_STAT_TX_1 5579,402307
#define  USB_EP1R_DTOG_TX 5581,402399
#define  USB_EP1R_CTR_TX 5582,402523
#define  USB_EP1R_EP_KIND 5583,402641
#define  USB_EP1R_EP_TYPE 5585,402741
#define  USB_EP1R_EP_TYPE_0 5586,402859
#define  USB_EP1R_EP_TYPE_1 5587,402949
#define  USB_EP1R_SETUP 5589,403041
#define  USB_EP1R_STAT_RX 5591,403155
#define  USB_EP1R_STAT_RX_0 5592,403296
#define  USB_EP1R_STAT_RX_1 5593,403386
#define  USB_EP1R_DTOG_RX 5595,403478
#define  USB_EP1R_CTR_RX 5596,403599
#define  USB_EP2R_EA 5599,403798
#define  USB_EP2R_STAT_TX 5601,403901
#define  USB_EP2R_STAT_TX_0 5602,404045
#define  USB_EP2R_STAT_TX_1 5603,404135
#define  USB_EP2R_DTOG_TX 5605,404227
#define  USB_EP2R_CTR_TX 5606,404351
#define  USB_EP2R_EP_KIND 5607,404469
#define  USB_EP2R_EP_TYPE 5609,404569
#define  USB_EP2R_EP_TYPE_0 5610,404687
#define  USB_EP2R_EP_TYPE_1 5611,404777
#define  USB_EP2R_SETUP 5613,404869
#define  USB_EP2R_STAT_RX 5615,404983
#define  USB_EP2R_STAT_RX_0 5616,405124
#define  USB_EP2R_STAT_RX_1 5617,405214
#define  USB_EP2R_DTOG_RX 5619,405306
#define  USB_EP2R_CTR_RX 5620,405427
#define  USB_EP3R_EA 5623,405626
#define  USB_EP3R_STAT_TX 5625,405729
#define  USB_EP3R_STAT_TX_0 5626,405873
#define  USB_EP3R_STAT_TX_1 5627,405963
#define  USB_EP3R_DTOG_TX 5629,406055
#define  USB_EP3R_CTR_TX 5630,406179
#define  USB_EP3R_EP_KIND 5631,406297
#define  USB_EP3R_EP_TYPE 5633,406397
#define  USB_EP3R_EP_TYPE_0 5634,406515
#define  USB_EP3R_EP_TYPE_1 5635,406605
#define  USB_EP3R_SETUP 5637,406697
#define  USB_EP3R_STAT_RX 5639,406811
#define  USB_EP3R_STAT_RX_0 5640,406952
#define  USB_EP3R_STAT_RX_1 5641,407042
#define  USB_EP3R_DTOG_RX 5643,407134
#define  USB_EP3R_CTR_RX 5644,407255
#define  USB_EP4R_EA 5647,407454
#define  USB_EP4R_STAT_TX 5649,407557
#define  USB_EP4R_STAT_TX_0 5650,407701
#define  USB_EP4R_STAT_TX_1 5651,407791
#define  USB_EP4R_DTOG_TX 5653,407883
#define  USB_EP4R_CTR_TX 5654,408007
#define  USB_EP4R_EP_KIND 5655,408125
#define  USB_EP4R_EP_TYPE 5657,408225
#define  USB_EP4R_EP_TYPE_0 5658,408343
#define  USB_EP4R_EP_TYPE_1 5659,408433
#define  USB_EP4R_SETUP 5661,408525
#define  USB_EP4R_STAT_RX 5663,408639
#define  USB_EP4R_STAT_RX_0 5664,408780
#define  USB_EP4R_STAT_RX_1 5665,408870
#define  USB_EP4R_DTOG_RX 5667,408962
#define  USB_EP4R_CTR_RX 5668,409083
#define  USB_EP5R_EA 5671,409282
#define  USB_EP5R_STAT_TX 5673,409385
#define  USB_EP5R_STAT_TX_0 5674,409529
#define  USB_EP5R_STAT_TX_1 5675,409619
#define  USB_EP5R_DTOG_TX 5677,409711
#define  USB_EP5R_CTR_TX 5678,409835
#define  USB_EP5R_EP_KIND 5679,409953
#define  USB_EP5R_EP_TYPE 5681,410053
#define  USB_EP5R_EP_TYPE_0 5682,410171
#define  USB_EP5R_EP_TYPE_1 5683,410261
#define  USB_EP5R_SETUP 5685,410353
#define  USB_EP5R_STAT_RX 5687,410467
#define  USB_EP5R_STAT_RX_0 5688,410608
#define  USB_EP5R_STAT_RX_1 5689,410698
#define  USB_EP5R_DTOG_RX 5691,410790
#define  USB_EP5R_CTR_RX 5692,410911
#define  USB_EP6R_EA 5695,411110
#define  USB_EP6R_STAT_TX 5697,411213
#define  USB_EP6R_STAT_TX_0 5698,411357
#define  USB_EP6R_STAT_TX_1 5699,411447
#define  USB_EP6R_DTOG_TX 5701,411539
#define  USB_EP6R_CTR_TX 5702,411663
#define  USB_EP6R_EP_KIND 5703,411781
#define  USB_EP6R_EP_TYPE 5705,411881
#define  USB_EP6R_EP_TYPE_0 5706,411999
#define  USB_EP6R_EP_TYPE_1 5707,412089
#define  USB_EP6R_SETUP 5709,412181
#define  USB_EP6R_STAT_RX 5711,412295
#define  USB_EP6R_STAT_RX_0 5712,412436
#define  USB_EP6R_STAT_RX_1 5713,412526
#define  USB_EP6R_DTOG_RX 5715,412618
#define  USB_EP6R_CTR_RX 5716,412739
#define  USB_EP7R_EA 5719,412938
#define  USB_EP7R_STAT_TX 5721,413041
#define  USB_EP7R_STAT_TX_0 5722,413185
#define  USB_EP7R_STAT_TX_1 5723,413275
#define  USB_EP7R_DTOG_TX 5725,413367
#define  USB_EP7R_CTR_TX 5726,413491
#define  USB_EP7R_EP_KIND 5727,413609
#define  USB_EP7R_EP_TYPE 5729,413709
#define  USB_EP7R_EP_TYPE_0 5730,413827
#define  USB_EP7R_EP_TYPE_1 5731,413917
#define  USB_EP7R_SETUP 5733,414009
#define  USB_EP7R_STAT_RX 5735,414123
#define  USB_EP7R_STAT_RX_0 5736,414264
#define  USB_EP7R_STAT_RX_1 5737,414354
#define  USB_EP7R_DTOG_RX 5739,414446
#define  USB_EP7R_CTR_RX 5740,414567
#define  USB_CNTR_FRES 5744,414792
#define  USB_CNTR_PDWN 5745,414892
#define  USB_CNTR_LP_MODE 5746,414987
#define  USB_CNTR_FSUSP 5747,415086
#define  USB_CNTR_RESUME 5748,415184
#define  USB_CNTR_ESOFM 5749,415283
#define  USB_CNTR_SOFM 5750,415406
#define  USB_CNTR_RESETM 5751,415520
#define  USB_CNTR_SUSPM 5752,415625
#define  USB_CNTR_WKUPM 5753,415737
#define  USB_CNTR_ERRM 5754,415843
#define  USB_CNTR_PMAOVRM 5755,415948
#define  USB_CNTR_CTRM 5756,416082
#define  USB_ISTR_EP_ID 5759,416282
#define  USB_ISTR_DIR 5760,416386
#define  USB_ISTR_ESOF 5761,416495
#define  USB_ISTR_SOF 5762,416603
#define  USB_ISTR_RESET 5763,416702
#define  USB_ISTR_SUSP 5764,416804
#define  USB_ISTR_WKUP 5765,416909
#define  USB_ISTR_ERR 5766,417001
#define  USB_ISTR_PMAOVR 5767,417091
#define  USB_ISTR_CTR 5768,417210
#define  USB_FNR_FN 5771,417395
#define  USB_FNR_LSOF 5772,417492
#define  USB_FNR_LCK 5773,417585
#define  USB_FNR_RXDM 5774,417676
#define  USB_FNR_RXDP 5775,417787
#define  USB_DADDR_ADD 5778,417982
#define  USB_DADDR_ADD0 5779,418097
#define  USB_DADDR_ADD1 5780,418187
#define  USB_DADDR_ADD2 5781,418277
#define  USB_DADDR_ADD3 5782,418367
#define  USB_DADDR_ADD4 5783,418457
#define  USB_DADDR_ADD5 5784,418547
#define  USB_DADDR_ADD6 5785,418637
#define  USB_DADDR_EF 5787,418729
#define  USB_BTABLE_BTABLE 5790,418917
#define  USB_ADDR0_TX_ADDR0_TX 5794,419131
#define  USB_ADDR1_TX_ADDR1_TX 5797,419329
#define  USB_ADDR2_TX_ADDR2_TX 5800,419527
#define  USB_ADDR3_TX_ADDR3_TX 5803,419725
#define  USB_ADDR4_TX_ADDR4_TX 5806,419923
#define  USB_ADDR5_TX_ADDR5_TX 5809,420121
#define  USB_ADDR6_TX_ADDR6_TX 5812,420319
#define  USB_ADDR7_TX_ADDR7_TX 5815,420517
#define  USB_COUNT0_TX_COUNT0_TX 5820,420799
#define  USB_COUNT1_TX_COUNT1_TX 5823,420993
#define  USB_COUNT2_TX_COUNT2_TX 5826,421187
#define  USB_COUNT3_TX_COUNT3_TX 5829,421381
#define  USB_COUNT4_TX_COUNT4_TX 5832,421575
#define  USB_COUNT5_TX_COUNT5_TX 5835,421769
#define  USB_COUNT6_TX_COUNT6_TX 5838,421963
#define  USB_COUNT7_TX_COUNT7_TX 5841,422157
#define  USB_COUNT0_TX_0_COUNT0_TX_0 5846,422435
#define  USB_COUNT0_TX_1_COUNT0_TX_1 5849,422635
#define  USB_COUNT1_TX_0_COUNT1_TX_0 5852,422836
#define  USB_COUNT1_TX_1_COUNT1_TX_1 5855,423037
#define  USB_COUNT2_TX_0_COUNT2_TX_0 5858,423239
#define  USB_COUNT2_TX_1_COUNT2_TX_1 5861,423439
#define  USB_COUNT3_TX_0_COUNT3_TX_0 5864,423640
#define  USB_COUNT3_TX_1_COUNT3_TX_1 5867,423840
#define  USB_COUNT4_TX_0_COUNT4_TX_0 5870,424041
#define  USB_COUNT4_TX_1_COUNT4_TX_1 5873,424241
#define  USB_COUNT5_TX_0_COUNT5_TX_0 5876,424442
#define  USB_COUNT5_TX_1_COUNT5_TX_1 5879,424642
#define  USB_COUNT6_TX_0_COUNT6_TX_0 5882,424843
#define  USB_COUNT6_TX_1_COUNT6_TX_1 5885,425043
#define  USB_COUNT7_TX_0_COUNT7_TX_0 5888,425244
#define  USB_COUNT7_TX_1_COUNT7_TX_1 5891,425444
#define  USB_ADDR0_RX_ADDR0_RX 5896,425729
#define  USB_ADDR1_RX_ADDR1_RX 5899,425924
#define  USB_ADDR2_RX_ADDR2_RX 5902,426119
#define  USB_ADDR3_RX_ADDR3_RX 5905,426314
#define  USB_ADDR4_RX_ADDR4_RX 5908,426509
#define  USB_ADDR5_RX_ADDR5_RX 5911,426704
#define  USB_ADDR6_RX_ADDR6_RX 5914,426899
#define  USB_ADDR7_RX_ADDR7_RX 5917,427094
#define  USB_COUNT0_RX_COUNT0_RX 5922,427373
#define  USB_COUNT0_RX_NUM_BLOCK 5924,427480
#define  USB_COUNT0_RX_NUM_BLOCK_0 5925,427603
#define  USB_COUNT0_RX_NUM_BLOCK_1 5926,427693
#define  USB_COUNT0_RX_NUM_BLOCK_2 5927,427783
#define  USB_COUNT0_RX_NUM_BLOCK_3 5928,427873
#define  USB_COUNT0_RX_NUM_BLOCK_4 5929,427963
#define  USB_COUNT0_RX_BLSIZE 5931,428055
#define  USB_COUNT1_RX_COUNT1_RX 5934,428234
#define  USB_COUNT1_RX_NUM_BLOCK 5936,428341
#define  USB_COUNT1_RX_NUM_BLOCK_0 5937,428464
#define  USB_COUNT1_RX_NUM_BLOCK_1 5938,428554
#define  USB_COUNT1_RX_NUM_BLOCK_2 5939,428644
#define  USB_COUNT1_RX_NUM_BLOCK_3 5940,428734
#define  USB_COUNT1_RX_NUM_BLOCK_4 5941,428824
#define  USB_COUNT1_RX_BLSIZE 5943,428916
#define  USB_COUNT2_RX_COUNT2_RX 5946,429095
#define  USB_COUNT2_RX_NUM_BLOCK 5948,429202
#define  USB_COUNT2_RX_NUM_BLOCK_0 5949,429325
#define  USB_COUNT2_RX_NUM_BLOCK_1 5950,429415
#define  USB_COUNT2_RX_NUM_BLOCK_2 5951,429505
#define  USB_COUNT2_RX_NUM_BLOCK_3 5952,429595
#define  USB_COUNT2_RX_NUM_BLOCK_4 5953,429685
#define  USB_COUNT2_RX_BLSIZE 5955,429777
#define  USB_COUNT3_RX_COUNT3_RX 5958,429956
#define  USB_COUNT3_RX_NUM_BLOCK 5960,430063
#define  USB_COUNT3_RX_NUM_BLOCK_0 5961,430186
#define  USB_COUNT3_RX_NUM_BLOCK_1 5962,430276
#define  USB_COUNT3_RX_NUM_BLOCK_2 5963,430366
#define  USB_COUNT3_RX_NUM_BLOCK_3 5964,430456
#define  USB_COUNT3_RX_NUM_BLOCK_4 5965,430546
#define  USB_COUNT3_RX_BLSIZE 5967,430638
#define  USB_COUNT4_RX_COUNT4_RX 5970,430817
#define  USB_COUNT4_RX_NUM_BLOCK 5972,430924
#define  USB_COUNT4_RX_NUM_BLOCK_0 5973,431047
#define  USB_COUNT4_RX_NUM_BLOCK_1 5974,431137
#define  USB_COUNT4_RX_NUM_BLOCK_2 5975,431227
#define  USB_COUNT4_RX_NUM_BLOCK_3 5976,431317
#define  USB_COUNT4_RX_NUM_BLOCK_4 5977,431407
#define  USB_COUNT4_RX_BLSIZE 5979,431499
#define  USB_COUNT5_RX_COUNT5_RX 5982,431678
#define  USB_COUNT5_RX_NUM_BLOCK 5984,431785
#define  USB_COUNT5_RX_NUM_BLOCK_0 5985,431908
#define  USB_COUNT5_RX_NUM_BLOCK_1 5986,431998
#define  USB_COUNT5_RX_NUM_BLOCK_2 5987,432088
#define  USB_COUNT5_RX_NUM_BLOCK_3 5988,432178
#define  USB_COUNT5_RX_NUM_BLOCK_4 5989,432268
#define  USB_COUNT5_RX_BLSIZE 5991,432360
#define  USB_COUNT6_RX_COUNT6_RX 5994,432539
#define  USB_COUNT6_RX_NUM_BLOCK 5996,432646
#define  USB_COUNT6_RX_NUM_BLOCK_0 5997,432769
#define  USB_COUNT6_RX_NUM_BLOCK_1 5998,432859
#define  USB_COUNT6_RX_NUM_BLOCK_2 5999,432949
#define  USB_COUNT6_RX_NUM_BLOCK_3 6000,433039
#define  USB_COUNT6_RX_NUM_BLOCK_4 6001,433129
#define  USB_COUNT6_RX_BLSIZE 6003,433221
#define  USB_COUNT7_RX_COUNT7_RX 6006,433400
#define  USB_COUNT7_RX_NUM_BLOCK 6008,433507
#define  USB_COUNT7_RX_NUM_BLOCK_0 6009,433630
#define  USB_COUNT7_RX_NUM_BLOCK_1 6010,433720
#define  USB_COUNT7_RX_NUM_BLOCK_2 6011,433810
#define  USB_COUNT7_RX_NUM_BLOCK_3 6012,433900
#define  USB_COUNT7_RX_NUM_BLOCK_4 6013,433990
#define  USB_COUNT7_RX_BLSIZE 6015,434082
#define  USB_COUNT0_RX_0_COUNT0_RX_0 6020,434345
#define  USB_COUNT0_RX_0_NUM_BLOCK_0 6022,434458
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0 6023,434589
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1 6024,434679
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2 6025,434769
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3 6026,434859
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4 6027,434949
#define  USB_COUNT0_RX_0_BLSIZE_0 6029,435041
#define  USB_COUNT0_RX_1_COUNT0_RX_1 6032,435226
#define  USB_COUNT0_RX_1_NUM_BLOCK_1 6034,435340
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0 6035,435472
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1 6036,435562
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2 6037,435652
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3 6038,435742
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4 6039,435832
#define  USB_COUNT0_RX_1_BLSIZE_1 6041,435924
#define  USB_COUNT1_RX_0_COUNT1_RX_0 6044,436110
#define  USB_COUNT1_RX_0_NUM_BLOCK_0 6046,436223
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0 6047,436354
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1 6048,436444
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2 6049,436534
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3 6050,436624
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4 6051,436714
#define  USB_COUNT1_RX_0_BLSIZE_0 6053,436806
#define  USB_COUNT1_RX_1_COUNT1_RX_1 6056,436991
#define  USB_COUNT1_RX_1_NUM_BLOCK_1 6058,437105
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0 6059,437237
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1 6060,437327
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2 6061,437417
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3 6062,437507
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4 6063,437597
#define  USB_COUNT1_RX_1_BLSIZE_1 6065,437689
#define  USB_COUNT2_RX_0_COUNT2_RX_0 6068,437875
#define  USB_COUNT2_RX_0_NUM_BLOCK_0 6070,437988
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0 6071,438119
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1 6072,438209
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2 6073,438299
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3 6074,438389
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4 6075,438479
#define  USB_COUNT2_RX_0_BLSIZE_0 6077,438571
#define  USB_COUNT2_RX_1_COUNT2_RX_1 6080,438756
#define  USB_COUNT2_RX_1_NUM_BLOCK_1 6082,438870
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0 6083,439002
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1 6084,439092
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2 6085,439182
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3 6086,439272
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4 6087,439362
#define  USB_COUNT2_RX_1_BLSIZE_1 6089,439454
#define  USB_COUNT3_RX_0_COUNT3_RX_0 6092,439640
#define  USB_COUNT3_RX_0_NUM_BLOCK_0 6094,439753
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0 6095,439884
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1 6096,439974
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2 6097,440064
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3 6098,440154
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4 6099,440244
#define  USB_COUNT3_RX_0_BLSIZE_0 6101,440336
#define  USB_COUNT3_RX_1_COUNT3_RX_1 6104,440521
#define  USB_COUNT3_RX_1_NUM_BLOCK_1 6106,440635
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0 6107,440767
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1 6108,440857
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2 6109,440947
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3 6110,441037
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4 6111,441127
#define  USB_COUNT3_RX_1_BLSIZE_1 6113,441219
#define  USB_COUNT4_RX_0_COUNT4_RX_0 6116,441405
#define  USB_COUNT4_RX_0_NUM_BLOCK_0 6118,441518
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0 6119,441649
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1 6120,441738
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2 6121,441827
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3 6122,441916
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4 6123,442005
#define  USB_COUNT4_RX_0_BLSIZE_0 6125,442096
#define  USB_COUNT4_RX_1_COUNT4_RX_1 6128,442281
#define  USB_COUNT4_RX_1_NUM_BLOCK_1 6130,442395
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0 6131,442527
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1 6132,442617
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2 6133,442707
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3 6134,442797
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4 6135,442887
#define  USB_COUNT4_RX_1_BLSIZE_1 6137,442979
#define  USB_COUNT5_RX_0_COUNT5_RX_0 6140,443165
#define  USB_COUNT5_RX_0_NUM_BLOCK_0 6142,443278
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0 6143,443409
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1 6144,443499
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2 6145,443589
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3 6146,443679
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4 6147,443769
#define  USB_COUNT5_RX_0_BLSIZE_0 6149,443861
#define  USB_COUNT5_RX_1_COUNT5_RX_1 6152,444046
#define  USB_COUNT5_RX_1_NUM_BLOCK_1 6154,444160
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0 6155,444292
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1 6156,444382
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2 6157,444472
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3 6158,444562
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4 6159,444652
#define  USB_COUNT5_RX_1_BLSIZE_1 6161,444744
#define  USB_COUNT6_RX_0_COUNT6_RX_0 6164,444930
#define  USB_COUNT6_RX_0_NUM_BLOCK_0 6166,445043
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0 6167,445174
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1 6168,445264
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2 6169,445354
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3 6170,445444
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4 6171,445534
#define  USB_COUNT6_RX_0_BLSIZE_0 6173,445626
#define  USB_COUNT6_RX_1_COUNT6_RX_1 6176,445811
#define  USB_COUNT6_RX_1_NUM_BLOCK_1 6178,445925
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0 6179,446057
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1 6180,446147
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2 6181,446237
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3 6182,446327
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4 6183,446417
#define  USB_COUNT6_RX_1_BLSIZE_1 6185,446509
#define  USB_COUNT7_RX_0_COUNT7_RX_0 6188,446695
#define  USB_COUNT7_RX_0_NUM_BLOCK_0 6190,446808
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0 6191,446939
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1 6192,447029
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2 6193,447119
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3 6194,447209
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4 6195,447299
#define  USB_COUNT7_RX_0_BLSIZE_0 6197,447391
#define  USB_COUNT7_RX_1_COUNT7_RX_1 6200,447576
#define  USB_COUNT7_RX_1_NUM_BLOCK_1 6202,447690
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0 6203,447822
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1 6204,447912
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2 6205,448002
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3 6206,448092
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4 6207,448182
#define  USB_COUNT7_RX_1_BLSIZE_1 6209,448274
#define  CAN_MCR_INRQ 6219,448914
#define  CAN_MCR_SLEEP 6220,449021
#define  CAN_MCR_TXFP 6221,449124
#define  CAN_MCR_RFLM 6222,449231
#define  CAN_MCR_NART 6223,449340
#define  CAN_MCR_AWUM 6224,449452
#define  CAN_MCR_ABOM 6225,449558
#define  CAN_MCR_TTCM 6226,449671
#define  CAN_MCR_RESET 6227,449789
#define  CAN_MSR_INAK 6230,449983
#define  CAN_MSR_SLAK 6231,450094
#define  CAN_MSR_ERRI 6232,450196
#define  CAN_MSR_WKUI 6233,450296
#define  CAN_MSR_SLAKI 6234,450397
#define  CAN_MSR_TXM 6235,450509
#define  CAN_MSR_RXM 6236,450607
#define  CAN_MSR_SAMP 6237,450704
#define  CAN_MSR_RX 6238,450806
#define  CAN_TSR_RQCP0 6241,450988
#define  CAN_TSR_TXOK0 6242,451099
#define  CAN_TSR_ALST0 6243,451211
#define  CAN_TSR_TERR0 6244,451325
#define  CAN_TSR_ABRQ0 6245,451440
#define  CAN_TSR_RQCP1 6246,451551
#define  CAN_TSR_TXOK1 6247,451662
#define  CAN_TSR_ALST1 6248,451774
#define  CAN_TSR_TERR1 6249,451888
#define  CAN_TSR_ABRQ1 6250,452003
#define  CAN_TSR_RQCP2 6251,452115
#define  CAN_TSR_TXOK2 6252,452226
#define  CAN_TSR_ALST2 6253,452339
#define  CAN_TSR_TERR2 6254,452454
#define  CAN_TSR_ABRQ2 6255,452570
#define  CAN_TSR_CODE 6256,452682
#define  CAN_TSR_TME 6258,452781
#define  CAN_TSR_TME0 6259,452879
#define  CAN_TSR_TME1 6260,452988
#define  CAN_TSR_TME2 6261,453097
#define  CAN_TSR_LOW 6263,453208
#define  CAN_TSR_LOW0 6264,453306
#define  CAN_TSR_LOW1 6265,453425
#define  CAN_TSR_LOW2 6266,453544
#define  CAN_RF0R_FMP0 6269,453747
#define  CAN_RF0R_FULL0 6270,453854
#define  CAN_RF0R_FOVR0 6271,453950
#define  CAN_RF0R_RFOM0 6272,454049
#define  CAN_RF1R_FMP1 6275,454247
#define  CAN_RF1R_FULL1 6276,454354
#define  CAN_RF1R_FOVR1 6277,454450
#define  CAN_RF1R_RFOM1 6278,454549
#define  CAN_IER_TMEIE 6281,454747
#define  CAN_IER_FMPIE0 6282,454871
#define  CAN_IER_FFIE0 6283,454993
#define  CAN_IER_FOVIE0 6284,455104
#define  CAN_IER_FMPIE1 6285,455218
#define  CAN_IER_FFIE1 6286,455340
#define  CAN_IER_FOVIE1 6287,455451
#define  CAN_IER_EWGIE 6288,455565
#define  CAN_IER_EPVIE 6289,455680
#define  CAN_IER_BOFIE 6290,455795
#define  CAN_IER_LECIE 6291,455904
#define  CAN_IER_ERRIE 6292,456021
#define  CAN_IER_WKUIE 6293,456128
#define  CAN_IER_SLKIE 6294,456236
#define  CAN_ESR_EWGF 6297,456427
#define  CAN_ESR_EPVF 6298,456530
#define  CAN_ESR_BOFF 6299,456633
#define  CAN_ESR_LEC 6301,456732
#define  CAN_ESR_LEC_0 6302,456848
#define  CAN_ESR_LEC_1 6303,456938
#define  CAN_ESR_LEC_2 6304,457028
#define  CAN_ESR_TEC 6306,457120
#define  CAN_ESR_REC 6307,457263
#define  CAN_BTR_BRP 6310,457453
#define  CAN_BTR_TS1 6311,457557
#define  CAN_BTR_TS2 6312,457656
#define  CAN_BTR_SJW 6313,457755
#define  CAN_BTR_LBKM 6314,457868
#define  CAN_BTR_SILM 6315,457975
#define  CAN_TI0R_TXRQ 6319,458182
#define  CAN_TI0R_RTR 6320,458291
#define  CAN_TI0R_IDE 6321,458403
#define  CAN_TI0R_EXID 6322,458508
#define  CAN_TI0R_STID 6323,458612
#define  CAN_TDT0R_DLC 6326,458823
#define  CAN_TDT0R_TGT 6327,458924
#define  CAN_TDT0R_TIME 6328,459029
#define  CAN_TDL0R_DATA0 6331,459216
#define  CAN_TDL0R_DATA1 6332,459312
#define  CAN_TDL0R_DATA2 6333,459408
#define  CAN_TDL0R_DATA3 6334,459504
#define  CAN_TDH0R_DATA4 6337,459684
#define  CAN_TDH0R_DATA5 6338,459780
#define  CAN_TDH0R_DATA6 6339,459876
#define  CAN_TDH0R_DATA7 6340,459972
#define  CAN_TI1R_TXRQ 6343,460152
#define  CAN_TI1R_RTR 6344,460261
#define  CAN_TI1R_IDE 6345,460373
#define  CAN_TI1R_EXID 6346,460478
#define  CAN_TI1R_STID 6347,460582
#define  CAN_TDT1R_DLC 6350,460793
#define  CAN_TDT1R_TGT 6351,460894
#define  CAN_TDT1R_TIME 6352,460999
#define  CAN_TDL1R_DATA0 6355,461186
#define  CAN_TDL1R_DATA1 6356,461282
#define  CAN_TDL1R_DATA2 6357,461378
#define  CAN_TDL1R_DATA3 6358,461474
#define  CAN_TDH1R_DATA4 6361,461654
#define  CAN_TDH1R_DATA5 6362,461750
#define  CAN_TDH1R_DATA6 6363,461846
#define  CAN_TDH1R_DATA7 6364,461942
#define  CAN_TI2R_TXRQ 6367,462122
#define  CAN_TI2R_RTR 6368,462231
#define  CAN_TI2R_IDE 6369,462343
#define  CAN_TI2R_EXID 6370,462448
#define  CAN_TI2R_STID 6371,462552
#define  CAN_TDT2R_DLC 6374,462765
#define  CAN_TDT2R_TGT 6375,462866
#define  CAN_TDT2R_TIME 6376,462971
#define  CAN_TDL2R_DATA0 6379,463158
#define  CAN_TDL2R_DATA1 6380,463254
#define  CAN_TDL2R_DATA2 6381,463350
#define  CAN_TDL2R_DATA3 6382,463446
#define  CAN_TDH2R_DATA4 6385,463626
#define  CAN_TDH2R_DATA5 6386,463722
#define  CAN_TDH2R_DATA6 6387,463818
#define  CAN_TDH2R_DATA7 6388,463914
#define  CAN_RI0R_RTR 6391,464094
#define  CAN_RI0R_IDE 6392,464206
#define  CAN_RI0R_EXID 6393,464311
#define  CAN_RI0R_STID 6394,464415
#define  CAN_RDT0R_DLC 6397,464626
#define  CAN_RDT0R_FMI 6398,464727
#define  CAN_RDT0R_TIME 6399,464830
#define  CAN_RDL0R_DATA0 6402,465017
#define  CAN_RDL0R_DATA1 6403,465113
#define  CAN_RDL0R_DATA2 6404,465209
#define  CAN_RDL0R_DATA3 6405,465305
#define  CAN_RDH0R_DATA4 6408,465485
#define  CAN_RDH0R_DATA5 6409,465581
#define  CAN_RDH0R_DATA6 6410,465677
#define  CAN_RDH0R_DATA7 6411,465773
#define  CAN_RI1R_RTR 6414,465953
#define  CAN_RI1R_IDE 6415,466065
#define  CAN_RI1R_EXID 6416,466170
#define  CAN_RI1R_STID 6417,466274
#define  CAN_RDT1R_DLC 6420,466485
#define  CAN_RDT1R_FMI 6421,466586
#define  CAN_RDT1R_TIME 6422,466689
#define  CAN_RDL1R_DATA0 6425,466876
#define  CAN_RDL1R_DATA1 6426,466972
#define  CAN_RDL1R_DATA2 6427,467068
#define  CAN_RDL1R_DATA3 6428,467164
#define  CAN_RDH1R_DATA4 6431,467344
#define  CAN_RDH1R_DATA5 6432,467440
#define  CAN_RDH1R_DATA6 6433,467536
#define  CAN_RDH1R_DATA7 6434,467632
#define  CAN_FMR_FINIT 6438,467842
#define  CAN_FM1R_FBM 6441,468027
#define  CAN_FM1R_FBM0 6442,468123
#define  CAN_FM1R_FBM1 6443,468230
#define  CAN_FM1R_FBM2 6444,468337
#define  CAN_FM1R_FBM3 6445,468444
#define  CAN_FM1R_FBM4 6446,468551
#define  CAN_FM1R_FBM5 6447,468658
#define  CAN_FM1R_FBM6 6448,468765
#define  CAN_FM1R_FBM7 6449,468872
#define  CAN_FM1R_FBM8 6450,468979
#define  CAN_FM1R_FBM9 6451,469086
#define  CAN_FM1R_FBM10 6452,469193
#define  CAN_FM1R_FBM11 6453,469301
#define  CAN_FM1R_FBM12 6454,469409
#define  CAN_FM1R_FBM13 6455,469517
#define  CAN_FS1R_FSC 6458,469709
#define  CAN_FS1R_FSC0 6459,469820
#define  CAN_FS1R_FSC1 6460,469937
#define  CAN_FS1R_FSC2 6461,470054
#define  CAN_FS1R_FSC3 6462,470171
#define  CAN_FS1R_FSC4 6463,470288
#define  CAN_FS1R_FSC5 6464,470405
#define  CAN_FS1R_FSC6 6465,470522
#define  CAN_FS1R_FSC7 6466,470639
#define  CAN_FS1R_FSC8 6467,470756
#define  CAN_FS1R_FSC9 6468,470873
#define  CAN_FS1R_FSC10 6469,470990
#define  CAN_FS1R_FSC11 6470,471108
#define  CAN_FS1R_FSC12 6471,471226
#define  CAN_FS1R_FSC13 6472,471344
#define  CAN_FFA1R_FFA 6475,471546
#define  CAN_FFA1R_FFA0 6476,471653
#define  CAN_FFA1R_FFA1 6477,471773
#define  CAN_FFA1R_FFA2 6478,471893
#define  CAN_FFA1R_FFA3 6479,472013
#define  CAN_FFA1R_FFA4 6480,472133
#define  CAN_FFA1R_FFA5 6481,472253
#define  CAN_FFA1R_FFA6 6482,472373
#define  CAN_FFA1R_FFA7 6483,472493
#define  CAN_FFA1R_FFA8 6484,472613
#define  CAN_FFA1R_FFA9 6485,472733
#define  CAN_FFA1R_FFA10 6486,472853
#define  CAN_FFA1R_FFA11 6487,472974
#define  CAN_FFA1R_FFA12 6488,473095
#define  CAN_FFA1R_FFA13 6489,473216
#define  CAN_FA1R_FACT 6492,473421
#define  CAN_FA1R_FACT0 6493,473519
#define  CAN_FA1R_FACT1 6494,473619
#define  CAN_FA1R_FACT2 6495,473719
#define  CAN_FA1R_FACT3 6496,473819
#define  CAN_FA1R_FACT4 6497,473919
#define  CAN_FA1R_FACT5 6498,474019
#define  CAN_FA1R_FACT6 6499,474119
#define  CAN_FA1R_FACT7 6500,474219
#define  CAN_FA1R_FACT8 6501,474319
#define  CAN_FA1R_FACT9 6502,474419
#define  CAN_FA1R_FACT10 6503,474519
#define  CAN_FA1R_FACT11 6504,474620
#define  CAN_FA1R_FACT12 6505,474721
#define  CAN_FA1R_FACT13 6506,474822
#define  CAN_F0R1_FB0 6509,475007
#define  CAN_F0R1_FB1 6510,475104
#define  CAN_F0R1_FB2 6511,475201
#define  CAN_F0R1_FB3 6512,475298
#define  CAN_F0R1_FB4 6513,475395
#define  CAN_F0R1_FB5 6514,475492
#define  CAN_F0R1_FB6 6515,475589
#define  CAN_F0R1_FB7 6516,475686
#define  CAN_F0R1_FB8 6517,475783
#define  CAN_F0R1_FB9 6518,475880
#define  CAN_F0R1_FB10 6519,475977
#define  CAN_F0R1_FB11 6520,476075
#define  CAN_F0R1_FB12 6521,476173
#define  CAN_F0R1_FB13 6522,476271
#define  CAN_F0R1_FB14 6523,476369
#define  CAN_F0R1_FB15 6524,476467
#define  CAN_F0R1_FB16 6525,476565
#define  CAN_F0R1_FB17 6526,476663
#define  CAN_F0R1_FB18 6527,476761
#define  CAN_F0R1_FB19 6528,476859
#define  CAN_F0R1_FB20 6529,476957
#define  CAN_F0R1_FB21 6530,477055
#define  CAN_F0R1_FB22 6531,477153
#define  CAN_F0R1_FB23 6532,477251
#define  CAN_F0R1_FB24 6533,477349
#define  CAN_F0R1_FB25 6534,477447
#define  CAN_F0R1_FB26 6535,477545
#define  CAN_F0R1_FB27 6536,477643
#define  CAN_F0R1_FB28 6537,477741
#define  CAN_F0R1_FB29 6538,477839
#define  CAN_F0R1_FB30 6539,477937
#define  CAN_F0R1_FB31 6540,478035
#define  CAN_F1R1_FB0 6543,478217
#define  CAN_F1R1_FB1 6544,478314
#define  CAN_F1R1_FB2 6545,478411
#define  CAN_F1R1_FB3 6546,478508
#define  CAN_F1R1_FB4 6547,478605
#define  CAN_F1R1_FB5 6548,478702
#define  CAN_F1R1_FB6 6549,478799
#define  CAN_F1R1_FB7 6550,478896
#define  CAN_F1R1_FB8 6551,478993
#define  CAN_F1R1_FB9 6552,479090
#define  CAN_F1R1_FB10 6553,479187
#define  CAN_F1R1_FB11 6554,479285
#define  CAN_F1R1_FB12 6555,479383
#define  CAN_F1R1_FB13 6556,479481
#define  CAN_F1R1_FB14 6557,479579
#define  CAN_F1R1_FB15 6558,479677
#define  CAN_F1R1_FB16 6559,479775
#define  CAN_F1R1_FB17 6560,479873
#define  CAN_F1R1_FB18 6561,479971
#define  CAN_F1R1_FB19 6562,480069
#define  CAN_F1R1_FB20 6563,480167
#define  CAN_F1R1_FB21 6564,480265
#define  CAN_F1R1_FB22 6565,480363
#define  CAN_F1R1_FB23 6566,480461
#define  CAN_F1R1_FB24 6567,480559
#define  CAN_F1R1_FB25 6568,480657
#define  CAN_F1R1_FB26 6569,480755
#define  CAN_F1R1_FB27 6570,480853
#define  CAN_F1R1_FB28 6571,480951
#define  CAN_F1R1_FB29 6572,481049
#define  CAN_F1R1_FB30 6573,481147
#define  CAN_F1R1_FB31 6574,481245
#define  CAN_F2R1_FB0 6577,481427
#define  CAN_F2R1_FB1 6578,481524
#define  CAN_F2R1_FB2 6579,481621
#define  CAN_F2R1_FB3 6580,481718
#define  CAN_F2R1_FB4 6581,481815
#define  CAN_F2R1_FB5 6582,481912
#define  CAN_F2R1_FB6 6583,482009
#define  CAN_F2R1_FB7 6584,482106
#define  CAN_F2R1_FB8 6585,482203
#define  CAN_F2R1_FB9 6586,482300
#define  CAN_F2R1_FB10 6587,482397
#define  CAN_F2R1_FB11 6588,482495
#define  CAN_F2R1_FB12 6589,482593
#define  CAN_F2R1_FB13 6590,482691
#define  CAN_F2R1_FB14 6591,482789
#define  CAN_F2R1_FB15 6592,482887
#define  CAN_F2R1_FB16 6593,482985
#define  CAN_F2R1_FB17 6594,483083
#define  CAN_F2R1_FB18 6595,483181
#define  CAN_F2R1_FB19 6596,483279
#define  CAN_F2R1_FB20 6597,483377
#define  CAN_F2R1_FB21 6598,483475
#define  CAN_F2R1_FB22 6599,483573
#define  CAN_F2R1_FB23 6600,483671
#define  CAN_F2R1_FB24 6601,483769
#define  CAN_F2R1_FB25 6602,483867
#define  CAN_F2R1_FB26 6603,483965
#define  CAN_F2R1_FB27 6604,484063
#define  CAN_F2R1_FB28 6605,484161
#define  CAN_F2R1_FB29 6606,484259
#define  CAN_F2R1_FB30 6607,484357
#define  CAN_F2R1_FB31 6608,484455
#define  CAN_F3R1_FB0 6611,484637
#define  CAN_F3R1_FB1 6612,484734
#define  CAN_F3R1_FB2 6613,484831
#define  CAN_F3R1_FB3 6614,484928
#define  CAN_F3R1_FB4 6615,485025
#define  CAN_F3R1_FB5 6616,485122
#define  CAN_F3R1_FB6 6617,485219
#define  CAN_F3R1_FB7 6618,485316
#define  CAN_F3R1_FB8 6619,485413
#define  CAN_F3R1_FB9 6620,485510
#define  CAN_F3R1_FB10 6621,485607
#define  CAN_F3R1_FB11 6622,485705
#define  CAN_F3R1_FB12 6623,485803
#define  CAN_F3R1_FB13 6624,485901
#define  CAN_F3R1_FB14 6625,485999
#define  CAN_F3R1_FB15 6626,486097
#define  CAN_F3R1_FB16 6627,486195
#define  CAN_F3R1_FB17 6628,486293
#define  CAN_F3R1_FB18 6629,486391
#define  CAN_F3R1_FB19 6630,486489
#define  CAN_F3R1_FB20 6631,486587
#define  CAN_F3R1_FB21 6632,486685
#define  CAN_F3R1_FB22 6633,486783
#define  CAN_F3R1_FB23 6634,486881
#define  CAN_F3R1_FB24 6635,486979
#define  CAN_F3R1_FB25 6636,487077
#define  CAN_F3R1_FB26 6637,487175
#define  CAN_F3R1_FB27 6638,487273
#define  CAN_F3R1_FB28 6639,487371
#define  CAN_F3R1_FB29 6640,487469
#define  CAN_F3R1_FB30 6641,487567
#define  CAN_F3R1_FB31 6642,487665
#define  CAN_F4R1_FB0 6645,487847
#define  CAN_F4R1_FB1 6646,487944
#define  CAN_F4R1_FB2 6647,488041
#define  CAN_F4R1_FB3 6648,488138
#define  CAN_F4R1_FB4 6649,488235
#define  CAN_F4R1_FB5 6650,488332
#define  CAN_F4R1_FB6 6651,488429
#define  CAN_F4R1_FB7 6652,488526
#define  CAN_F4R1_FB8 6653,488623
#define  CAN_F4R1_FB9 6654,488720
#define  CAN_F4R1_FB10 6655,488817
#define  CAN_F4R1_FB11 6656,488915
#define  CAN_F4R1_FB12 6657,489013
#define  CAN_F4R1_FB13 6658,489111
#define  CAN_F4R1_FB14 6659,489209
#define  CAN_F4R1_FB15 6660,489307
#define  CAN_F4R1_FB16 6661,489405
#define  CAN_F4R1_FB17 6662,489503
#define  CAN_F4R1_FB18 6663,489601
#define  CAN_F4R1_FB19 6664,489699
#define  CAN_F4R1_FB20 6665,489797
#define  CAN_F4R1_FB21 6666,489895
#define  CAN_F4R1_FB22 6667,489993
#define  CAN_F4R1_FB23 6668,490091
#define  CAN_F4R1_FB24 6669,490189
#define  CAN_F4R1_FB25 6670,490287
#define  CAN_F4R1_FB26 6671,490385
#define  CAN_F4R1_FB27 6672,490483
#define  CAN_F4R1_FB28 6673,490581
#define  CAN_F4R1_FB29 6674,490679
#define  CAN_F4R1_FB30 6675,490777
#define  CAN_F4R1_FB31 6676,490875
#define  CAN_F5R1_FB0 6679,491057
#define  CAN_F5R1_FB1 6680,491154
#define  CAN_F5R1_FB2 6681,491251
#define  CAN_F5R1_FB3 6682,491348
#define  CAN_F5R1_FB4 6683,491445
#define  CAN_F5R1_FB5 6684,491542
#define  CAN_F5R1_FB6 6685,491639
#define  CAN_F5R1_FB7 6686,491736
#define  CAN_F5R1_FB8 6687,491833
#define  CAN_F5R1_FB9 6688,491930
#define  CAN_F5R1_FB10 6689,492027
#define  CAN_F5R1_FB11 6690,492125
#define  CAN_F5R1_FB12 6691,492223
#define  CAN_F5R1_FB13 6692,492321
#define  CAN_F5R1_FB14 6693,492419
#define  CAN_F5R1_FB15 6694,492517
#define  CAN_F5R1_FB16 6695,492615
#define  CAN_F5R1_FB17 6696,492713
#define  CAN_F5R1_FB18 6697,492811
#define  CAN_F5R1_FB19 6698,492909
#define  CAN_F5R1_FB20 6699,493007
#define  CAN_F5R1_FB21 6700,493105
#define  CAN_F5R1_FB22 6701,493203
#define  CAN_F5R1_FB23 6702,493301
#define  CAN_F5R1_FB24 6703,493399
#define  CAN_F5R1_FB25 6704,493497
#define  CAN_F5R1_FB26 6705,493595
#define  CAN_F5R1_FB27 6706,493693
#define  CAN_F5R1_FB28 6707,493791
#define  CAN_F5R1_FB29 6708,493889
#define  CAN_F5R1_FB30 6709,493987
#define  CAN_F5R1_FB31 6710,494085
#define  CAN_F6R1_FB0 6713,494267
#define  CAN_F6R1_FB1 6714,494364
#define  CAN_F6R1_FB2 6715,494461
#define  CAN_F6R1_FB3 6716,494558
#define  CAN_F6R1_FB4 6717,494655
#define  CAN_F6R1_FB5 6718,494752
#define  CAN_F6R1_FB6 6719,494849
#define  CAN_F6R1_FB7 6720,494946
#define  CAN_F6R1_FB8 6721,495043
#define  CAN_F6R1_FB9 6722,495140
#define  CAN_F6R1_FB10 6723,495237
#define  CAN_F6R1_FB11 6724,495335
#define  CAN_F6R1_FB12 6725,495433
#define  CAN_F6R1_FB13 6726,495531
#define  CAN_F6R1_FB14 6727,495629
#define  CAN_F6R1_FB15 6728,495727
#define  CAN_F6R1_FB16 6729,495825
#define  CAN_F6R1_FB17 6730,495923
#define  CAN_F6R1_FB18 6731,496021
#define  CAN_F6R1_FB19 6732,496119
#define  CAN_F6R1_FB20 6733,496217
#define  CAN_F6R1_FB21 6734,496315
#define  CAN_F6R1_FB22 6735,496413
#define  CAN_F6R1_FB23 6736,496511
#define  CAN_F6R1_FB24 6737,496609
#define  CAN_F6R1_FB25 6738,496707
#define  CAN_F6R1_FB26 6739,496805
#define  CAN_F6R1_FB27 6740,496903
#define  CAN_F6R1_FB28 6741,497001
#define  CAN_F6R1_FB29 6742,497099
#define  CAN_F6R1_FB30 6743,497197
#define  CAN_F6R1_FB31 6744,497295
#define  CAN_F7R1_FB0 6747,497477
#define  CAN_F7R1_FB1 6748,497574
#define  CAN_F7R1_FB2 6749,497671
#define  CAN_F7R1_FB3 6750,497768
#define  CAN_F7R1_FB4 6751,497865
#define  CAN_F7R1_FB5 6752,497962
#define  CAN_F7R1_FB6 6753,498059
#define  CAN_F7R1_FB7 6754,498156
#define  CAN_F7R1_FB8 6755,498253
#define  CAN_F7R1_FB9 6756,498350
#define  CAN_F7R1_FB10 6757,498447
#define  CAN_F7R1_FB11 6758,498545
#define  CAN_F7R1_FB12 6759,498643
#define  CAN_F7R1_FB13 6760,498741
#define  CAN_F7R1_FB14 6761,498839
#define  CAN_F7R1_FB15 6762,498937
#define  CAN_F7R1_FB16 6763,499035
#define  CAN_F7R1_FB17 6764,499133
#define  CAN_F7R1_FB18 6765,499231
#define  CAN_F7R1_FB19 6766,499329
#define  CAN_F7R1_FB20 6767,499427
#define  CAN_F7R1_FB21 6768,499525
#define  CAN_F7R1_FB22 6769,499623
#define  CAN_F7R1_FB23 6770,499721
#define  CAN_F7R1_FB24 6771,499819
#define  CAN_F7R1_FB25 6772,499917
#define  CAN_F7R1_FB26 6773,500015
#define  CAN_F7R1_FB27 6774,500113
#define  CAN_F7R1_FB28 6775,500211
#define  CAN_F7R1_FB29 6776,500309
#define  CAN_F7R1_FB30 6777,500407
#define  CAN_F7R1_FB31 6778,500505
#define  CAN_F8R1_FB0 6781,500687
#define  CAN_F8R1_FB1 6782,500784
#define  CAN_F8R1_FB2 6783,500881
#define  CAN_F8R1_FB3 6784,500978
#define  CAN_F8R1_FB4 6785,501075
#define  CAN_F8R1_FB5 6786,501172
#define  CAN_F8R1_FB6 6787,501269
#define  CAN_F8R1_FB7 6788,501366
#define  CAN_F8R1_FB8 6789,501463
#define  CAN_F8R1_FB9 6790,501560
#define  CAN_F8R1_FB10 6791,501657
#define  CAN_F8R1_FB11 6792,501755
#define  CAN_F8R1_FB12 6793,501853
#define  CAN_F8R1_FB13 6794,501951
#define  CAN_F8R1_FB14 6795,502049
#define  CAN_F8R1_FB15 6796,502147
#define  CAN_F8R1_FB16 6797,502245
#define  CAN_F8R1_FB17 6798,502343
#define  CAN_F8R1_FB18 6799,502441
#define  CAN_F8R1_FB19 6800,502539
#define  CAN_F8R1_FB20 6801,502637
#define  CAN_F8R1_FB21 6802,502735
#define  CAN_F8R1_FB22 6803,502833
#define  CAN_F8R1_FB23 6804,502931
#define  CAN_F8R1_FB24 6805,503029
#define  CAN_F8R1_FB25 6806,503127
#define  CAN_F8R1_FB26 6807,503225
#define  CAN_F8R1_FB27 6808,503323
#define  CAN_F8R1_FB28 6809,503421
#define  CAN_F8R1_FB29 6810,503519
#define  CAN_F8R1_FB30 6811,503617
#define  CAN_F8R1_FB31 6812,503715
#define  CAN_F9R1_FB0 6815,503897
#define  CAN_F9R1_FB1 6816,503994
#define  CAN_F9R1_FB2 6817,504091
#define  CAN_F9R1_FB3 6818,504188
#define  CAN_F9R1_FB4 6819,504285
#define  CAN_F9R1_FB5 6820,504382
#define  CAN_F9R1_FB6 6821,504479
#define  CAN_F9R1_FB7 6822,504576
#define  CAN_F9R1_FB8 6823,504673
#define  CAN_F9R1_FB9 6824,504770
#define  CAN_F9R1_FB10 6825,504867
#define  CAN_F9R1_FB11 6826,504965
#define  CAN_F9R1_FB12 6827,505063
#define  CAN_F9R1_FB13 6828,505161
#define  CAN_F9R1_FB14 6829,505259
#define  CAN_F9R1_FB15 6830,505357
#define  CAN_F9R1_FB16 6831,505455
#define  CAN_F9R1_FB17 6832,505553
#define  CAN_F9R1_FB18 6833,505651
#define  CAN_F9R1_FB19 6834,505749
#define  CAN_F9R1_FB20 6835,505847
#define  CAN_F9R1_FB21 6836,505945
#define  CAN_F9R1_FB22 6837,506043
#define  CAN_F9R1_FB23 6838,506141
#define  CAN_F9R1_FB24 6839,506239
#define  CAN_F9R1_FB25 6840,506337
#define  CAN_F9R1_FB26 6841,506435
#define  CAN_F9R1_FB27 6842,506533
#define  CAN_F9R1_FB28 6843,506631
#define  CAN_F9R1_FB29 6844,506729
#define  CAN_F9R1_FB30 6845,506827
#define  CAN_F9R1_FB31 6846,506925
#define  CAN_F10R1_FB0 6849,507107
#define  CAN_F10R1_FB1 6850,507204
#define  CAN_F10R1_FB2 6851,507301
#define  CAN_F10R1_FB3 6852,507398
#define  CAN_F10R1_FB4 6853,507495
#define  CAN_F10R1_FB5 6854,507592
#define  CAN_F10R1_FB6 6855,507689
#define  CAN_F10R1_FB7 6856,507786
#define  CAN_F10R1_FB8 6857,507883
#define  CAN_F10R1_FB9 6858,507980
#define  CAN_F10R1_FB10 6859,508077
#define  CAN_F10R1_FB11 6860,508175
#define  CAN_F10R1_FB12 6861,508273
#define  CAN_F10R1_FB13 6862,508371
#define  CAN_F10R1_FB14 6863,508469
#define  CAN_F10R1_FB15 6864,508567
#define  CAN_F10R1_FB16 6865,508665
#define  CAN_F10R1_FB17 6866,508763
#define  CAN_F10R1_FB18 6867,508861
#define  CAN_F10R1_FB19 6868,508959
#define  CAN_F10R1_FB20 6869,509057
#define  CAN_F10R1_FB21 6870,509155
#define  CAN_F10R1_FB22 6871,509253
#define  CAN_F10R1_FB23 6872,509351
#define  CAN_F10R1_FB24 6873,509449
#define  CAN_F10R1_FB25 6874,509547
#define  CAN_F10R1_FB26 6875,509645
#define  CAN_F10R1_FB27 6876,509743
#define  CAN_F10R1_FB28 6877,509841
#define  CAN_F10R1_FB29 6878,509939
#define  CAN_F10R1_FB30 6879,510037
#define  CAN_F10R1_FB31 6880,510135
#define  CAN_F11R1_FB0 6883,510317
#define  CAN_F11R1_FB1 6884,510414
#define  CAN_F11R1_FB2 6885,510511
#define  CAN_F11R1_FB3 6886,510608
#define  CAN_F11R1_FB4 6887,510705
#define  CAN_F11R1_FB5 6888,510802
#define  CAN_F11R1_FB6 6889,510899
#define  CAN_F11R1_FB7 6890,510996
#define  CAN_F11R1_FB8 6891,511093
#define  CAN_F11R1_FB9 6892,511190
#define  CAN_F11R1_FB10 6893,511287
#define  CAN_F11R1_FB11 6894,511385
#define  CAN_F11R1_FB12 6895,511483
#define  CAN_F11R1_FB13 6896,511581
#define  CAN_F11R1_FB14 6897,511679
#define  CAN_F11R1_FB15 6898,511777
#define  CAN_F11R1_FB16 6899,511875
#define  CAN_F11R1_FB17 6900,511973
#define  CAN_F11R1_FB18 6901,512071
#define  CAN_F11R1_FB19 6902,512169
#define  CAN_F11R1_FB20 6903,512267
#define  CAN_F11R1_FB21 6904,512365
#define  CAN_F11R1_FB22 6905,512463
#define  CAN_F11R1_FB23 6906,512561
#define  CAN_F11R1_FB24 6907,512659
#define  CAN_F11R1_FB25 6908,512757
#define  CAN_F11R1_FB26 6909,512855
#define  CAN_F11R1_FB27 6910,512953
#define  CAN_F11R1_FB28 6911,513051
#define  CAN_F11R1_FB29 6912,513149
#define  CAN_F11R1_FB30 6913,513247
#define  CAN_F11R1_FB31 6914,513345
#define  CAN_F12R1_FB0 6917,513527
#define  CAN_F12R1_FB1 6918,513624
#define  CAN_F12R1_FB2 6919,513721
#define  CAN_F12R1_FB3 6920,513818
#define  CAN_F12R1_FB4 6921,513915
#define  CAN_F12R1_FB5 6922,514012
#define  CAN_F12R1_FB6 6923,514109
#define  CAN_F12R1_FB7 6924,514206
#define  CAN_F12R1_FB8 6925,514303
#define  CAN_F12R1_FB9 6926,514400
#define  CAN_F12R1_FB10 6927,514497
#define  CAN_F12R1_FB11 6928,514595
#define  CAN_F12R1_FB12 6929,514693
#define  CAN_F12R1_FB13 6930,514791
#define  CAN_F12R1_FB14 6931,514889
#define  CAN_F12R1_FB15 6932,514987
#define  CAN_F12R1_FB16 6933,515085
#define  CAN_F12R1_FB17 6934,515183
#define  CAN_F12R1_FB18 6935,515281
#define  CAN_F12R1_FB19 6936,515379
#define  CAN_F12R1_FB20 6937,515477
#define  CAN_F12R1_FB21 6938,515575
#define  CAN_F12R1_FB22 6939,515673
#define  CAN_F12R1_FB23 6940,515771
#define  CAN_F12R1_FB24 6941,515869
#define  CAN_F12R1_FB25 6942,515967
#define  CAN_F12R1_FB26 6943,516065
#define  CAN_F12R1_FB27 6944,516163
#define  CAN_F12R1_FB28 6945,516261
#define  CAN_F12R1_FB29 6946,516359
#define  CAN_F12R1_FB30 6947,516457
#define  CAN_F12R1_FB31 6948,516555
#define  CAN_F13R1_FB0 6951,516737
#define  CAN_F13R1_FB1 6952,516834
#define  CAN_F13R1_FB2 6953,516931
#define  CAN_F13R1_FB3 6954,517028
#define  CAN_F13R1_FB4 6955,517125
#define  CAN_F13R1_FB5 6956,517222
#define  CAN_F13R1_FB6 6957,517319
#define  CAN_F13R1_FB7 6958,517416
#define  CAN_F13R1_FB8 6959,517513
#define  CAN_F13R1_FB9 6960,517610
#define  CAN_F13R1_FB10 6961,517707
#define  CAN_F13R1_FB11 6962,517805
#define  CAN_F13R1_FB12 6963,517903
#define  CAN_F13R1_FB13 6964,518001
#define  CAN_F13R1_FB14 6965,518099
#define  CAN_F13R1_FB15 6966,518197
#define  CAN_F13R1_FB16 6967,518295
#define  CAN_F13R1_FB17 6968,518393
#define  CAN_F13R1_FB18 6969,518491
#define  CAN_F13R1_FB19 6970,518589
#define  CAN_F13R1_FB20 6971,518687
#define  CAN_F13R1_FB21 6972,518785
#define  CAN_F13R1_FB22 6973,518883
#define  CAN_F13R1_FB23 6974,518981
#define  CAN_F13R1_FB24 6975,519079
#define  CAN_F13R1_FB25 6976,519177
#define  CAN_F13R1_FB26 6977,519275
#define  CAN_F13R1_FB27 6978,519373
#define  CAN_F13R1_FB28 6979,519471
#define  CAN_F13R1_FB29 6980,519569
#define  CAN_F13R1_FB30 6981,519667
#define  CAN_F13R1_FB31 6982,519765
#define  CAN_F0R2_FB0 6985,519947
#define  CAN_F0R2_FB1 6986,520044
#define  CAN_F0R2_FB2 6987,520141
#define  CAN_F0R2_FB3 6988,520238
#define  CAN_F0R2_FB4 6989,520335
#define  CAN_F0R2_FB5 6990,520432
#define  CAN_F0R2_FB6 6991,520529
#define  CAN_F0R2_FB7 6992,520626
#define  CAN_F0R2_FB8 6993,520723
#define  CAN_F0R2_FB9 6994,520820
#define  CAN_F0R2_FB10 6995,520917
#define  CAN_F0R2_FB11 6996,521015
#define  CAN_F0R2_FB12 6997,521113
#define  CAN_F0R2_FB13 6998,521211
#define  CAN_F0R2_FB14 6999,521309
#define  CAN_F0R2_FB15 7000,521407
#define  CAN_F0R2_FB16 7001,521505
#define  CAN_F0R2_FB17 7002,521603
#define  CAN_F0R2_FB18 7003,521701
#define  CAN_F0R2_FB19 7004,521799
#define  CAN_F0R2_FB20 7005,521897
#define  CAN_F0R2_FB21 7006,521995
#define  CAN_F0R2_FB22 7007,522093
#define  CAN_F0R2_FB23 7008,522191
#define  CAN_F0R2_FB24 7009,522289
#define  CAN_F0R2_FB25 7010,522387
#define  CAN_F0R2_FB26 7011,522485
#define  CAN_F0R2_FB27 7012,522583
#define  CAN_F0R2_FB28 7013,522681
#define  CAN_F0R2_FB29 7014,522779
#define  CAN_F0R2_FB30 7015,522877
#define  CAN_F0R2_FB31 7016,522975
#define  CAN_F1R2_FB0 7019,523157
#define  CAN_F1R2_FB1 7020,523254
#define  CAN_F1R2_FB2 7021,523351
#define  CAN_F1R2_FB3 7022,523448
#define  CAN_F1R2_FB4 7023,523545
#define  CAN_F1R2_FB5 7024,523642
#define  CAN_F1R2_FB6 7025,523739
#define  CAN_F1R2_FB7 7026,523836
#define  CAN_F1R2_FB8 7027,523933
#define  CAN_F1R2_FB9 7028,524030
#define  CAN_F1R2_FB10 7029,524127
#define  CAN_F1R2_FB11 7030,524225
#define  CAN_F1R2_FB12 7031,524323
#define  CAN_F1R2_FB13 7032,524421
#define  CAN_F1R2_FB14 7033,524519
#define  CAN_F1R2_FB15 7034,524617
#define  CAN_F1R2_FB16 7035,524715
#define  CAN_F1R2_FB17 7036,524813
#define  CAN_F1R2_FB18 7037,524911
#define  CAN_F1R2_FB19 7038,525009
#define  CAN_F1R2_FB20 7039,525107
#define  CAN_F1R2_FB21 7040,525205
#define  CAN_F1R2_FB22 7041,525303
#define  CAN_F1R2_FB23 7042,525401
#define  CAN_F1R2_FB24 7043,525499
#define  CAN_F1R2_FB25 7044,525597
#define  CAN_F1R2_FB26 7045,525695
#define  CAN_F1R2_FB27 7046,525793
#define  CAN_F1R2_FB28 7047,525891
#define  CAN_F1R2_FB29 7048,525989
#define  CAN_F1R2_FB30 7049,526087
#define  CAN_F1R2_FB31 7050,526185
#define  CAN_F2R2_FB0 7053,526367
#define  CAN_F2R2_FB1 7054,526464
#define  CAN_F2R2_FB2 7055,526561
#define  CAN_F2R2_FB3 7056,526658
#define  CAN_F2R2_FB4 7057,526755
#define  CAN_F2R2_FB5 7058,526852
#define  CAN_F2R2_FB6 7059,526949
#define  CAN_F2R2_FB7 7060,527046
#define  CAN_F2R2_FB8 7061,527143
#define  CAN_F2R2_FB9 7062,527240
#define  CAN_F2R2_FB10 7063,527337
#define  CAN_F2R2_FB11 7064,527435
#define  CAN_F2R2_FB12 7065,527533
#define  CAN_F2R2_FB13 7066,527631
#define  CAN_F2R2_FB14 7067,527729
#define  CAN_F2R2_FB15 7068,527827
#define  CAN_F2R2_FB16 7069,527925
#define  CAN_F2R2_FB17 7070,528023
#define  CAN_F2R2_FB18 7071,528121
#define  CAN_F2R2_FB19 7072,528219
#define  CAN_F2R2_FB20 7073,528317
#define  CAN_F2R2_FB21 7074,528415
#define  CAN_F2R2_FB22 7075,528513
#define  CAN_F2R2_FB23 7076,528611
#define  CAN_F2R2_FB24 7077,528709
#define  CAN_F2R2_FB25 7078,528807
#define  CAN_F2R2_FB26 7079,528905
#define  CAN_F2R2_FB27 7080,529003
#define  CAN_F2R2_FB28 7081,529101
#define  CAN_F2R2_FB29 7082,529199
#define  CAN_F2R2_FB30 7083,529297
#define  CAN_F2R2_FB31 7084,529395
#define  CAN_F3R2_FB0 7087,529577
#define  CAN_F3R2_FB1 7088,529674
#define  CAN_F3R2_FB2 7089,529771
#define  CAN_F3R2_FB3 7090,529868
#define  CAN_F3R2_FB4 7091,529965
#define  CAN_F3R2_FB5 7092,530062
#define  CAN_F3R2_FB6 7093,530159
#define  CAN_F3R2_FB7 7094,530256
#define  CAN_F3R2_FB8 7095,530353
#define  CAN_F3R2_FB9 7096,530450
#define  CAN_F3R2_FB10 7097,530547
#define  CAN_F3R2_FB11 7098,530645
#define  CAN_F3R2_FB12 7099,530743
#define  CAN_F3R2_FB13 7100,530841
#define  CAN_F3R2_FB14 7101,530939
#define  CAN_F3R2_FB15 7102,531037
#define  CAN_F3R2_FB16 7103,531135
#define  CAN_F3R2_FB17 7104,531233
#define  CAN_F3R2_FB18 7105,531331
#define  CAN_F3R2_FB19 7106,531429
#define  CAN_F3R2_FB20 7107,531527
#define  CAN_F3R2_FB21 7108,531625
#define  CAN_F3R2_FB22 7109,531723
#define  CAN_F3R2_FB23 7110,531821
#define  CAN_F3R2_FB24 7111,531919
#define  CAN_F3R2_FB25 7112,532017
#define  CAN_F3R2_FB26 7113,532115
#define  CAN_F3R2_FB27 7114,532213
#define  CAN_F3R2_FB28 7115,532311
#define  CAN_F3R2_FB29 7116,532409
#define  CAN_F3R2_FB30 7117,532507
#define  CAN_F3R2_FB31 7118,532605
#define  CAN_F4R2_FB0 7121,532787
#define  CAN_F4R2_FB1 7122,532884
#define  CAN_F4R2_FB2 7123,532981
#define  CAN_F4R2_FB3 7124,533078
#define  CAN_F4R2_FB4 7125,533175
#define  CAN_F4R2_FB5 7126,533272
#define  CAN_F4R2_FB6 7127,533369
#define  CAN_F4R2_FB7 7128,533466
#define  CAN_F4R2_FB8 7129,533563
#define  CAN_F4R2_FB9 7130,533660
#define  CAN_F4R2_FB10 7131,533757
#define  CAN_F4R2_FB11 7132,533855
#define  CAN_F4R2_FB12 7133,533953
#define  CAN_F4R2_FB13 7134,534051
#define  CAN_F4R2_FB14 7135,534149
#define  CAN_F4R2_FB15 7136,534247
#define  CAN_F4R2_FB16 7137,534345
#define  CAN_F4R2_FB17 7138,534443
#define  CAN_F4R2_FB18 7139,534541
#define  CAN_F4R2_FB19 7140,534639
#define  CAN_F4R2_FB20 7141,534737
#define  CAN_F4R2_FB21 7142,534835
#define  CAN_F4R2_FB22 7143,534933
#define  CAN_F4R2_FB23 7144,535031
#define  CAN_F4R2_FB24 7145,535129
#define  CAN_F4R2_FB25 7146,535227
#define  CAN_F4R2_FB26 7147,535325
#define  CAN_F4R2_FB27 7148,535423
#define  CAN_F4R2_FB28 7149,535521
#define  CAN_F4R2_FB29 7150,535619
#define  CAN_F4R2_FB30 7151,535717
#define  CAN_F4R2_FB31 7152,535815
#define  CAN_F5R2_FB0 7155,535997
#define  CAN_F5R2_FB1 7156,536094
#define  CAN_F5R2_FB2 7157,536191
#define  CAN_F5R2_FB3 7158,536288
#define  CAN_F5R2_FB4 7159,536385
#define  CAN_F5R2_FB5 7160,536482
#define  CAN_F5R2_FB6 7161,536579
#define  CAN_F5R2_FB7 7162,536676
#define  CAN_F5R2_FB8 7163,536773
#define  CAN_F5R2_FB9 7164,536870
#define  CAN_F5R2_FB10 7165,536967
#define  CAN_F5R2_FB11 7166,537065
#define  CAN_F5R2_FB12 7167,537163
#define  CAN_F5R2_FB13 7168,537261
#define  CAN_F5R2_FB14 7169,537359
#define  CAN_F5R2_FB15 7170,537457
#define  CAN_F5R2_FB16 7171,537555
#define  CAN_F5R2_FB17 7172,537653
#define  CAN_F5R2_FB18 7173,537751
#define  CAN_F5R2_FB19 7174,537849
#define  CAN_F5R2_FB20 7175,537947
#define  CAN_F5R2_FB21 7176,538045
#define  CAN_F5R2_FB22 7177,538143
#define  CAN_F5R2_FB23 7178,538241
#define  CAN_F5R2_FB24 7179,538339
#define  CAN_F5R2_FB25 7180,538437
#define  CAN_F5R2_FB26 7181,538535
#define  CAN_F5R2_FB27 7182,538633
#define  CAN_F5R2_FB28 7183,538731
#define  CAN_F5R2_FB29 7184,538829
#define  CAN_F5R2_FB30 7185,538927
#define  CAN_F5R2_FB31 7186,539025
#define  CAN_F6R2_FB0 7189,539207
#define  CAN_F6R2_FB1 7190,539304
#define  CAN_F6R2_FB2 7191,539401
#define  CAN_F6R2_FB3 7192,539498
#define  CAN_F6R2_FB4 7193,539595
#define  CAN_F6R2_FB5 7194,539692
#define  CAN_F6R2_FB6 7195,539789
#define  CAN_F6R2_FB7 7196,539886
#define  CAN_F6R2_FB8 7197,539983
#define  CAN_F6R2_FB9 7198,540080
#define  CAN_F6R2_FB10 7199,540177
#define  CAN_F6R2_FB11 7200,540275
#define  CAN_F6R2_FB12 7201,540373
#define  CAN_F6R2_FB13 7202,540471
#define  CAN_F6R2_FB14 7203,540569
#define  CAN_F6R2_FB15 7204,540667
#define  CAN_F6R2_FB16 7205,540765
#define  CAN_F6R2_FB17 7206,540863
#define  CAN_F6R2_FB18 7207,540961
#define  CAN_F6R2_FB19 7208,541059
#define  CAN_F6R2_FB20 7209,541157
#define  CAN_F6R2_FB21 7210,541255
#define  CAN_F6R2_FB22 7211,541353
#define  CAN_F6R2_FB23 7212,541451
#define  CAN_F6R2_FB24 7213,541549
#define  CAN_F6R2_FB25 7214,541647
#define  CAN_F6R2_FB26 7215,541745
#define  CAN_F6R2_FB27 7216,541843
#define  CAN_F6R2_FB28 7217,541941
#define  CAN_F6R2_FB29 7218,542039
#define  CAN_F6R2_FB30 7219,542137
#define  CAN_F6R2_FB31 7220,542235
#define  CAN_F7R2_FB0 7223,542417
#define  CAN_F7R2_FB1 7224,542514
#define  CAN_F7R2_FB2 7225,542611
#define  CAN_F7R2_FB3 7226,542708
#define  CAN_F7R2_FB4 7227,542805
#define  CAN_F7R2_FB5 7228,542902
#define  CAN_F7R2_FB6 7229,542999
#define  CAN_F7R2_FB7 7230,543096
#define  CAN_F7R2_FB8 7231,543193
#define  CAN_F7R2_FB9 7232,543290
#define  CAN_F7R2_FB10 7233,543387
#define  CAN_F7R2_FB11 7234,543485
#define  CAN_F7R2_FB12 7235,543583
#define  CAN_F7R2_FB13 7236,543681
#define  CAN_F7R2_FB14 7237,543779
#define  CAN_F7R2_FB15 7238,543877
#define  CAN_F7R2_FB16 7239,543975
#define  CAN_F7R2_FB17 7240,544073
#define  CAN_F7R2_FB18 7241,544171
#define  CAN_F7R2_FB19 7242,544269
#define  CAN_F7R2_FB20 7243,544367
#define  CAN_F7R2_FB21 7244,544465
#define  CAN_F7R2_FB22 7245,544563
#define  CAN_F7R2_FB23 7246,544661
#define  CAN_F7R2_FB24 7247,544759
#define  CAN_F7R2_FB25 7248,544857
#define  CAN_F7R2_FB26 7249,544955
#define  CAN_F7R2_FB27 7250,545053
#define  CAN_F7R2_FB28 7251,545151
#define  CAN_F7R2_FB29 7252,545249
#define  CAN_F7R2_FB30 7253,545347
#define  CAN_F7R2_FB31 7254,545445
#define  CAN_F8R2_FB0 7257,545627
#define  CAN_F8R2_FB1 7258,545724
#define  CAN_F8R2_FB2 7259,545821
#define  CAN_F8R2_FB3 7260,545918
#define  CAN_F8R2_FB4 7261,546015
#define  CAN_F8R2_FB5 7262,546112
#define  CAN_F8R2_FB6 7263,546209
#define  CAN_F8R2_FB7 7264,546306
#define  CAN_F8R2_FB8 7265,546403
#define  CAN_F8R2_FB9 7266,546500
#define  CAN_F8R2_FB10 7267,546597
#define  CAN_F8R2_FB11 7268,546695
#define  CAN_F8R2_FB12 7269,546793
#define  CAN_F8R2_FB13 7270,546891
#define  CAN_F8R2_FB14 7271,546989
#define  CAN_F8R2_FB15 7272,547087
#define  CAN_F8R2_FB16 7273,547185
#define  CAN_F8R2_FB17 7274,547283
#define  CAN_F8R2_FB18 7275,547381
#define  CAN_F8R2_FB19 7276,547479
#define  CAN_F8R2_FB20 7277,547577
#define  CAN_F8R2_FB21 7278,547675
#define  CAN_F8R2_FB22 7279,547773
#define  CAN_F8R2_FB23 7280,547871
#define  CAN_F8R2_FB24 7281,547969
#define  CAN_F8R2_FB25 7282,548067
#define  CAN_F8R2_FB26 7283,548165
#define  CAN_F8R2_FB27 7284,548263
#define  CAN_F8R2_FB28 7285,548361
#define  CAN_F8R2_FB29 7286,548459
#define  CAN_F8R2_FB30 7287,548557
#define  CAN_F8R2_FB31 7288,548655
#define  CAN_F9R2_FB0 7291,548837
#define  CAN_F9R2_FB1 7292,548934
#define  CAN_F9R2_FB2 7293,549031
#define  CAN_F9R2_FB3 7294,549128
#define  CAN_F9R2_FB4 7295,549225
#define  CAN_F9R2_FB5 7296,549322
#define  CAN_F9R2_FB6 7297,549419
#define  CAN_F9R2_FB7 7298,549516
#define  CAN_F9R2_FB8 7299,549613
#define  CAN_F9R2_FB9 7300,549710
#define  CAN_F9R2_FB10 7301,549807
#define  CAN_F9R2_FB11 7302,549905
#define  CAN_F9R2_FB12 7303,550003
#define  CAN_F9R2_FB13 7304,550101
#define  CAN_F9R2_FB14 7305,550199
#define  CAN_F9R2_FB15 7306,550297
#define  CAN_F9R2_FB16 7307,550395
#define  CAN_F9R2_FB17 7308,550493
#define  CAN_F9R2_FB18 7309,550591
#define  CAN_F9R2_FB19 7310,550689
#define  CAN_F9R2_FB20 7311,550787
#define  CAN_F9R2_FB21 7312,550885
#define  CAN_F9R2_FB22 7313,550983
#define  CAN_F9R2_FB23 7314,551081
#define  CAN_F9R2_FB24 7315,551179
#define  CAN_F9R2_FB25 7316,551277
#define  CAN_F9R2_FB26 7317,551375
#define  CAN_F9R2_FB27 7318,551473
#define  CAN_F9R2_FB28 7319,551571
#define  CAN_F9R2_FB29 7320,551669
#define  CAN_F9R2_FB30 7321,551767
#define  CAN_F9R2_FB31 7322,551865
#define  CAN_F10R2_FB0 7325,552047
#define  CAN_F10R2_FB1 7326,552144
#define  CAN_F10R2_FB2 7327,552241
#define  CAN_F10R2_FB3 7328,552338
#define  CAN_F10R2_FB4 7329,552435
#define  CAN_F10R2_FB5 7330,552532
#define  CAN_F10R2_FB6 7331,552629
#define  CAN_F10R2_FB7 7332,552726
#define  CAN_F10R2_FB8 7333,552823
#define  CAN_F10R2_FB9 7334,552920
#define  CAN_F10R2_FB10 7335,553017
#define  CAN_F10R2_FB11 7336,553115
#define  CAN_F10R2_FB12 7337,553213
#define  CAN_F10R2_FB13 7338,553311
#define  CAN_F10R2_FB14 7339,553409
#define  CAN_F10R2_FB15 7340,553507
#define  CAN_F10R2_FB16 7341,553605
#define  CAN_F10R2_FB17 7342,553703
#define  CAN_F10R2_FB18 7343,553801
#define  CAN_F10R2_FB19 7344,553899
#define  CAN_F10R2_FB20 7345,553997
#define  CAN_F10R2_FB21 7346,554095
#define  CAN_F10R2_FB22 7347,554193
#define  CAN_F10R2_FB23 7348,554291
#define  CAN_F10R2_FB24 7349,554389
#define  CAN_F10R2_FB25 7350,554487
#define  CAN_F10R2_FB26 7351,554585
#define  CAN_F10R2_FB27 7352,554683
#define  CAN_F10R2_FB28 7353,554781
#define  CAN_F10R2_FB29 7354,554879
#define  CAN_F10R2_FB30 7355,554977
#define  CAN_F10R2_FB31 7356,555075
#define  CAN_F11R2_FB0 7359,555257
#define  CAN_F11R2_FB1 7360,555354
#define  CAN_F11R2_FB2 7361,555451
#define  CAN_F11R2_FB3 7362,555548
#define  CAN_F11R2_FB4 7363,555645
#define  CAN_F11R2_FB5 7364,555742
#define  CAN_F11R2_FB6 7365,555839
#define  CAN_F11R2_FB7 7366,555936
#define  CAN_F11R2_FB8 7367,556033
#define  CAN_F11R2_FB9 7368,556130
#define  CAN_F11R2_FB10 7369,556227
#define  CAN_F11R2_FB11 7370,556325
#define  CAN_F11R2_FB12 7371,556423
#define  CAN_F11R2_FB13 7372,556521
#define  CAN_F11R2_FB14 7373,556619
#define  CAN_F11R2_FB15 7374,556717
#define  CAN_F11R2_FB16 7375,556815
#define  CAN_F11R2_FB17 7376,556913
#define  CAN_F11R2_FB18 7377,557011
#define  CAN_F11R2_FB19 7378,557109
#define  CAN_F11R2_FB20 7379,557207
#define  CAN_F11R2_FB21 7380,557305
#define  CAN_F11R2_FB22 7381,557403
#define  CAN_F11R2_FB23 7382,557501
#define  CAN_F11R2_FB24 7383,557599
#define  CAN_F11R2_FB25 7384,557697
#define  CAN_F11R2_FB26 7385,557795
#define  CAN_F11R2_FB27 7386,557893
#define  CAN_F11R2_FB28 7387,557991
#define  CAN_F11R2_FB29 7388,558089
#define  CAN_F11R2_FB30 7389,558187
#define  CAN_F11R2_FB31 7390,558285
#define  CAN_F12R2_FB0 7393,558467
#define  CAN_F12R2_FB1 7394,558564
#define  CAN_F12R2_FB2 7395,558661
#define  CAN_F12R2_FB3 7396,558758
#define  CAN_F12R2_FB4 7397,558855
#define  CAN_F12R2_FB5 7398,558952
#define  CAN_F12R2_FB6 7399,559049
#define  CAN_F12R2_FB7 7400,559146
#define  CAN_F12R2_FB8 7401,559243
#define  CAN_F12R2_FB9 7402,559340
#define  CAN_F12R2_FB10 7403,559437
#define  CAN_F12R2_FB11 7404,559535
#define  CAN_F12R2_FB12 7405,559633
#define  CAN_F12R2_FB13 7406,559731
#define  CAN_F12R2_FB14 7407,559829
#define  CAN_F12R2_FB15 7408,559927
#define  CAN_F12R2_FB16 7409,560025
#define  CAN_F12R2_FB17 7410,560123
#define  CAN_F12R2_FB18 7411,560221
#define  CAN_F12R2_FB19 7412,560319
#define  CAN_F12R2_FB20 7413,560417
#define  CAN_F12R2_FB21 7414,560515
#define  CAN_F12R2_FB22 7415,560613
#define  CAN_F12R2_FB23 7416,560711
#define  CAN_F12R2_FB24 7417,560809
#define  CAN_F12R2_FB25 7418,560907
#define  CAN_F12R2_FB26 7419,561005
#define  CAN_F12R2_FB27 7420,561103
#define  CAN_F12R2_FB28 7421,561201
#define  CAN_F12R2_FB29 7422,561299
#define  CAN_F12R2_FB30 7423,561397
#define  CAN_F12R2_FB31 7424,561495
#define  CAN_F13R2_FB0 7427,561677
#define  CAN_F13R2_FB1 7428,561774
#define  CAN_F13R2_FB2 7429,561871
#define  CAN_F13R2_FB3 7430,561968
#define  CAN_F13R2_FB4 7431,562065
#define  CAN_F13R2_FB5 7432,562162
#define  CAN_F13R2_FB6 7433,562259
#define  CAN_F13R2_FB7 7434,562356
#define  CAN_F13R2_FB8 7435,562453
#define  CAN_F13R2_FB9 7436,562550
#define  CAN_F13R2_FB10 7437,562647
#define  CAN_F13R2_FB11 7438,562745
#define  CAN_F13R2_FB12 7439,562843
#define  CAN_F13R2_FB13 7440,562941
#define  CAN_F13R2_FB14 7441,563039
#define  CAN_F13R2_FB15 7442,563137
#define  CAN_F13R2_FB16 7443,563235
#define  CAN_F13R2_FB17 7444,563333
#define  CAN_F13R2_FB18 7445,563431
#define  CAN_F13R2_FB19 7446,563529
#define  CAN_F13R2_FB20 7447,563627
#define  CAN_F13R2_FB21 7448,563725
#define  CAN_F13R2_FB22 7449,563823
#define  CAN_F13R2_FB23 7450,563921
#define  CAN_F13R2_FB24 7451,564019
#define  CAN_F13R2_FB25 7452,564117
#define  CAN_F13R2_FB26 7453,564215
#define  CAN_F13R2_FB27 7454,564313
#define  CAN_F13R2_FB28 7455,564411
#define  CAN_F13R2_FB29 7456,564509
#define  CAN_F13R2_FB30 7457,564607
#define  CAN_F13R2_FB31 7458,564705
#define  SPI_CR1_CPHA 7467,565299
#define  SPI_CR1_CPOL 7468,565395
#define  SPI_CR1_MSTR 7469,565494
#define  SPI_CR1_BR 7471,565597
#define  SPI_CR1_BR_0 7472,565714
#define  SPI_CR1_BR_1 7473,565804
#define  SPI_CR1_BR_2 7474,565894
#define  SPI_CR1_SPE 7476,565986
#define  SPI_CR1_LSBFIRST 7477,566081
#define  SPI_CR1_SSI 7478,566178
#define  SPI_CR1_SSM 7479,566284
#define  SPI_CR1_RXONLY 7480,566394
#define  SPI_CR1_DFF 7481,566491
#define  SPI_CR1_CRCNEXT 7482,566593
#define  SPI_CR1_CRCEN 7483,566695
#define  SPI_CR1_BIDIOE 7484,566811
#define  SPI_CR1_BIDIMODE 7485,566931
#define  SPI_CR2_RXDMAEN 7488,567130
#define  SPI_CR2_TXDMAEN 7489,567235
#define  SPI_CR2_SSOE 7490,567340
#define  SPI_CR2_ERRIE 7491,567441
#define  SPI_CR2_RXNEIE 7492,567548
#define  SPI_CR2_TXEIE 7493,567669
#define  SPI_SR_RXNE 7496,567870
#define  SPI_SR_TXE 7497,567979
#define  SPI_SR_CHSIDE 7498,568085
#define  SPI_SR_UDR 7499,568182
#define  SPI_SR_CRCERR 7500,568280
#define  SPI_SR_MODF 7501,568379
#define  SPI_SR_OVR 7502,568474
#define  SPI_SR_BSY 7503,568571
#define  SPI_DR_DR 7506,568749
#define  SPI_CRCPR_CRCPOLY 7509,568931
#define  SPI_RXCRCR_RXCRC 7512,569123
#define  SPI_TXCRCR_TXCRC 7515,569307
#define  SPI_I2SCFGR_CHLEN 7518,569491
#define  SPI_I2SCFGR_DATLEN 7520,569627
#define  SPI_I2SCFGR_DATLEN_0 7521,569760
#define  SPI_I2SCFGR_DATLEN_1 7522,569850
#define  SPI_I2SCFGR_CKPOL 7524,569942
#define  SPI_I2SCFGR_I2SSTD 7526,570056
#define  SPI_I2SCFGR_I2SSTD_0 7527,570182
#define  SPI_I2SCFGR_I2SSTD_1 7528,570272
#define  SPI_I2SCFGR_PCMSYNC 7530,570364
#define  SPI_I2SCFGR_I2SCFG 7532,570476
#define  SPI_I2SCFGR_I2SCFG_0 7533,570602
#define  SPI_I2SCFGR_I2SCFG_1 7534,570692
#define  SPI_I2SCFGR_I2SE 7536,570784
#define  SPI_I2SCFGR_I2SMOD 7537,570879
#define  SPI_I2SPR_I2SDIV 7540,571066
#define  SPI_I2SPR_ODD 7541,571171
#define  SPI_I2SPR_MCKOE 7542,571284
#define  I2C_CR1_PE 7551,571891
#define  I2C_CR1_SMBUS 7552,571993
#define  I2C_CR1_SMBTYPE 7553,572088
#define  I2C_CR1_ENARP 7554,572183
#define  I2C_CR1_ENPEC 7555,572278
#define  I2C_CR1_ENGC 7556,572373
#define  I2C_CR1_NOSTRETCH 7557,572477
#define  I2C_CR1_START 7558,572599
#define  I2C_CR1_STOP 7559,572700
#define  I2C_CR1_ACK 7560,572800
#define  I2C_CR1_POS 7561,572903
#define  I2C_CR1_PEC 7562,573033
#define  I2C_CR1_ALERT 7563,573139
#define  I2C_CR1_SWRST 7564,573235
#define  I2C_CR2_FREQ 7567,573418
#define  I2C_CR2_FREQ_0 7568,573546
#define  I2C_CR2_FREQ_1 7569,573636
#define  I2C_CR2_FREQ_2 7570,573726
#define  I2C_CR2_FREQ_3 7571,573816
#define  I2C_CR2_FREQ_4 7572,573906
#define  I2C_CR2_FREQ_5 7573,573996
#define  I2C_CR2_ITERREN 7575,574088
#define  I2C_CR2_ITEVTEN 7576,574195
#define  I2C_CR2_ITBUFEN 7577,574302
#define  I2C_CR2_DMAEN 7578,574410
#define  I2C_CR2_LAST 7579,574514
#define  I2C_OAR1_ADD1_7 7582,574700
#define  I2C_OAR1_ADD8_9 7583,574802
#define  I2C_OAR1_ADD0 7585,574906
#define  I2C_OAR1_ADD1 7586,574996
#define  I2C_OAR1_ADD2 7587,575086
#define  I2C_OAR1_ADD3 7588,575176
#define  I2C_OAR1_ADD4 7589,575266
#define  I2C_OAR1_ADD5 7590,575356
#define  I2C_OAR1_ADD6 7591,575446
#define  I2C_OAR1_ADD7 7592,575536
#define  I2C_OAR1_ADD8 7593,575626
#define  I2C_OAR1_ADD9 7594,575716
#define  I2C_OAR1_ADDMODE 7596,575808
#define  I2C_OAR2_ENDUAL 7599,576005
#define  I2C_OAR2_ADD2 7600,576117
#define  I2C_DR_DR 7603,576303
#define  I2C_SR1_SB 7606,576491
#define  I2C_SR1_ADDR 7607,576599
#define  I2C_SR1_BTF 7608,576731
#define  I2C_SR1_ADD10 7609,576838
#define  I2C_SR1_STOPF 7610,576955
#define  I2C_SR1_RXNE 7611,577067
#define  I2C_SR1_TXE 7612,577187
#define  I2C_SR1_BERR 7613,577306
#define  I2C_SR1_ARLO 7614,577400
#define  I2C_SR1_AF 7615,577515
#define  I2C_SR1_OVR 7616,577619
#define  I2C_SR1_PECERR 7617,577720
#define  I2C_SR1_TIMEOUT 7618,577827
#define  I2C_SR1_SMBALERT 7619,577933
#define  I2C_SR2_MSL 7622,578113
#define  I2C_SR2_BUSY 7623,578210
#define  I2C_SR2_TRA 7624,578303
#define  I2C_SR2_GENCALL 7625,578408
#define  I2C_SR2_SMBDEFAULT 7626,578526
#define  I2C_SR2_SMBHOST 7627,578652
#define  I2C_SR2_DUALF 7628,578767
#define  I2C_SR2_PEC 7629,578874
#define  I2C_CCR_CCR 7632,579073
#define  I2C_CCR_DUTY 7633,579216
#define  I2C_CCR_FS 7634,579321
#define  I2C_TRISE_TRISE 7637,579515
#define  USART_SR_PE 7646,580149
#define  USART_SR_FE 7647,580246
#define  USART_SR_NE 7648,580344
#define  USART_SR_ORE 7649,580445
#define  USART_SR_IDLE 7650,580543
#define  USART_SR_RXNE 7651,580646
#define  USART_SR_TC 7652,580759
#define  USART_SR_TXE 7653,580865
#define  USART_SR_LBD 7654,580978
#define  USART_SR_CTS 7655,581087
#define  USART_DR_DR 7658,581264
#define  USART_BRR_DIV_Fraction 7661,581443
#define  USART_BRR_DIV_Mantissa 7662,581548
#define  USART_CR1_SBK 7665,581737
#define  USART_CR1_RWU 7666,581832
#define  USART_CR1_RE 7667,581932
#define  USART_CR1_TE 7668,582032
#define  USART_CR1_IDLEIE 7669,582135
#define  USART_CR1_RXNEIE 7670,582241
#define  USART_CR1_TCIE 7671,582347
#define  USART_CR1_TXEIE 7672,582470
#define  USART_CR1_PEIE 7673,582574
#define  USART_CR1_PS 7674,582678
#define  USART_CR1_PCE 7675,582779
#define  USART_CR1_WAKE 7676,582885
#define  USART_CR1_M 7677,582983
#define  USART_CR1_UE 7678,583079
#define  USART_CR1_OVER8 7679,583176
#define  USART_CR2_ADD 7682,583370
#define  USART_CR2_LBDL 7683,583480
#define  USART_CR2_LBDIE 7684,583591
#define  USART_CR2_LBCL 7685,583712
#define  USART_CR2_CPHA 7686,583817
#define  USART_CR2_CPOL 7687,583913
#define  USART_CR2_CLKEN 7688,584012
#define  USART_CR2_STOP 7690,584111
#define  USART_CR2_STOP_0 7691,584222
#define  USART_CR2_STOP_1 7692,584312
#define  USART_CR2_LINEN 7694,584404
#define  USART_CR3_EIE 7697,584588
#define  USART_CR3_IREN 7698,584695
#define  USART_CR3_IRLP 7699,584796
#define  USART_CR3_HDSEL 7700,584895
#define  USART_CR3_NACK 7701,585001
#define  USART_CR3_SCEN 7702,585107
#define  USART_CR3_DMAR 7703,585213
#define  USART_CR3_DMAT 7704,585317
#define  USART_CR3_RTSE 7705,585424
#define  USART_CR3_CTSE 7706,585519
#define  USART_CR3_CTSIE 7707,585614
#define  USART_CR3_ONEBIT 7708,585719
#define  USART_GTPR_PSC 7711,585902
#define  USART_GTPR_PSC_0 7712,586018
#define  USART_GTPR_PSC_1 7713,586108
#define  USART_GTPR_PSC_2 7714,586198
#define  USART_GTPR_PSC_3 7715,586288
#define  USART_GTPR_PSC_4 7716,586378
#define  USART_GTPR_PSC_5 7717,586468
#define  USART_GTPR_PSC_6 7718,586558
#define  USART_GTPR_PSC_7 7719,586648
#define  USART_GTPR_GT 7721,586740
#define  DBGMCU_IDCODE_DEV_ID 7730,587337
#define  DBGMCU_IDCODE_REV_ID 7732,587441
#define  DBGMCU_IDCODE_REV_ID_0 7733,587565
#define  DBGMCU_IDCODE_REV_ID_1 7734,587655
#define  DBGMCU_IDCODE_REV_ID_2 7735,587745
#define  DBGMCU_IDCODE_REV_ID_3 7736,587835
#define  DBGMCU_IDCODE_REV_ID_4 7737,587925
#define  DBGMCU_IDCODE_REV_ID_5 7738,588015
#define  DBGMCU_IDCODE_REV_ID_6 7739,588105
#define  DBGMCU_IDCODE_REV_ID_7 7740,588195
#define  DBGMCU_IDCODE_REV_ID_8 7741,588285
#define  DBGMCU_IDCODE_REV_ID_9 7742,588375
#define  DBGMCU_IDCODE_REV_ID_10 7743,588465
#define  DBGMCU_IDCODE_REV_ID_11 7744,588556
#define  DBGMCU_IDCODE_REV_ID_12 7745,588647
#define  DBGMCU_IDCODE_REV_ID_13 7746,588738
#define  DBGMCU_IDCODE_REV_ID_14 7747,588829
#define  DBGMCU_IDCODE_REV_ID_15 7748,588920
#define  DBGMCU_CR_DBG_SLEEP 7751,589095
#define  DBGMCU_CR_DBG_STOP 7752,589196
#define  DBGMCU_CR_DBG_STANDBY 7753,589296
#define  DBGMCU_CR_TRACE_IOEN 7754,589399
#define  DBGMCU_CR_TRACE_MODE 7756,589514
#define  DBGMCU_CR_TRACE_MODE_0 7757,589650
#define  DBGMCU_CR_TRACE_MODE_1 7758,589740
#define  DBGMCU_CR_DBG_IWDG_STOP 7760,589832
#define  DBGMCU_CR_DBG_WWDG_STOP 7761,589971
#define  DBGMCU_CR_DBG_TIM1_STOP 7762,590105
#define  DBGMCU_CR_DBG_TIM2_STOP 7763,590230
#define  DBGMCU_CR_DBG_TIM3_STOP 7764,590355
#define  DBGMCU_CR_DBG_TIM4_STOP 7765,590480
#define  DBGMCU_CR_DBG_CAN1_STOP 7766,590605
#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT 7767,590728
#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT 7768,590859
#define  DBGMCU_CR_DBG_TIM8_STOP 7769,590990
#define  DBGMCU_CR_DBG_TIM5_STOP 7770,591115
#define  DBGMCU_CR_DBG_TIM6_STOP 7771,591240
#define  DBGMCU_CR_DBG_TIM7_STOP 7772,591365
#define  DBGMCU_CR_DBG_CAN2_STOP 7773,591490
#define  DBGMCU_CR_DBG_TIM15_STOP 7774,591613
#define  DBGMCU_CR_DBG_TIM16_STOP 7775,591737
#define  DBGMCU_CR_DBG_TIM17_STOP 7776,591861
#define  DBGMCU_CR_DBG_TIM12_STOP 7777,591985
#define  DBGMCU_CR_DBG_TIM13_STOP 7778,592109
#define  DBGMCU_CR_DBG_TIM14_STOP 7779,592233
#define  DBGMCU_CR_DBG_TIM9_STOP 7780,592357
#define  DBGMCU_CR_DBG_TIM10_STOP 7781,592480
#define  DBGMCU_CR_DBG_TIM11_STOP 7782,592604
#define  FLASH_ACR_LATENCY 7791,593224
#define  FLASH_ACR_LATENCY_0 7792,593336
#define  FLASH_ACR_LATENCY_1 7793,593426
#define  FLASH_ACR_LATENCY_2 7794,593516
#define  FLASH_ACR_HLFCYA 7796,593608
#define  FLASH_ACR_PRFTBE 7797,593723
#define  FLASH_ACR_PRFTBS 7798,593830
#define  FLASH_KEYR_FKEYR 7801,594021
#define  FLASH_OPTKEYR_OPTKEYR 7804,594198
#define  FLASH_SR_BSY 7807,594381
#define  FLASH_SR_PGERR 7808,594470
#define  FLASH_SR_WRPRTERR 7809,594572
#define  FLASH_SR_EOP 7810,594679
#define  FLASH_CR_PG 7813,594864
#define  FLASH_CR_PER 7814,594960
#define  FLASH_CR_MER 7815,595055
#define  FLASH_CR_OPTPG 7816,595150
#define  FLASH_CR_OPTER 7817,595258
#define  FLASH_CR_STRT 7818,595360
#define  FLASH_CR_LOCK 7819,595450
#define  FLASH_CR_OPTWRE 7820,595539
#define  FLASH_CR_ERRIE 7821,595649
#define  FLASH_CR_EOPIE 7822,595756
#define  FLASH_AR_FAR 7825,595958
#define  FLASH_OBR_OPTERR 7828,596140
#define  FLASH_OBR_RDPRT 7829,596242
#define  FLASH_OBR_USER 7831,596344
#define  FLASH_OBR_WDG_SW 7832,596446
#define  FLASH_OBR_nRST_STOP 7833,596537
#define  FLASH_OBR_nRST_STDBY 7834,596631
#define  FLASH_OBR_BFB2 7835,596726
#define  FLASH_WRPR_WRP 7838,596899
#define  FLASH_RDP_RDP 7843,597167
#define  FLASH_RDP_nRDP 7844,597279
#define  FLASH_USER_USER 7847,597488
#define  FLASH_USER_nUSER 7848,597589
#define  FLASH_Data0_Data0 7851,597787
#define  FLASH_Data0_nData0 7852,597901
#define  FLASH_Data1_Data1 7855,598112
#define  FLASH_Data1_nData1 7856,598226
#define  FLASH_WRP0_WRP0 7859,598437
#define  FLASH_WRP0_nWRP0 7860,598564
#define  FLASH_WRP1_WRP1 7863,598788
#define  FLASH_WRP1_nWRP1 7864,598915
#define  FLASH_WRP2_WRP2 7867,599139
#define  FLASH_WRP2_nWRP2 7868,599266
#define  FLASH_WRP3_WRP3 7871,599490
#define  FLASH_WRP3_nWRP3 7872,599617
#define ETH_MACCR_WD 7879,600091
#define ETH_MACCR_JD 7880,600165
#define ETH_MACCR_IFG 7881,600237
  #define ETH_MACCR_IFG_96Bit 7882,600310
  #define ETH_MACCR_IFG_88Bit 7883,600431
  #define ETH_MACCR_IFG_80Bit 7884,600552
  #define ETH_MACCR_IFG_72Bit 7885,600673
  #define ETH_MACCR_IFG_64Bit 7886,600794
  #define ETH_MACCR_IFG_56Bit 7887,600923
  #define ETH_MACCR_IFG_48Bit 7888,601044
  #define ETH_MACCR_IFG_40Bit 7889,601165
#define ETH_MACCR_CSD 7890,601300
#define ETH_MACCR_FES 7891,601401
#define ETH_MACCR_ROD 7892,601478
#define ETH_MACCR_LM 7893,601555
#define ETH_MACCR_DM 7894,601626
#define ETH_MACCR_IPCO 7895,601695
#define ETH_MACCR_RD 7896,601772
#define ETH_MACCR_APCS 7897,601843
#define ETH_MACCR_BL 7898,601928
  #define ETH_MACCR_BL_10 7900,602192
  #define ETH_MACCR_BL_8 7901,602268
  #define ETH_MACCR_BL_4 7902,602343
  #define ETH_MACCR_BL_1 7903,602418
#define ETH_MACCR_DC 7904,602494
#define ETH_MACCR_TE 7905,602566
#define ETH_MACCR_RE 7906,602642
#define ETH_MACFFR_RA 7909,602778
#define ETH_MACFFR_HPF 7910,602848
#define ETH_MACFFR_SAF 7911,602929
#define ETH_MACFFR_SAIF 7912,603016
#define ETH_MACFFR_PCF 7913,603095
  #define ETH_MACFFR_PCF_BlockAll 7914,603181
  #define ETH_MACFFR_PCF_ForwardAll 7915,603322
  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter 7916,603486
#define ETH_MACFFR_BFD 7917,603625
#define ETH_MACFFR_PAM 7918,603707
#define ETH_MACFFR_DAIF 7919,603784
#define ETH_MACFFR_HM 7920,603863
#define ETH_MACFFR_HU 7921,603936
#define ETH_MACFFR_PM 7922,604006
#define ETH_MACHTHR_HTH 7925,604146
#define ETH_MACHTLR_HTL 7928,604284
#define ETH_MACMIIAR_PA 7931,604418
#define ETH_MACMIIAR_MR 7932,604499
#define ETH_MACMIIAR_CR 7933,604590
  #define ETH_MACMIIAR_CR_Div42 7934,604672
  #define ETH_MACMIIAR_CR_Div16 7935,604772
  #define ETH_MACMIIAR_CR_Div26 7936,604872
#define ETH_MACMIIAR_MW 7937,604972
#define ETH_MACMIIAR_MB 7938,605040
#define ETH_MACMIIDR_MD 7941,605168
#define ETH_MACFCR_PT 7944,605326
#define ETH_MACFCR_ZQPD 7945,605394
#define ETH_MACFCR_PLT 7946,605477
  #define ETH_MACFCR_PLT_Minus4 7947,605563
  #define ETH_MACFCR_PLT_Minus28 7948,605658
  #define ETH_MACFCR_PLT_Minus144 7949,605754
  #define ETH_MACFCR_PLT_Minus256 7950,605851
#define ETH_MACFCR_UPFD 7951,605954
#define ETH_MACFCR_RFCE 7952,606038
#define ETH_MACFCR_TFCE 7953,606123
#define ETH_MACFCR_FCBBPA 7954,606209
#define ETH_MACVLANTR_VLANTC 7957,606365
#define ETH_MACVLANTR_VLANTI 7958,606452
#define ETH_MACRWUFFR_D 7961,606631
#define ETH_MACPMTCSR_WFFRPR 7975,607588
#define ETH_MACPMTCSR_GU 7976,607692
#define ETH_MACPMTCSR_WFR 7977,607767
#define ETH_MACPMTCSR_MPR 7978,607850
#define ETH_MACPMTCSR_WFE 7979,607932
#define ETH_MACPMTCSR_MPE 7980,608013
#define ETH_MACPMTCSR_PD 7981,608093
#define ETH_MACSR_TSTS 7984,608221
#define ETH_MACSR_MMCTS 7985,608306
#define ETH_MACSR_MMMCRS 7986,608385
#define ETH_MACSR_MMCS 7987,608463
#define ETH_MACSR_PMTS 7988,608533
#define ETH_MACIMR_TSTIM 7991,608668
#define ETH_MACIMR_PMTIM 7992,608762
#define ETH_MACA0HR_MACA0H 7995,608905
#define ETH_MACA0LR_MACA0L 7998,609046
#define ETH_MACA1HR_AE 8001,609187
#define ETH_MACA1HR_SA 8002,609262
#define ETH_MACA1HR_MBC 8003,609337
  #define ETH_MACA1HR_MBC_HBits15_8 8004,609469
  #define ETH_MACA1HR_MBC_HBits7_0 8005,609577
  #define ETH_MACA1HR_MBC_LBits31_24 8006,609684
  #define ETH_MACA1HR_MBC_LBits23_16 8007,609792
  #define ETH_MACA1HR_MBC_LBits15_8 8008,609900
  #define ETH_MACA1HR_MBC_LBits7_0 8009,610007
#define ETH_MACA1HR_MACA1H 8010,610114
#define ETH_MACA1LR_MACA1L 8013,610255
#define ETH_MACA2HR_AE 8016,610396
#define ETH_MACA2HR_SA 8017,610471
#define ETH_MACA2HR_MBC 8018,610546
  #define ETH_MACA2HR_MBC_HBits15_8 8019,610624
  #define ETH_MACA2HR_MBC_HBits7_0 8020,610732
  #define ETH_MACA2HR_MBC_LBits31_24 8021,610839
  #define ETH_MACA2HR_MBC_LBits23_16 8022,610947
  #define ETH_MACA2HR_MBC_LBits15_8 8023,611055
  #define ETH_MACA2HR_MBC_LBits7_0 8024,611162
#define ETH_MACA2HR_MACA2H 8025,611267
#define ETH_MACA2LR_MACA2L 8028,611408
#define ETH_MACA3HR_AE 8031,611549
#define ETH_MACA3HR_SA 8032,611624
#define ETH_MACA3HR_MBC 8033,611699
  #define ETH_MACA3HR_MBC_HBits15_8 8034,611777
  #define ETH_MACA3HR_MBC_HBits7_0 8035,611885
  #define ETH_MACA3HR_MBC_LBits31_24 8036,611992
  #define ETH_MACA3HR_MBC_LBits23_16 8037,612100
  #define ETH_MACA3HR_MBC_LBits15_8 8038,612208
  #define ETH_MACA3HR_MBC_LBits7_0 8039,612315
#define ETH_MACA3HR_MACA3H 8040,612420
#define ETH_MACA3LR_MACA3L 8043,612561
#define ETH_MMCCR_MCF 8050,612943
#define ETH_MMCCR_ROR 8051,613022
#define ETH_MMCCR_CSR 8052,613096
#define ETH_MMCCR_CR 8053,613178
#define ETH_MMCRIR_RGUFS 8056,613321
#define ETH_MMCRIR_RFAES 8057,613452
#define ETH_MMCRIR_RFCES 8058,613579
#define ETH_MMCTIR_TGFS 8061,613769
#define ETH_MMCTIR_TGFMSCS 8062,613897
#define ETH_MMCTIR_TGFSCS 8063,614023
#define ETH_MMCRIMR_RGUFM 8066,614223
#define ETH_MMCRIMR_RFAEM 8067,614369
#define ETH_MMCRIMR_RFCEM 8068,614516
#define ETH_MMCTIMR_TGFM 8071,614726
#define ETH_MMCTIMR_TGFMSCM 8072,614869
#define ETH_MMCTIMR_TGFSCM 8073,615010
#define ETH_MMCTGFSCCR_TGFSCC 8076,615257
#define ETH_MMCTGFMSCCR_TGFMSCC 8079,615527
#define ETH_MMCTGFCR_TGFC 8082,615772
#define ETH_MMCRFCECR_RFCEC 8085,615956
#define ETH_MMCRFAECR_RFAEC 8088,616154
#define ETH_MMCRGUFCR_RGUFC 8091,616358
#define ETH_PTPTSCR_TSARU 8098,616774
#define ETH_PTPTSCR_TSITE 8099,616857
#define ETH_PTPTSCR_TSSTU 8100,616953
#define ETH_PTPTSCR_TSSTI 8101,617031
#define ETH_PTPTSCR_TSFCU 8102,617113
#define ETH_PTPTSCR_TSE 8103,617206
#define ETH_PTPSSIR_STSSI 8106,617355
#define ETH_PTPTSHR_STS 8109,617520
#define ETH_PTPTSLR_STPNS 8112,617664
#define ETH_PTPTSLR_STSS 8113,617762
#define ETH_PTPTSHUR_TSUS 8116,617919
#define ETH_PTPTSLUR_TSUPNS 8119,618077
#define ETH_PTPTSLUR_TSUSS 8120,618181
#define ETH_PTPTSAR_TSA 8123,618339
#define ETH_PTPTTHR_TTSH 8126,618484
#define ETH_PTPTTLR_TTSL 8129,618633
#define ETH_DMABMR_AAB 8136,619022
#define ETH_DMABMR_FPM 8137,619104
#define ETH_DMABMR_USP 8138,619176
#define ETH_DMABMR_RDP 8139,619253
  #define ETH_DMABMR_RDP_1Beat 8140,619323
  #define ETH_DMABMR_RDP_2Beat 8141,619460
  #define ETH_DMABMR_RDP_4Beat 8142,619597
  #define ETH_DMABMR_RDP_8Beat 8143,619734
  #define ETH_DMABMR_RDP_16Beat 8144,619871
  #define ETH_DMABMR_RDP_32Beat 8145,620009
  #define ETH_DMABMR_RDP_4xPBL_4Beat 8146,620163
  #define ETH_DMABMR_RDP_4xPBL_8Beat 8147,620305
  #define ETH_DMABMR_RDP_4xPBL_16Beat 8148,620447
  #define ETH_DMABMR_RDP_4xPBL_32Beat 8149,620590
  #define ETH_DMABMR_RDP_4xPBL_64Beat 8150,620733
  #define ETH_DMABMR_RDP_4xPBL_128Beat 8151,620876
#define ETH_DMABMR_FB 8152,621022
#define ETH_DMABMR_RTPR 8153,621094
  #define ETH_DMABMR_RTPR_1_1 8154,621175
  #define ETH_DMABMR_RTPR_2_1 8155,621261
  #define ETH_DMABMR_RTPR_3_1 8156,621347
  #define ETH_DMABMR_RTPR_4_1 8157,621433
#define ETH_DMABMR_PBL 8158,621521
  #define ETH_DMABMR_PBL_1Beat 8159,621604
  #define ETH_DMABMR_PBL_2Beat 8160,621751
  #define ETH_DMABMR_PBL_4Beat 8161,621898
  #define ETH_DMABMR_PBL_8Beat 8162,622045
  #define ETH_DMABMR_PBL_16Beat 8163,622192
  #define ETH_DMABMR_PBL_32Beat 8164,622340
  #define ETH_DMABMR_PBL_4xPBL_4Beat 8165,622504
  #define ETH_DMABMR_PBL_4xPBL_8Beat 8166,622656
  #define ETH_DMABMR_PBL_4xPBL_16Beat 8167,622808
  #define ETH_DMABMR_PBL_4xPBL_32Beat 8168,622961
  #define ETH_DMABMR_PBL_4xPBL_64Beat 8169,623114
  #define ETH_DMABMR_PBL_4xPBL_128Beat 8170,623267
#define ETH_DMABMR_DSL 8171,623421
#define ETH_DMABMR_DA 8172,623504
#define ETH_DMABMR_SR 8173,623587
#define ETH_DMATPDR_TPD 8176,623733
#define ETH_DMARPDR_RPD 8179,623884
#define ETH_DMARDLAR_SRL 8182,624047
#define ETH_DMATDLAR_STL 8185,624212
#define ETH_DMASR_TSTS 8188,624352
#define ETH_DMASR_PMTS 8189,624438
#define ETH_DMASR_MMCS 8190,624509
#define ETH_DMASR_EBS 8191,624580
  #define ETH_DMASR_EBS_DescAccess 8193,624720
  #define ETH_DMASR_EBS_ReadTransf 8194,624832
  #define ETH_DMASR_EBS_DataTransfTx 8195,624944
#define ETH_DMASR_TPS 8196,625045
  #define ETH_DMASR_TPS_Stopped 8197,625129
  #define ETH_DMASR_TPS_Fetching 8198,625243
  #define ETH_DMASR_TPS_Waiting 8199,625351
  #define ETH_DMASR_TPS_Reading 8200,625451
  #define ETH_DMASR_TPS_Suspended 8201,625566
  #define ETH_DMASR_TPS_Closing 8202,625674
#define ETH_DMASR_RPS 8203,625777
  #define ETH_DMASR_RPS_Stopped 8204,625860
  #define ETH_DMASR_RPS_Fetching 8205,625973
  #define ETH_DMASR_RPS_Waiting 8206,626081
  #define ETH_DMASR_RPS_Suspended 8207,626181
  #define ETH_DMASR_RPS_Closing 8208,626290
  #define ETH_DMASR_RPS_Queuing 8209,626390
#define ETH_DMASR_NIS 8210,626514
#define ETH_DMASR_AIS 8211,626599
#define ETH_DMASR_ERS 8212,626686
#define ETH_DMASR_FBES 8213,626767
#define ETH_DMASR_ETS 8214,626850
#define ETH_DMASR_RWTS 8215,626932
#define ETH_DMASR_RPSS 8216,627024
#define ETH_DMASR_RBUS 8217,627115
#define ETH_DMASR_RS 8218,627209
#define ETH_DMASR_TUS 8219,627284
#define ETH_DMASR_ROS 8220,627370
#define ETH_DMASR_TJTS 8221,627454
#define ETH_DMASR_TBUS 8222,627545
#define ETH_DMASR_TPSS 8223,627640
#define ETH_DMASR_TS 8224,627732
#define ETH_DMAOMR_DTCEFD 8227,627873
#define ETH_DMAOMR_RSF 8228,627982
#define ETH_DMAOMR_DFRF 8229,628068
#define ETH_DMAOMR_TSF 8230,628164
#define ETH_DMAOMR_FTF 8231,628251
#define ETH_DMAOMR_TTC 8232,628331
  #define ETH_DMAOMR_TTC_64Bytes 8233,628418
  #define ETH_DMAOMR_TTC_128Bytes 8234,628541
  #define ETH_DMAOMR_TTC_192Bytes 8235,628665
  #define ETH_DMAOMR_TTC_256Bytes 8236,628789
  #define ETH_DMAOMR_TTC_40Bytes 8237,628913
  #define ETH_DMAOMR_TTC_32Bytes 8238,629036
  #define ETH_DMAOMR_TTC_24Bytes 8239,629159
  #define ETH_DMAOMR_TTC_16Bytes 8240,629282
#define ETH_DMAOMR_ST 8241,629405
#define ETH_DMAOMR_FEF 8242,629497
#define ETH_DMAOMR_FUGF 8243,629578
#define ETH_DMAOMR_RTC 8244,629669
  #define ETH_DMAOMR_RTC_64Bytes 8245,629755
  #define ETH_DMAOMR_RTC_32Bytes 8246,629877
  #define ETH_DMAOMR_RTC_96Bytes 8247,629999
  #define ETH_DMAOMR_RTC_128Bytes 8248,630121
#define ETH_DMAOMR_OSF 8249,630244
#define ETH_DMAOMR_SR 8250,630328
#define ETH_DMAIER_NISE 8253,630474
#define ETH_DMAIER_AISE 8254,630566
#define ETH_DMAIER_ERIE 8255,630660
#define ETH_DMAIER_FBEIE 8256,630751
#define ETH_DMAIER_ETIE 8257,630844
#define ETH_DMAIER_RWTIE 8258,630936
#define ETH_DMAIER_RPSIE 8259,631038
#define ETH_DMAIER_RBUIE 8260,631139
#define ETH_DMAIER_RIE 8261,631243
#define ETH_DMAIER_TUIE 8262,631328
#define ETH_DMAIER_ROIE 8263,631424
#define ETH_DMAIER_TJTIE 8264,631518
#define ETH_DMAIER_TBUIE 8265,631619
#define ETH_DMAIER_TPSIE 8266,631724
#define ETH_DMAIER_TIE 8267,631826
#define ETH_DMAMFBOCR_OFOC 8270,632003
#define ETH_DMAMFBOCR_MFA 8271,632102
#define ETH_DMAMFBOCR_OMFC 8272,632205
#define ETH_DMAMFBOCR_MFC 8273,632303
#define ETH_DMACHTDR_HTDAP 8276,632488
#define ETH_DMACHRDR_HRDAP 8279,632671
#define ETH_DMACHTBAR_HTBAP 8282,632858
#define ETH_DMACHRBAR_HRBAP 8285,633041
#define SET_BIT(8304,633328
#define CLEAR_BIT(8306,633378
#define READ_BIT(8308,633429
#define CLEAR_REG(8310,633478
#define WRITE_REG(8312,633527
#define READ_REG(8314,633576
#define MODIFY_REG(8316,633617

USER/stm32f10x_it.c,270
void NMI_Handler(29,1249
void HardFault_Handler(33,1282
void MemManage_Handler(41,1406
void BusFault_Handler(50,1535
void UsageFault_Handler(58,1657
void SVC_Handler(66,1783
void DebugMon_Handler(70,1816
void PendSV_Handler(74,1854
void SysTick_Handler(78,1890

USER/system_stm32f10x.h,37
#define __SYSTEM_STM32F10X_H34,1213

USER/main.c,63
void assert_failed(17,580
int cycle=24,724
 int main(28,756

USER/stm32f10x_conf.h,99
#define __STM32F10x_CONF_H24,1113
  #define assert_param(68,2845
  #define assert_param(72,3083

USER/stm32f10x_it.h,33
#define __STM32F10x_IT_H24,1139

USER/system_stm32f10x.c,787
 #define SYSCLK_FREQ_24MHz 108,4459
#define SYSCLK_FREQ_72MHz 115,4721
#define VECT_TAB_OFFSET 128,5268
  uint32_t SystemCoreClock 152,5803
  uint32_t SystemCoreClock 154,5942
  uint32_t SystemCoreClock 156,6083
  uint32_t SystemCoreClock 158,6224
  uint32_t SystemCoreClock 160,6365
  uint32_t SystemCoreClock 162,6506
  uint32_t SystemCoreClock 164,6665
__I uint8_t AHBPrescTable[AHBPrescTable167,6775
void SystemInit 212,7879
void SystemCoreClockUpdate 306,11614
static void SetSysClock(419,15304
void SystemInit_ExtMemCtl(455,16369
static void SetSysClockToHSE(500,17865
static void SetSysClockTo24(579,19998
static void SetSysClockTo36(683,23694
static void SetSysClockTo48(784,26957
static void SetSysClockTo56(885,30183
static void SetSysClockTo72(987,33406

HARDWARE/led.c,52
void LED_Init(5,46
void LED_Change_Station(19,426

HARDWARE/led.h,40
#define __LED_H2,17
#define LED0 7,80

SYSTEM/sys.h,840
#define __SYS_H2,16
#define BITBAND(6,57
#define MEM_ADDR(7,152
#define BIT_ADDR(8,213
#define GPIOA_ODR_Addr 10,279
#define GPIOB_ODR_Addr 11,334
#define GPIOC_ODR_Addr 12,389
#define GPIOD_ODR_Addr 13,444
#define GPIOE_ODR_Addr 14,499
#define GPIOF_ODR_Addr 15,554
#define GPIOG_ODR_Addr 16,609
#define GPIOA_IDR_Addr 18,665
#define GPIOB_IDR_Addr 19,719
#define GPIOC_IDR_Addr 20,773
#define GPIOD_IDR_Addr 21,827
#define GPIOE_IDR_Addr 22,881
#define GPIOF_IDR_Addr 23,935
#define GPIOG_IDR_Addr 24,989
#define PAout(26,1044
#define PAin(27,1090
#define PBout(29,1137
#define PBin(30,1183
#define PCout(32,1230
#define PCin(33,1276
#define PDout(35,1323
#define PDin(36,1369
#define PEout(38,1416
#define PEin(39,1462
#define PFout(41,1509
#define PFin(42,1555
#define PGout(44,1602
#define PGin(45,1648
