--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
logipi_r1_0.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clknetwork/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clknetwork/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clknetwork/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clknetwork/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clknetwork/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clknetwork/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clknetwork/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clknetwork_clkout0 = PERIOD TIMEGRP "clknetwork_clkout0" 
TS_PER_CLK50 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 275 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point cnt_21 (SLICE_X10Y31.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   cnt<3>
                                                       cnt_0
    SLICE_X10Y26.A5      net (fanout=1)        0.405   cnt<0>
    SLICE_X10Y26.COUT    Topcya                0.472   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X10Y31.CLK     Tcinck                0.307   cnt<21>
                                                       Mcount_cnt_xor<21>
                                                       cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.619ns logic, 0.420ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.476   cnt<7>
                                                       cnt_4
    SLICE_X10Y27.A5      net (fanout=1)        0.405   cnt<4>
    SLICE_X10Y27.COUT    Topcya                0.472   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X10Y31.CLK     Tcinck                0.307   cnt<21>
                                                       Mcount_cnt_xor<21>
                                                       cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.528ns logic, 0.417ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   cnt<3>
                                                       cnt_3
    SLICE_X10Y26.D5      net (fanout=1)        0.460   cnt<3>
    SLICE_X10Y26.COUT    Topcyd                0.290   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X10Y31.CLK     Tcinck                0.307   cnt<21>
                                                       Mcount_cnt_xor<21>
                                                       cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (1.437ns logic, 0.475ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point cnt_20 (SLICE_X10Y31.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   cnt<3>
                                                       cnt_0
    SLICE_X10Y26.A5      net (fanout=1)        0.405   cnt<0>
    SLICE_X10Y26.COUT    Topcya                0.472   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X10Y31.CLK     Tcinck                0.240   cnt<21>
                                                       Mcount_cnt_xor<21>
                                                       cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (1.552ns logic, 0.420ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.476   cnt<7>
                                                       cnt_4
    SLICE_X10Y27.A5      net (fanout=1)        0.405   cnt<4>
    SLICE_X10Y27.COUT    Topcya                0.472   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X10Y31.CLK     Tcinck                0.240   cnt<21>
                                                       Mcount_cnt_xor<21>
                                                       cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.461ns logic, 0.417ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   cnt<3>
                                                       cnt_3
    SLICE_X10Y26.D5      net (fanout=1)        0.460   cnt<3>
    SLICE_X10Y26.COUT    Topcyd                0.290   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X10Y31.CLK     Tcinck                0.240   cnt<21>
                                                       Mcount_cnt_xor<21>
                                                       cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (1.370ns logic, 0.475ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_18 (SLICE_X10Y30.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.196 - 0.200)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   cnt<3>
                                                       cnt_0
    SLICE_X10Y26.A5      net (fanout=1)        0.405   cnt<0>
    SLICE_X10Y26.COUT    Topcya                0.472   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.CLK     Tcinck                0.319   cnt<19>
                                                       Mcount_cnt_cy<19>
                                                       cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.540ns logic, 0.417ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.476   cnt<7>
                                                       cnt_4
    SLICE_X10Y27.A5      net (fanout=1)        0.405   cnt<4>
    SLICE_X10Y27.COUT    Topcya                0.472   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.CLK     Tcinck                0.319   cnt<19>
                                                       Mcount_cnt_cy<19>
                                                       cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.449ns logic, 0.414ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.196 - 0.200)
  Source Clock:         CLK_50 rising at 0.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   cnt<3>
                                                       cnt_3
    SLICE_X10Y26.D5      net (fanout=1)        0.460   cnt<3>
    SLICE_X10Y26.COUT    Topcyd                0.290   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X10Y29.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X10Y30.CLK     Tcinck                0.319   cnt<19>
                                                       Mcount_cnt_cy<19>
                                                       cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.358ns logic, 0.472ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clknetwork_clkout0 = PERIOD TIMEGRP "clknetwork_clkout0" TS_PER_CLK50 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point cnt_19 (SLICE_X10Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_21 (FF)
  Destination:          cnt_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         CLK_50 rising at 20.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_21 to cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.200   cnt<21>
                                                       cnt_21
    SLICE_X10Y30.SR      net (fanout=11)       0.165   cnt<21>
    SLICE_X10Y30.CLK     Tcksr       (-Th)    -0.001   cnt<19>
                                                       cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.201ns logic, 0.165ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point cnt_18 (SLICE_X10Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_21 (FF)
  Destination:          cnt_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         CLK_50 rising at 20.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_21 to cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.200   cnt<21>
                                                       cnt_21
    SLICE_X10Y30.SR      net (fanout=11)       0.165   cnt<21>
    SLICE_X10Y30.CLK     Tcksr       (-Th)    -0.014   cnt<19>
                                                       cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.214ns logic, 0.165ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point cnt_16 (SLICE_X10Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_21 (FF)
  Destination:          cnt_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         CLK_50 rising at 20.000ns
  Destination Clock:    CLK_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_21 to cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.200   cnt<21>
                                                       cnt_21
    SLICE_X10Y30.SR      net (fanout=11)       0.165   cnt<21>
    SLICE_X10Y30.CLK     Tcksr       (-Th)    -0.025   cnt<19>
                                                       cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.225ns logic, 0.165ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clknetwork_clkout0 = PERIOD TIMEGRP "clknetwork_clkout0" TS_PER_CLK50 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clknetwork/clkout1_buf/I0
  Logical resource: clknetwork/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cnt<3>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: CLK_50
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cnt<3>/CLK
  Logical resource: cnt_1/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: CLK_50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|      2.666ns|            0|            0|            0|          275|
| TS_clknetwork_clkout0         |     20.000ns|      2.666ns|          N/A|            0|            0|          275|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK_50        |    2.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 275 paths, 0 nets, and 45 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 24 04:02:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



