/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az567-417
+ date
Tue Apr 25 19:09:22 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1682449762
+ CACTUS_STARTTIME=1682449762
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 25 2023 (19:02:52)
Run date:          Apr 25 2023 (19:09:23+0000)
Run host:          fv-az567-417.lj1xk2mgdexu3igr4w2lmfxu3c.gx.internal.cloudapp.net (pid=101758)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az567-417
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110612KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ccb3b035-e0b3-e340-9dfe-cd283b1e73f0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1035-azure, OSVersion="#42-Ubuntu SMP Tue Feb 28 19:41:23 UTC 2023", HostName=fv-az567-417, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110612KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#0, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#0, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#0, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00188919 sec
      iterations=10000000... time=0.0187401 sec
      iterations=100000000... time=0.179542 sec
      iterations=600000000... time=1.08181 sec
      iterations=600000000... time=1.03937 sec
      result: 28.2756 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361069 sec
      iterations=10000000... time=0.0360988 sec
      iterations=100000000... time=0.361194 sec
      iterations=300000000... time=1.08387 sec
      result: 8.85712 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200099 sec
      iterations=10000000... time=0.0199175 sec
      iterations=100000000... time=0.199074 sec
      iterations=600000000... time=1.19467 sec
      result: 8.0357 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000207599 sec
      iterations=10000... time=0.00207589 sec
      iterations=100000... time=0.0207152 sec
      iterations=1000000... time=0.207142 sec
      iterations=5000000... time=1.03696 sec
      result: 2.07392 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000585698 sec
      iterations=10000... time=0.00581328 sec
      iterations=100000... time=0.0581081 sec
      iterations=1000000... time=0.580499 sec
      iterations=2000000... time=1.16077 sec
      result: 5.80384 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=5.4199e-05 sec
      iterations=1000... time=0.000540798 sec
      iterations=10000... time=0.00543548 sec
      iterations=100000... time=0.0541451 sec
      iterations=1000000... time=0.541937 sec
      iterations=2000000... time=1.08319 sec
      result: 68.0654 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.38e-05 sec
      iterations=10... time=0.000227999 sec
      iterations=100... time=0.00224519 sec
      iterations=1000... time=0.0223166 sec
      iterations=10000... time=0.222842 sec
      iterations=50000... time=1.11305 sec
      result: 44.1599 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=3.27e-05 sec
      iterations=100000... time=0.000321799 sec
      iterations=1000000... time=0.00322139 sec
      iterations=10000000... time=0.032178 sec
      iterations=100000000... time=0.321767 sec
      iterations=300000000... time=0.965502 sec
      iterations=600000000... time=1.93146 sec
      result: 0.402387 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.51e-05 sec
      iterations=10000... time=0.0001805 sec
      iterations=100000... time=0.00177429 sec
      iterations=1000000... time=0.017971 sec
      iterations=10000000... time=0.179613 sec
      iterations=60000000... time=1.07968 sec
      result: 2.24933 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=3.36e-05 sec
      iterations=1000... time=0.000242199 sec
      iterations=10000... time=0.00242289 sec
      iterations=100000... time=0.0242323 sec
      iterations=1000000... time=0.242182 sec
      iterations=5000000... time=1.21123 sec
      result: 152.175 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.62e-05 sec
      iterations=10... time=0.000225999 sec
      iterations=100... time=0.00215509 sec
      iterations=1000... time=0.0215899 sec
      iterations=10000... time=0.215737 sec
      iterations=50000... time=1.07884 sec
      result: 45.5602 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.46e-05 sec
      iterations=10... time=0.0001457 sec
      iterations=100... time=0.00147919 sec
      iterations=1000... time=0.0143239 sec
      iterations=10000... time=0.142026 sec
      iterations=80000... time=1.137 sec
      result: 0.154582 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.0001833 sec
      iterations=10... time=0.00277529 sec
      iterations=100... time=0.0273197 sec
      iterations=1000... time=0.27992 sec
      iterations=4000... time=1.1001 sec
      result: 0.215686 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0502893 sec
      iterations=10... time=0.518225 sec
      iterations=20... time=0.999502 sec
      iterations=40... time=1.95081 sec
      result: 0.0482393 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00178945 sec
      iterations=10000000... time=0.0182784 sec
      iterations=100000000... time=0.180759 sec
      iterations=600000000... time=1.09048 sec
      iterations=600000000... time=1.04586 sec
      result: 26.8972 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00363054 sec
      iterations=10000000... time=0.0361412 sec
      iterations=100000000... time=0.361546 sec
      iterations=300000000... time=1.08471 sec
      result: 8.85025 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199804 sec
      iterations=10000000... time=0.0201515 sec
      iterations=100000000... time=0.199415 sec
      iterations=600000000... time=1.20391 sec
      result: 7.97402 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000204599 sec
      iterations=10000... time=0.00204239 sec
      iterations=100000... time=0.0204573 sec
      iterations=1000000... time=0.204372 sec
      iterations=5000000... time=1.02138 sec
      result: 2.04276 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000577598 sec
      iterations=10000... time=0.00577143 sec
      iterations=100000... time=0.0575825 sec
      iterations=1000000... time=0.577279 sec
      iterations=2000000... time=1.15795 sec
      result: 5.78976 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.55e-06 sec
      iterations=100... time=5.41e-05 sec
      iterations=1000... time=0.000540348 sec
      iterations=10000... time=0.00543618 sec
      iterations=100000... time=0.0542206 sec
      iterations=1000000... time=0.543114 sec
      iterations=2000000... time=1.09802 sec
      result: 67.1462 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.26e-05 sec
      iterations=10... time=0.000217049 sec
      iterations=100... time=0.00216924 sec
      iterations=1000... time=0.0219094 sec
      iterations=10000... time=0.217983 sec
      iterations=50000... time=1.08917 sec
      result: 45.1281 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.45e-06 sec
      iterations=10000... time=3.235e-05 sec
      iterations=100000... time=0.0003211 sec
      iterations=1000000... time=0.003234 sec
      iterations=10000000... time=0.0321713 sec
      iterations=100000000... time=0.324678 sec
      iterations=300000000... time=0.970019 sec
      iterations=600000000... time=1.93889 sec
      result: 0.403935 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.655e-05 sec
      iterations=10000... time=0.000169599 sec
      iterations=100000... time=0.00179004 sec
      iterations=1000000... time=0.0177491 sec
      iterations=10000000... time=0.179334 sec
      iterations=60000000... time=1.07833 sec
      result: 2.24653 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.41e-05 sec
      iterations=1000... time=0.000245149 sec
      iterations=10000... time=0.00247724 sec
      iterations=100000... time=0.0245857 sec
      iterations=1000000... time=0.246075 sec
      iterations=4000000... time=0.985476 sec
      iterations=8000000... time=1.96819 sec
      result: 149.839 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.67e-05 sec
      iterations=10... time=0.000209099 sec
      iterations=100... time=0.00208524 sec
      iterations=1000... time=0.0209217 sec
      iterations=10000... time=0.209546 sec
      iterations=50000... time=1.05048 sec
      result: 46.7901 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=3.55e-06 sec
      iterations=10... time=3.795e-05 sec
      iterations=100... time=0.000380449 sec
      iterations=1000... time=0.00382919 sec
      iterations=10000... time=0.0381365 sec
      iterations=100000... time=0.379654 sec
      iterations=300000... time=1.13878 sec
      result: 0.26344 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000137499 sec
      iterations=10... time=0.000856247 sec
      iterations=100... time=0.00838272 sec
      iterations=1000... time=0.082984 sec
      iterations=10000... time=0.8541 sec
      iterations=20000... time=1.70262 sec
      result: 0.349944 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0013769 sec
      iterations=10... time=0.0138089 sec
      iterations=100... time=0.13667 sec
      iterations=800... time=1.1072 sec
      result: 1.69989 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Apr 25 19:10:19 UTC 2023
+ echo Done.
Done.
  Elapsed time: 57.2 s
