# Tiny Tapeout project information
project:
  title:        "4-Bit ALU"      # Project title
  author:       "Daniel Kaminski"      # Your name
  discord:      "lopash"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "4-Bit ALU with Cornell ECE2300 op-code instructions."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_dgkaminski"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"
    - "adder.v"
    - "alu.v"
    - "control.v"
    - "fullAdder.v"
    - "logical.v"
    - "shifter.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "B[0]"
  ui[1]: "B[1]"
  ui[2]: "B[2]"
  ui[3]: "B[3]"
  ui[4]: "A[0]"
  ui[5]: "A[1]"
  ui[6]: "A[2]"
  ui[7]: "A[3]"

  # Outputs
  uo[0]: "Z"
  uo[1]: "N"
  uo[2]: "V"
  uo[3]: "C"
  uo[4]: "Y[0]"
  uo[5]: "Y[1]"
  uo[6]: "Y[2]"
  uo[7]: "Y[3]"

  # Bidirectional pins
  uio[0]: "FS[0]"
  uio[1]: "FS[1]"
  uio[2]: "FS[2]"
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
