ecg_cnn_sparsemux_17_3_9_1_1
ecg_cnn_mac_muladd_12s_11s_18s_21_4_1
ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1
ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1
ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1
ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W
ecg_cnn_flow_control_loop_pipe_sequential_init
ecg_cnn_urem_9ns_4ns_3_13_1
ecg_cnn_mul_9ns_11ns_19_1_1
ecg_cnn_flow_control_loop_pipe_sequential_init
ecg_cnn_sparsemux_11_3_11_1_1
ecg_cnn_sparsemux_11_3_11_1_1
ecg_cnn_sparsemux_11_3_11_1_1
ecg_cnn_sparsemux_11_3_11_1_1
ecg_cnn_sparsemux_11_3_11_1_1
ecg_cnn_sparsemux_33_4_10_1_1
ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1
ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1
ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1
ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1
ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W
ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W
ecg_cnn_flow_control_loop_pipe_sequential_init
ecg_cnn_sparsemux_9_2_11_1_1
ecg_cnn_flow_control_loop_pipe_sequential_init
ecg_cnn_sparsemux_33_4_12_1_1
ecg_cnn_sparsemux_9_2_12_1_1
ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1
ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_0_ROM_AUTO_1R
ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_1_ROM_AUTO_1R
ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_2_ROM_AUTO_1R
ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_3_ROM_AUTO_1R
ecg_cnn_flow_control_loop_pipe_sequential_init
ecg_cnn_sparsemux_33_4_8_1_1
ecg_cnn_sparsemux_33_4_11_1_1
ecg_cnn_sparsemux_33_4_12_1_1_x
ecg_cnn_flow_control_loop_pipe_sequential_init
ecg_cnn_mul_25ns_25ns_50_1_0
ecg_cnn_mul_25ns_18ns_43_1_0
ecg_cnn_exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R
ecg_cnn_exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
ecg_cnn_exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R
ecg_cnn_sdiv_20ns_13s_20_24_seq_1
ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W
ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W
ecg_cnn_INPUT_r_m_axi
ecg_cnn_OUTPUT_r_m_axi
ecg_cnn_CTRL_s_axi
conv1d_relu
maxpool
conv1d_relu2
gap_Pipeline_VITIS_LOOP_115_1
gap
dense_relu_Pipeline_VITIS_LOOP_146_2
dense_relu
dense_linear
exp_12_3_s
ecg_cnn
