

================================================================
== Vivado HLS Report for 'mul1'
================================================================
* Date:           Thu Feb  4 11:36:47 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Mul
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2112|  2112|  2112|  2112|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 2   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 3   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 4   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 5   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 6   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 7   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 8   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 9   |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 10  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 11  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 12  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 13  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 14  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 15  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 16  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 17  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 18  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 19  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 20  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 21  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 22  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 23  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 24  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 25  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 26  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 27  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 28  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 29  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 30  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 31  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 32  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 33  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 34  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 35  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 36  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 37  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 38  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 39  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 40  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 41  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 42  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 43  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 44  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 45  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 46  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 47  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 48  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 49  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 50  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 51  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 52  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 53  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 54  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 55  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 56  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 57  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 58  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 59  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 60  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 61  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 62  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 63  |   32|   32|         4|          -|          -|     8|    no    |
        |- Loop 64  |   32|   32|         4|          -|          -|     8|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 257
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	6  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / (!exitcond_0_1)
	10  / (exitcond_0_1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	11  / (!exitcond_0_2)
	14  / (exitcond_0_2)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	10  / true
14 --> 
	15  / (!exitcond_0_3)
	18  / (exitcond_0_3)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
18 --> 
	19  / (!exitcond_0_4)
	22  / (exitcond_0_4)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	18  / true
22 --> 
	23  / (!exitcond_0_5)
	26  / (exitcond_0_5)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	22  / true
26 --> 
	27  / (!exitcond_0_6)
	30  / (exitcond_0_6)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	26  / true
30 --> 
	31  / (!exitcond_0_7)
	34  / (exitcond_0_7)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	30  / true
34 --> 
	35  / (!exitcond_1)
	38  / (exitcond_1)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	34  / true
38 --> 
	39  / (!exitcond_1_1)
	42  / (exitcond_1_1)
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	38  / true
42 --> 
	43  / (!exitcond_1_2)
	46  / (exitcond_1_2)
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	42  / true
46 --> 
	47  / (!exitcond_1_3)
	50  / (exitcond_1_3)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	46  / true
50 --> 
	51  / (!exitcond_1_4)
	54  / (exitcond_1_4)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	50  / true
54 --> 
	55  / (!exitcond_1_5)
	58  / (exitcond_1_5)
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	54  / true
58 --> 
	59  / (!exitcond_1_6)
	62  / (exitcond_1_6)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	58  / true
62 --> 
	63  / (!exitcond_1_7)
	66  / (exitcond_1_7)
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	62  / true
66 --> 
	67  / (!exitcond_2)
	70  / (exitcond_2)
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	66  / true
70 --> 
	71  / (!exitcond_2_1)
	74  / (exitcond_2_1)
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	70  / true
74 --> 
	75  / (!exitcond_2_2)
	78  / (exitcond_2_2)
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	74  / true
78 --> 
	79  / (!exitcond_2_3)
	82  / (exitcond_2_3)
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	78  / true
82 --> 
	83  / (!exitcond_2_4)
	86  / (exitcond_2_4)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	82  / true
86 --> 
	87  / (!exitcond_2_5)
	90  / (exitcond_2_5)
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	86  / true
90 --> 
	91  / (!exitcond_2_6)
	94  / (exitcond_2_6)
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	90  / true
94 --> 
	95  / (!exitcond_2_7)
	98  / (exitcond_2_7)
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	94  / true
98 --> 
	99  / (!exitcond_3)
	102  / (exitcond_3)
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	98  / true
102 --> 
	103  / (!exitcond_3_1)
	106  / (exitcond_3_1)
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	102  / true
106 --> 
	107  / (!exitcond_3_2)
	110  / (exitcond_3_2)
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	106  / true
110 --> 
	111  / (!exitcond_3_3)
	114  / (exitcond_3_3)
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	110  / true
114 --> 
	115  / (!exitcond_3_4)
	118  / (exitcond_3_4)
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	114  / true
118 --> 
	119  / (!exitcond_3_5)
	122  / (exitcond_3_5)
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	118  / true
122 --> 
	123  / (!exitcond_3_6)
	126  / (exitcond_3_6)
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	122  / true
126 --> 
	127  / (!exitcond_3_7)
	130  / (exitcond_3_7)
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	126  / true
130 --> 
	131  / (!exitcond_4)
	134  / (exitcond_4)
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	130  / true
134 --> 
	135  / (!exitcond_4_1)
	138  / (exitcond_4_1)
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	134  / true
138 --> 
	139  / (!exitcond_4_2)
	142  / (exitcond_4_2)
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	138  / true
142 --> 
	143  / (!exitcond_4_3)
	146  / (exitcond_4_3)
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	142  / true
146 --> 
	147  / (!exitcond_4_4)
	150  / (exitcond_4_4)
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	146  / true
150 --> 
	151  / (!exitcond_4_5)
	154  / (exitcond_4_5)
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	150  / true
154 --> 
	155  / (!exitcond_4_6)
	158  / (exitcond_4_6)
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	154  / true
158 --> 
	159  / (!exitcond_4_7)
	162  / (exitcond_4_7)
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	158  / true
162 --> 
	163  / (!exitcond_5)
	166  / (exitcond_5)
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	162  / true
166 --> 
	167  / (!exitcond_5_1)
	170  / (exitcond_5_1)
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	166  / true
170 --> 
	171  / (!exitcond_5_2)
	174  / (exitcond_5_2)
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	170  / true
174 --> 
	175  / (!exitcond_5_3)
	178  / (exitcond_5_3)
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	174  / true
178 --> 
	179  / (!exitcond_5_4)
	182  / (exitcond_5_4)
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	178  / true
182 --> 
	183  / (!exitcond_5_5)
	186  / (exitcond_5_5)
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	182  / true
186 --> 
	187  / (!exitcond_5_6)
	190  / (exitcond_5_6)
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	186  / true
190 --> 
	191  / (!exitcond_5_7)
	194  / (exitcond_5_7)
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	190  / true
194 --> 
	195  / (!exitcond_6)
	198  / (exitcond_6)
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	194  / true
198 --> 
	199  / (!exitcond_6_1)
	202  / (exitcond_6_1)
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	198  / true
202 --> 
	203  / (!exitcond_6_2)
	206  / (exitcond_6_2)
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	202  / true
206 --> 
	207  / (!exitcond_6_3)
	210  / (exitcond_6_3)
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	206  / true
210 --> 
	211  / (!exitcond_6_4)
	214  / (exitcond_6_4)
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	210  / true
214 --> 
	215  / (!exitcond_6_5)
	218  / (exitcond_6_5)
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	214  / true
218 --> 
	219  / (!exitcond_6_6)
	222  / (exitcond_6_6)
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	218  / true
222 --> 
	223  / (!exitcond_6_7)
	226  / (exitcond_6_7)
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	222  / true
226 --> 
	227  / (!exitcond_7)
	230  / (exitcond_7)
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	226  / true
230 --> 
	231  / (!exitcond_7_1)
	234  / (exitcond_7_1)
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	230  / true
234 --> 
	235  / (!exitcond_7_2)
	238  / (exitcond_7_2)
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	234  / true
238 --> 
	239  / (!exitcond_7_3)
	242  / (exitcond_7_3)
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	238  / true
242 --> 
	243  / (!exitcond_7_4)
	246  / (exitcond_7_4)
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	242  / true
246 --> 
	247  / (!exitcond_7_5)
	250  / (exitcond_7_5)
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	246  / true
250 --> 
	251  / (!exitcond_7_6)
	254  / (exitcond_7_6)
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	250  / true
254 --> 
	255  / (!exitcond_7_7)
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	254  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [64 x i32]* %C, i64 0, i64 0" [Mul/normal_mul(s1).c:13]   --->   Operation 258 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [64 x i32]* %C, i64 0, i64 1" [Mul/normal_mul(s1).c:13]   --->   Operation 259 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [64 x i32]* %C, i64 0, i64 2" [Mul/normal_mul(s1).c:13]   --->   Operation 260 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr [64 x i32]* %C, i64 0, i64 3" [Mul/normal_mul(s1).c:13]   --->   Operation 261 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [64 x i32]* %C, i64 0, i64 4" [Mul/normal_mul(s1).c:13]   --->   Operation 262 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [64 x i32]* %C, i64 0, i64 5" [Mul/normal_mul(s1).c:13]   --->   Operation 263 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr [64 x i32]* %C, i64 0, i64 6" [Mul/normal_mul(s1).c:13]   --->   Operation 264 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr [64 x i32]* %C, i64 0, i64 7" [Mul/normal_mul(s1).c:13]   --->   Operation 265 'getelementptr' 'C_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr [64 x i32]* %C, i64 0, i64 8" [Mul/normal_mul(s1).c:13]   --->   Operation 266 'getelementptr' 'C_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr [64 x i32]* %C, i64 0, i64 9" [Mul/normal_mul(s1).c:13]   --->   Operation 267 'getelementptr' 'C_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr [64 x i32]* %C, i64 0, i64 10" [Mul/normal_mul(s1).c:13]   --->   Operation 268 'getelementptr' 'C_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr [64 x i32]* %C, i64 0, i64 11" [Mul/normal_mul(s1).c:13]   --->   Operation 269 'getelementptr' 'C_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr [64 x i32]* %C, i64 0, i64 12" [Mul/normal_mul(s1).c:13]   --->   Operation 270 'getelementptr' 'C_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr [64 x i32]* %C, i64 0, i64 13" [Mul/normal_mul(s1).c:13]   --->   Operation 271 'getelementptr' 'C_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr [64 x i32]* %C, i64 0, i64 14" [Mul/normal_mul(s1).c:13]   --->   Operation 272 'getelementptr' 'C_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr [64 x i32]* %C, i64 0, i64 15" [Mul/normal_mul(s1).c:13]   --->   Operation 273 'getelementptr' 'C_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%C_addr_16 = getelementptr [64 x i32]* %C, i64 0, i64 16" [Mul/normal_mul(s1).c:13]   --->   Operation 274 'getelementptr' 'C_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%C_addr_17 = getelementptr [64 x i32]* %C, i64 0, i64 17" [Mul/normal_mul(s1).c:13]   --->   Operation 275 'getelementptr' 'C_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%C_addr_18 = getelementptr [64 x i32]* %C, i64 0, i64 18" [Mul/normal_mul(s1).c:13]   --->   Operation 276 'getelementptr' 'C_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%C_addr_19 = getelementptr [64 x i32]* %C, i64 0, i64 19" [Mul/normal_mul(s1).c:13]   --->   Operation 277 'getelementptr' 'C_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%C_addr_20 = getelementptr [64 x i32]* %C, i64 0, i64 20" [Mul/normal_mul(s1).c:13]   --->   Operation 278 'getelementptr' 'C_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%C_addr_21 = getelementptr [64 x i32]* %C, i64 0, i64 21" [Mul/normal_mul(s1).c:13]   --->   Operation 279 'getelementptr' 'C_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%C_addr_22 = getelementptr [64 x i32]* %C, i64 0, i64 22" [Mul/normal_mul(s1).c:13]   --->   Operation 280 'getelementptr' 'C_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%C_addr_23 = getelementptr [64 x i32]* %C, i64 0, i64 23" [Mul/normal_mul(s1).c:13]   --->   Operation 281 'getelementptr' 'C_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%C_addr_24 = getelementptr [64 x i32]* %C, i64 0, i64 24" [Mul/normal_mul(s1).c:13]   --->   Operation 282 'getelementptr' 'C_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%C_addr_25 = getelementptr [64 x i32]* %C, i64 0, i64 25" [Mul/normal_mul(s1).c:13]   --->   Operation 283 'getelementptr' 'C_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%C_addr_26 = getelementptr [64 x i32]* %C, i64 0, i64 26" [Mul/normal_mul(s1).c:13]   --->   Operation 284 'getelementptr' 'C_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%C_addr_27 = getelementptr [64 x i32]* %C, i64 0, i64 27" [Mul/normal_mul(s1).c:13]   --->   Operation 285 'getelementptr' 'C_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%C_addr_28 = getelementptr [64 x i32]* %C, i64 0, i64 28" [Mul/normal_mul(s1).c:13]   --->   Operation 286 'getelementptr' 'C_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%C_addr_29 = getelementptr [64 x i32]* %C, i64 0, i64 29" [Mul/normal_mul(s1).c:13]   --->   Operation 287 'getelementptr' 'C_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%C_addr_30 = getelementptr [64 x i32]* %C, i64 0, i64 30" [Mul/normal_mul(s1).c:13]   --->   Operation 288 'getelementptr' 'C_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%C_addr_31 = getelementptr [64 x i32]* %C, i64 0, i64 31" [Mul/normal_mul(s1).c:13]   --->   Operation 289 'getelementptr' 'C_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%C_addr_32 = getelementptr [64 x i32]* %C, i64 0, i64 32" [Mul/normal_mul(s1).c:13]   --->   Operation 290 'getelementptr' 'C_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%C_addr_33 = getelementptr [64 x i32]* %C, i64 0, i64 33" [Mul/normal_mul(s1).c:13]   --->   Operation 291 'getelementptr' 'C_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%C_addr_34 = getelementptr [64 x i32]* %C, i64 0, i64 34" [Mul/normal_mul(s1).c:13]   --->   Operation 292 'getelementptr' 'C_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%C_addr_35 = getelementptr [64 x i32]* %C, i64 0, i64 35" [Mul/normal_mul(s1).c:13]   --->   Operation 293 'getelementptr' 'C_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%C_addr_36 = getelementptr [64 x i32]* %C, i64 0, i64 36" [Mul/normal_mul(s1).c:13]   --->   Operation 294 'getelementptr' 'C_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%C_addr_37 = getelementptr [64 x i32]* %C, i64 0, i64 37" [Mul/normal_mul(s1).c:13]   --->   Operation 295 'getelementptr' 'C_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%C_addr_38 = getelementptr [64 x i32]* %C, i64 0, i64 38" [Mul/normal_mul(s1).c:13]   --->   Operation 296 'getelementptr' 'C_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%C_addr_39 = getelementptr [64 x i32]* %C, i64 0, i64 39" [Mul/normal_mul(s1).c:13]   --->   Operation 297 'getelementptr' 'C_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%C_addr_40 = getelementptr [64 x i32]* %C, i64 0, i64 40" [Mul/normal_mul(s1).c:13]   --->   Operation 298 'getelementptr' 'C_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%C_addr_41 = getelementptr [64 x i32]* %C, i64 0, i64 41" [Mul/normal_mul(s1).c:13]   --->   Operation 299 'getelementptr' 'C_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%C_addr_42 = getelementptr [64 x i32]* %C, i64 0, i64 42" [Mul/normal_mul(s1).c:13]   --->   Operation 300 'getelementptr' 'C_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%C_addr_43 = getelementptr [64 x i32]* %C, i64 0, i64 43" [Mul/normal_mul(s1).c:13]   --->   Operation 301 'getelementptr' 'C_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%C_addr_44 = getelementptr [64 x i32]* %C, i64 0, i64 44" [Mul/normal_mul(s1).c:13]   --->   Operation 302 'getelementptr' 'C_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%C_addr_45 = getelementptr [64 x i32]* %C, i64 0, i64 45" [Mul/normal_mul(s1).c:13]   --->   Operation 303 'getelementptr' 'C_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%C_addr_46 = getelementptr [64 x i32]* %C, i64 0, i64 46" [Mul/normal_mul(s1).c:13]   --->   Operation 304 'getelementptr' 'C_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%C_addr_47 = getelementptr [64 x i32]* %C, i64 0, i64 47" [Mul/normal_mul(s1).c:13]   --->   Operation 305 'getelementptr' 'C_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%C_addr_48 = getelementptr [64 x i32]* %C, i64 0, i64 48" [Mul/normal_mul(s1).c:13]   --->   Operation 306 'getelementptr' 'C_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%C_addr_49 = getelementptr [64 x i32]* %C, i64 0, i64 49" [Mul/normal_mul(s1).c:13]   --->   Operation 307 'getelementptr' 'C_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%C_addr_50 = getelementptr [64 x i32]* %C, i64 0, i64 50" [Mul/normal_mul(s1).c:13]   --->   Operation 308 'getelementptr' 'C_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%C_addr_51 = getelementptr [64 x i32]* %C, i64 0, i64 51" [Mul/normal_mul(s1).c:13]   --->   Operation 309 'getelementptr' 'C_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%C_addr_52 = getelementptr [64 x i32]* %C, i64 0, i64 52" [Mul/normal_mul(s1).c:13]   --->   Operation 310 'getelementptr' 'C_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%C_addr_53 = getelementptr [64 x i32]* %C, i64 0, i64 53" [Mul/normal_mul(s1).c:13]   --->   Operation 311 'getelementptr' 'C_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%C_addr_54 = getelementptr [64 x i32]* %C, i64 0, i64 54" [Mul/normal_mul(s1).c:13]   --->   Operation 312 'getelementptr' 'C_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%C_addr_55 = getelementptr [64 x i32]* %C, i64 0, i64 55" [Mul/normal_mul(s1).c:13]   --->   Operation 313 'getelementptr' 'C_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%C_addr_56 = getelementptr [64 x i32]* %C, i64 0, i64 56" [Mul/normal_mul(s1).c:13]   --->   Operation 314 'getelementptr' 'C_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%C_addr_57 = getelementptr [64 x i32]* %C, i64 0, i64 57" [Mul/normal_mul(s1).c:13]   --->   Operation 315 'getelementptr' 'C_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%C_addr_58 = getelementptr [64 x i32]* %C, i64 0, i64 58" [Mul/normal_mul(s1).c:13]   --->   Operation 316 'getelementptr' 'C_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%C_addr_59 = getelementptr [64 x i32]* %C, i64 0, i64 59" [Mul/normal_mul(s1).c:13]   --->   Operation 317 'getelementptr' 'C_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%C_addr_60 = getelementptr [64 x i32]* %C, i64 0, i64 60" [Mul/normal_mul(s1).c:13]   --->   Operation 318 'getelementptr' 'C_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%C_addr_61 = getelementptr [64 x i32]* %C, i64 0, i64 61" [Mul/normal_mul(s1).c:13]   --->   Operation 319 'getelementptr' 'C_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%C_addr_62 = getelementptr [64 x i32]* %C, i64 0, i64 62" [Mul/normal_mul(s1).c:13]   --->   Operation 320 'getelementptr' 'C_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%C_addr_63 = getelementptr [64 x i32]* %C, i64 0, i64 63" [Mul/normal_mul(s1).c:13]   --->   Operation 321 'getelementptr' 'C_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B) nounwind, !map !13"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C) nounwind, !map !17"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind"   --->   Operation 325 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 326 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (1.66ns)   --->   "br label %2" [Mul/normal_mul(s1).c:11]   --->   Operation 327 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %0 ], [ %k_1, %3 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 328 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %k, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 329 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 330 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.77ns)   --->   "%k_1 = add i4 %k, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 331 'add' 'k_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %3" [Mul/normal_mul(s1).c:11]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_63 = zext i4 %k to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 333 'zext' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_63" [Mul/normal_mul(s1).c:13]   --->   Operation 334 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_66 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 335 'bitconcatenate' 'tmp_66' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_67 = zext i7 %tmp_66 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 336 'zext' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_67" [Mul/normal_mul(s1).c:13]   --->   Operation 337 'getelementptr' 'B_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 338 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 338 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 339 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 339 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 340 'specregionend' 'empty' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 341 'specregionbegin' 'tmp_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.66ns)   --->   "br label %5" [Mul/normal_mul(s1).c:11]   --->   Operation 342 'br' <Predicate = (exitcond)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 343 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 343 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 344 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 344 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 345 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 345 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 346 [1/1] (8.47ns)   --->   "%tmp_65 = mul nsw i32 %B_load, %A_load" [Mul/normal_mul(s1).c:13]   --->   Operation 346 'mul' 'tmp_65' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 347 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.95>
ST_5 : Operation 348 [1/1] (2.70ns)   --->   "%tmp_64 = add nsw i32 %tmp_65, %C_load" [Mul/normal_mul(s1).c:13]   --->   Operation 348 'add' 'tmp_64' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (3.25ns)   --->   "store i32 %tmp_64, i32* %C_addr, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "br label %2" [Mul/normal_mul(s1).c:11]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.25>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%k_0_1 = phi i4 [ 0, %1 ], [ %k_1_0_1, %6 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 351 'phi' 'k_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (1.44ns)   --->   "%exitcond_0_1 = icmp eq i4 %k_0_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 352 'icmp' 'exitcond_0_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 353 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (1.77ns)   --->   "%k_1_0_1 = add i4 %k_0_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 354 'add' 'k_1_0_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_1, label %4, label %6" [Mul/normal_mul(s1).c:11]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_4_0_1 = zext i4 %k_0_1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 356 'zext' 'tmp_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_1" [Mul/normal_mul(s1).c:13]   --->   Operation 357 'getelementptr' 'A_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 358 'bitconcatenate' 'tmp_68' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_69 = or i7 %tmp_68, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 359 'or' 'tmp_69' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_69)" [Mul/normal_mul(s1).c:13]   --->   Operation 360 'bitconcatenate' 'tmp_70' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_70" [Mul/normal_mul(s1).c:13]   --->   Operation 361 'getelementptr' 'B_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 362 [2/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 362 'load' 'A_load_1' <Predicate = (!exitcond_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 363 [2/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 363 'load' 'B_load_1' <Predicate = (!exitcond_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 364 'specregionend' 'empty_3' <Predicate = (exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 365 'specregionbegin' 'tmp_2' <Predicate = (exitcond_0_1)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (1.66ns)   --->   "br label %8" [Mul/normal_mul(s1).c:11]   --->   Operation 366 'br' <Predicate = (exitcond_0_1)> <Delay = 1.66>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 367 [1/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 367 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 368 [1/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 368 'load' 'B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 369 [2/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 369 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 4> <Delay = 8.47>
ST_8 : Operation 370 [1/1] (8.47ns)   --->   "%tmp_5_0_1 = mul nsw i32 %B_load_1, %A_load_1" [Mul/normal_mul(s1).c:13]   --->   Operation 370 'mul' 'tmp_5_0_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [1/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 371 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 5> <Delay = 5.95>
ST_9 : Operation 372 [1/1] (2.70ns)   --->   "%tmp_6_0_1 = add nsw i32 %tmp_5_0_1, %C_load_1" [Mul/normal_mul(s1).c:13]   --->   Operation 372 'add' 'tmp_6_0_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_1, i32* %C_addr_1, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 373 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "br label %5" [Mul/normal_mul(s1).c:11]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%k_0_2 = phi i4 [ 0, %4 ], [ %k_1_0_2, %9 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 375 'phi' 'k_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (1.44ns)   --->   "%exitcond_0_2 = icmp eq i4 %k_0_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 376 'icmp' 'exitcond_0_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 377 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (1.77ns)   --->   "%k_1_0_2 = add i4 %k_0_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 378 'add' 'k_1_0_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_2, label %7, label %9" [Mul/normal_mul(s1).c:11]   --->   Operation 379 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_4_0_2 = zext i4 %k_0_2 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 380 'zext' 'tmp_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_2" [Mul/normal_mul(s1).c:13]   --->   Operation 381 'getelementptr' 'A_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 382 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_72 = or i7 %tmp_71, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 383 'or' 'tmp_72' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_72)" [Mul/normal_mul(s1).c:13]   --->   Operation 384 'bitconcatenate' 'tmp_73' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_73" [Mul/normal_mul(s1).c:13]   --->   Operation 385 'getelementptr' 'B_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 386 [2/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 386 'load' 'A_load_2' <Predicate = (!exitcond_0_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 387 [2/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 387 'load' 'B_load_2' <Predicate = (!exitcond_0_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 388 'specregionend' 'empty_5' <Predicate = (exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 389 'specregionbegin' 'tmp_3' <Predicate = (exitcond_0_2)> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (1.66ns)   --->   "br label %11" [Mul/normal_mul(s1).c:11]   --->   Operation 390 'br' <Predicate = (exitcond_0_2)> <Delay = 1.66>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 391 [1/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 391 'load' 'A_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 392 [1/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 392 'load' 'B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 393 [2/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 393 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 5> <Delay = 8.47>
ST_12 : Operation 394 [1/1] (8.47ns)   --->   "%tmp_5_0_2 = mul nsw i32 %B_load_2, %A_load_2" [Mul/normal_mul(s1).c:13]   --->   Operation 394 'mul' 'tmp_5_0_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [1/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 395 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 6> <Delay = 5.95>
ST_13 : Operation 396 [1/1] (2.70ns)   --->   "%tmp_6_0_2 = add nsw i32 %tmp_5_0_2, %C_load_2" [Mul/normal_mul(s1).c:13]   --->   Operation 396 'add' 'tmp_6_0_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_2, i32* %C_addr_2, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "br label %8" [Mul/normal_mul(s1).c:11]   --->   Operation 398 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%k_0_3 = phi i4 [ 0, %7 ], [ %k_1_0_3, %12 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 399 'phi' 'k_0_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (1.44ns)   --->   "%exitcond_0_3 = icmp eq i4 %k_0_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 400 'icmp' 'exitcond_0_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 401 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (1.77ns)   --->   "%k_1_0_3 = add i4 %k_0_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 402 'add' 'k_1_0_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_3, label %10, label %12" [Mul/normal_mul(s1).c:11]   --->   Operation 403 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_4_0_3 = zext i4 %k_0_3 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 404 'zext' 'tmp_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_3" [Mul/normal_mul(s1).c:13]   --->   Operation 405 'getelementptr' 'A_addr_3' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_74 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 406 'bitconcatenate' 'tmp_74' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_75 = or i7 %tmp_74, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 407 'or' 'tmp_75' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_75)" [Mul/normal_mul(s1).c:13]   --->   Operation 408 'bitconcatenate' 'tmp_76' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_76" [Mul/normal_mul(s1).c:13]   --->   Operation 409 'getelementptr' 'B_addr_3' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 410 [2/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 410 'load' 'A_load_3' <Predicate = (!exitcond_0_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 411 [2/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 411 'load' 'B_load_3' <Predicate = (!exitcond_0_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_3) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 412 'specregionend' 'empty_7' <Predicate = (exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 413 'specregionbegin' 'tmp_4' <Predicate = (exitcond_0_3)> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (1.66ns)   --->   "br label %14" [Mul/normal_mul(s1).c:11]   --->   Operation 414 'br' <Predicate = (exitcond_0_3)> <Delay = 1.66>

State 15 <SV = 5> <Delay = 3.25>
ST_15 : Operation 415 [1/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 415 'load' 'A_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 416 [1/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 416 'load' 'B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 417 [2/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 417 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 6> <Delay = 8.47>
ST_16 : Operation 418 [1/1] (8.47ns)   --->   "%tmp_5_0_3 = mul nsw i32 %B_load_3, %A_load_3" [Mul/normal_mul(s1).c:13]   --->   Operation 418 'mul' 'tmp_5_0_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [1/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 419 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 7> <Delay = 5.95>
ST_17 : Operation 420 [1/1] (2.70ns)   --->   "%tmp_6_0_3 = add nsw i32 %tmp_5_0_3, %C_load_3" [Mul/normal_mul(s1).c:13]   --->   Operation 420 'add' 'tmp_6_0_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_3, i32* %C_addr_3, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 421 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "br label %11" [Mul/normal_mul(s1).c:11]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 3.25>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%k_0_4 = phi i4 [ 0, %10 ], [ %k_1_0_4, %15 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 423 'phi' 'k_0_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (1.44ns)   --->   "%exitcond_0_4 = icmp eq i4 %k_0_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 424 'icmp' 'exitcond_0_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 425 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (1.77ns)   --->   "%k_1_0_4 = add i4 %k_0_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 426 'add' 'k_1_0_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_4, label %13, label %15" [Mul/normal_mul(s1).c:11]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_4_0_4 = zext i4 %k_0_4 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 428 'zext' 'tmp_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_4" [Mul/normal_mul(s1).c:13]   --->   Operation 429 'getelementptr' 'A_addr_4' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 430 'bitconcatenate' 'tmp_77' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_78 = or i7 %tmp_77, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 431 'or' 'tmp_78' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_78)" [Mul/normal_mul(s1).c:13]   --->   Operation 432 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_79" [Mul/normal_mul(s1).c:13]   --->   Operation 433 'getelementptr' 'B_addr_4' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 434 [2/2] (3.25ns)   --->   "%A_load_4 = load i32* %A_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 434 'load' 'A_load_4' <Predicate = (!exitcond_0_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 435 [2/2] (3.25ns)   --->   "%B_load_4 = load i32* %B_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 435 'load' 'B_load_4' <Predicate = (!exitcond_0_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 436 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_4) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 436 'specregionend' 'empty_9' <Predicate = (exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 437 'specregionbegin' 'tmp_5' <Predicate = (exitcond_0_4)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (1.66ns)   --->   "br label %17" [Mul/normal_mul(s1).c:11]   --->   Operation 438 'br' <Predicate = (exitcond_0_4)> <Delay = 1.66>

State 19 <SV = 6> <Delay = 3.25>
ST_19 : Operation 439 [1/2] (3.25ns)   --->   "%A_load_4 = load i32* %A_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 439 'load' 'A_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 440 [1/2] (3.25ns)   --->   "%B_load_4 = load i32* %B_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 440 'load' 'B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 441 [2/2] (3.25ns)   --->   "%C_load_4 = load i32* %C_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 441 'load' 'C_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 7> <Delay = 8.47>
ST_20 : Operation 442 [1/1] (8.47ns)   --->   "%tmp_5_0_4 = mul nsw i32 %B_load_4, %A_load_4" [Mul/normal_mul(s1).c:13]   --->   Operation 442 'mul' 'tmp_5_0_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 443 [1/2] (3.25ns)   --->   "%C_load_4 = load i32* %C_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 443 'load' 'C_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 8> <Delay = 5.95>
ST_21 : Operation 444 [1/1] (2.70ns)   --->   "%tmp_6_0_4 = add nsw i32 %tmp_5_0_4, %C_load_4" [Mul/normal_mul(s1).c:13]   --->   Operation 444 'add' 'tmp_6_0_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 445 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_4, i32* %C_addr_4, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "br label %14" [Mul/normal_mul(s1).c:11]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 6> <Delay = 3.25>
ST_22 : Operation 447 [1/1] (0.00ns)   --->   "%k_0_5 = phi i4 [ 0, %13 ], [ %k_1_0_5, %18 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 447 'phi' 'k_0_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 448 [1/1] (1.44ns)   --->   "%exitcond_0_5 = icmp eq i4 %k_0_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 448 'icmp' 'exitcond_0_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 449 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 449 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 450 [1/1] (1.77ns)   --->   "%k_1_0_5 = add i4 %k_0_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 450 'add' 'k_1_0_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_5, label %16, label %18" [Mul/normal_mul(s1).c:11]   --->   Operation 451 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_4_0_5 = zext i4 %k_0_5 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 452 'zext' 'tmp_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_5" [Mul/normal_mul(s1).c:13]   --->   Operation 453 'getelementptr' 'A_addr_5' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 454 'bitconcatenate' 'tmp_80' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_81 = or i7 %tmp_80, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 455 'or' 'tmp_81' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_81)" [Mul/normal_mul(s1).c:13]   --->   Operation 456 'bitconcatenate' 'tmp_82' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_82" [Mul/normal_mul(s1).c:13]   --->   Operation 457 'getelementptr' 'B_addr_5' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 458 [2/2] (3.25ns)   --->   "%A_load_5 = load i32* %A_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 458 'load' 'A_load_5' <Predicate = (!exitcond_0_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 459 [2/2] (3.25ns)   --->   "%B_load_5 = load i32* %B_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 459 'load' 'B_load_5' <Predicate = (!exitcond_0_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_5) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 460 'specregionend' 'empty_11' <Predicate = (exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 461 'specregionbegin' 'tmp_6' <Predicate = (exitcond_0_5)> <Delay = 0.00>
ST_22 : Operation 462 [1/1] (1.66ns)   --->   "br label %20" [Mul/normal_mul(s1).c:11]   --->   Operation 462 'br' <Predicate = (exitcond_0_5)> <Delay = 1.66>

State 23 <SV = 7> <Delay = 3.25>
ST_23 : Operation 463 [1/2] (3.25ns)   --->   "%A_load_5 = load i32* %A_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 463 'load' 'A_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 464 [1/2] (3.25ns)   --->   "%B_load_5 = load i32* %B_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 464 'load' 'B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 465 [2/2] (3.25ns)   --->   "%C_load_5 = load i32* %C_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 465 'load' 'C_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 8> <Delay = 8.47>
ST_24 : Operation 466 [1/1] (8.47ns)   --->   "%tmp_5_0_5 = mul nsw i32 %B_load_5, %A_load_5" [Mul/normal_mul(s1).c:13]   --->   Operation 466 'mul' 'tmp_5_0_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [1/2] (3.25ns)   --->   "%C_load_5 = load i32* %C_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 467 'load' 'C_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 9> <Delay = 5.95>
ST_25 : Operation 468 [1/1] (2.70ns)   --->   "%tmp_6_0_5 = add nsw i32 %tmp_5_0_5, %C_load_5" [Mul/normal_mul(s1).c:13]   --->   Operation 468 'add' 'tmp_6_0_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 469 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_5, i32* %C_addr_5, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "br label %17" [Mul/normal_mul(s1).c:11]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 7> <Delay = 3.25>
ST_26 : Operation 471 [1/1] (0.00ns)   --->   "%k_0_6 = phi i4 [ 0, %16 ], [ %k_1_0_6, %21 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 471 'phi' 'k_0_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 472 [1/1] (1.44ns)   --->   "%exitcond_0_6 = icmp eq i4 %k_0_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 472 'icmp' 'exitcond_0_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 473 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 473 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 474 [1/1] (1.77ns)   --->   "%k_1_0_6 = add i4 %k_0_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 474 'add' 'k_1_0_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 475 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_6, label %19, label %21" [Mul/normal_mul(s1).c:11]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_4_0_6 = zext i4 %k_0_6 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 476 'zext' 'tmp_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 477 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_6" [Mul/normal_mul(s1).c:13]   --->   Operation 477 'getelementptr' 'A_addr_6' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 478 'bitconcatenate' 'tmp_83' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_84 = or i7 %tmp_83, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 479 'or' 'tmp_84' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_84)" [Mul/normal_mul(s1).c:13]   --->   Operation 480 'bitconcatenate' 'tmp_85' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_85" [Mul/normal_mul(s1).c:13]   --->   Operation 481 'getelementptr' 'B_addr_6' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 482 [2/2] (3.25ns)   --->   "%A_load_6 = load i32* %A_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 482 'load' 'A_load_6' <Predicate = (!exitcond_0_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 483 [2/2] (3.25ns)   --->   "%B_load_6 = load i32* %B_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 483 'load' 'B_load_6' <Predicate = (!exitcond_0_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_6) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 484 'specregionend' 'empty_13' <Predicate = (exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 485 'specregionbegin' 'tmp_7' <Predicate = (exitcond_0_6)> <Delay = 0.00>
ST_26 : Operation 486 [1/1] (1.66ns)   --->   "br label %23" [Mul/normal_mul(s1).c:11]   --->   Operation 486 'br' <Predicate = (exitcond_0_6)> <Delay = 1.66>

State 27 <SV = 8> <Delay = 3.25>
ST_27 : Operation 487 [1/2] (3.25ns)   --->   "%A_load_6 = load i32* %A_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 487 'load' 'A_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 488 [1/2] (3.25ns)   --->   "%B_load_6 = load i32* %B_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 488 'load' 'B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 489 [2/2] (3.25ns)   --->   "%C_load_6 = load i32* %C_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 489 'load' 'C_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 9> <Delay = 8.47>
ST_28 : Operation 490 [1/1] (8.47ns)   --->   "%tmp_5_0_6 = mul nsw i32 %B_load_6, %A_load_6" [Mul/normal_mul(s1).c:13]   --->   Operation 490 'mul' 'tmp_5_0_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 491 [1/2] (3.25ns)   --->   "%C_load_6 = load i32* %C_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 491 'load' 'C_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 10> <Delay = 5.95>
ST_29 : Operation 492 [1/1] (2.70ns)   --->   "%tmp_6_0_6 = add nsw i32 %tmp_5_0_6, %C_load_6" [Mul/normal_mul(s1).c:13]   --->   Operation 492 'add' 'tmp_6_0_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 493 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_6, i32* %C_addr_6, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "br label %20" [Mul/normal_mul(s1).c:11]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 8> <Delay = 3.25>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%k_0_7 = phi i4 [ 0, %19 ], [ %k_1_0_7, %24 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 495 'phi' 'k_0_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 496 [1/1] (1.44ns)   --->   "%exitcond_0_7 = icmp eq i4 %k_0_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 496 'icmp' 'exitcond_0_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 497 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (1.77ns)   --->   "%k_1_0_7 = add i4 %k_0_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 498 'add' 'k_1_0_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_7, label %22, label %24" [Mul/normal_mul(s1).c:11]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_4_0_7 = zext i4 %k_0_7 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 500 'zext' 'tmp_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_7" [Mul/normal_mul(s1).c:13]   --->   Operation 501 'getelementptr' 'A_addr_7' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 502 'bitconcatenate' 'tmp_86' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_87 = or i7 %tmp_86, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 503 'or' 'tmp_87' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_87)" [Mul/normal_mul(s1).c:13]   --->   Operation 504 'bitconcatenate' 'tmp_88' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_88" [Mul/normal_mul(s1).c:13]   --->   Operation 505 'getelementptr' 'B_addr_7' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 506 [2/2] (3.25ns)   --->   "%A_load_7 = load i32* %A_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 506 'load' 'A_load_7' <Predicate = (!exitcond_0_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 507 [2/2] (3.25ns)   --->   "%B_load_7 = load i32* %B_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 507 'load' 'B_load_7' <Predicate = (!exitcond_0_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_7) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 508 'specregionend' 'empty_15' <Predicate = (exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 509 'specregionbegin' 'tmp_8' <Predicate = (exitcond_0_7)> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (1.66ns)   --->   "br label %26" [Mul/normal_mul(s1).c:11]   --->   Operation 510 'br' <Predicate = (exitcond_0_7)> <Delay = 1.66>

State 31 <SV = 9> <Delay = 3.25>
ST_31 : Operation 511 [1/2] (3.25ns)   --->   "%A_load_7 = load i32* %A_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 511 'load' 'A_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 512 [1/2] (3.25ns)   --->   "%B_load_7 = load i32* %B_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 512 'load' 'B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 513 [2/2] (3.25ns)   --->   "%C_load_7 = load i32* %C_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 513 'load' 'C_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 10> <Delay = 8.47>
ST_32 : Operation 514 [1/1] (8.47ns)   --->   "%tmp_5_0_7 = mul nsw i32 %B_load_7, %A_load_7" [Mul/normal_mul(s1).c:13]   --->   Operation 514 'mul' 'tmp_5_0_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 515 [1/2] (3.25ns)   --->   "%C_load_7 = load i32* %C_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 515 'load' 'C_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 11> <Delay = 5.95>
ST_33 : Operation 516 [1/1] (2.70ns)   --->   "%tmp_6_0_7 = add nsw i32 %tmp_5_0_7, %C_load_7" [Mul/normal_mul(s1).c:13]   --->   Operation 516 'add' 'tmp_6_0_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 517 [1/1] (3.25ns)   --->   "store i32 %tmp_6_0_7, i32* %C_addr_7, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 517 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 518 [1/1] (0.00ns)   --->   "br label %23" [Mul/normal_mul(s1).c:11]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 9> <Delay = 4.37>
ST_34 : Operation 519 [1/1] (0.00ns)   --->   "%k_s = phi i4 [ 0, %22 ], [ %k_1_1, %27 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 519 'phi' 'k_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 520 [1/1] (1.44ns)   --->   "%exitcond_1 = icmp eq i4 %k_s, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 520 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 521 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (1.77ns)   --->   "%k_1_1 = add i4 %k_s, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 522 'add' 'k_1_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %25, label %27" [Mul/normal_mul(s1).c:11]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (1.12ns)   --->   "%tmp_89 = xor i4 %k_s, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 524 'xor' 'tmp_89' <Predicate = (!exitcond_1)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i4 %tmp_89 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 525 'zext' 'tmp_89_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_34 : Operation 526 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_89_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 526 'getelementptr' 'A_addr_8' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_34 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_s, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 527 'bitconcatenate' 'tmp_90' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_91 = zext i7 %tmp_90 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 528 'zext' 'tmp_91' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_34 : Operation 529 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_91" [Mul/normal_mul(s1).c:13]   --->   Operation 529 'getelementptr' 'B_addr_8' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_34 : Operation 530 [2/2] (3.25ns)   --->   "%A_load_8 = load i32* %A_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 530 'load' 'A_load_8' <Predicate = (!exitcond_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 531 [2/2] (3.25ns)   --->   "%B_load_8 = load i32* %B_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 531 'load' 'B_load_8' <Predicate = (!exitcond_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 532 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_8) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 532 'specregionend' 'empty_17' <Predicate = (exitcond_1)> <Delay = 0.00>
ST_34 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 533 'specregionbegin' 'tmp_9' <Predicate = (exitcond_1)> <Delay = 0.00>
ST_34 : Operation 534 [1/1] (1.66ns)   --->   "br label %29" [Mul/normal_mul(s1).c:11]   --->   Operation 534 'br' <Predicate = (exitcond_1)> <Delay = 1.66>

State 35 <SV = 10> <Delay = 3.25>
ST_35 : Operation 535 [1/2] (3.25ns)   --->   "%A_load_8 = load i32* %A_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 535 'load' 'A_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 536 [1/2] (3.25ns)   --->   "%B_load_8 = load i32* %B_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 536 'load' 'B_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 537 [2/2] (3.25ns)   --->   "%C_load_8 = load i32* %C_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 537 'load' 'C_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 11> <Delay = 8.47>
ST_36 : Operation 538 [1/1] (8.47ns)   --->   "%tmp_5_1 = mul nsw i32 %A_load_8, %B_load_8" [Mul/normal_mul(s1).c:13]   --->   Operation 538 'mul' 'tmp_5_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 539 [1/2] (3.25ns)   --->   "%C_load_8 = load i32* %C_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 539 'load' 'C_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 12> <Delay = 5.95>
ST_37 : Operation 540 [1/1] (2.70ns)   --->   "%tmp_6_1 = add nsw i32 %C_load_8, %tmp_5_1" [Mul/normal_mul(s1).c:13]   --->   Operation 540 'add' 'tmp_6_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 541 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1, i32* %C_addr_8, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 542 [1/1] (0.00ns)   --->   "br label %26" [Mul/normal_mul(s1).c:11]   --->   Operation 542 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 10> <Delay = 4.37>
ST_38 : Operation 543 [1/1] (0.00ns)   --->   "%k_110_1 = phi i4 [ 0, %25 ], [ %k_1_1_1, %30 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 543 'phi' 'k_110_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 544 [1/1] (1.44ns)   --->   "%exitcond_1_1 = icmp eq i4 %k_110_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 544 'icmp' 'exitcond_1_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 545 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 545 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 546 [1/1] (1.77ns)   --->   "%k_1_1_1 = add i4 %k_110_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 546 'add' 'k_1_1_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 547 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_1, label %28, label %30" [Mul/normal_mul(s1).c:11]   --->   Operation 547 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 548 [1/1] (1.12ns)   --->   "%tmp_92 = xor i4 %k_110_1, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 548 'xor' 'tmp_92' <Predicate = (!exitcond_1_1)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i4 %tmp_92 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 549 'zext' 'tmp_92_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 550 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_92_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 550 'getelementptr' 'A_addr_9' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_93 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 551 'bitconcatenate' 'tmp_93' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_94 = or i7 %tmp_93, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 552 'or' 'tmp_94' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_94)" [Mul/normal_mul(s1).c:13]   --->   Operation 553 'bitconcatenate' 'tmp_95' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 554 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_95" [Mul/normal_mul(s1).c:13]   --->   Operation 554 'getelementptr' 'B_addr_9' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 555 [2/2] (3.25ns)   --->   "%A_load_9 = load i32* %A_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 555 'load' 'A_load_9' <Predicate = (!exitcond_1_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 556 [2/2] (3.25ns)   --->   "%B_load_9 = load i32* %B_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 556 'load' 'B_load_9' <Predicate = (!exitcond_1_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 557 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_9) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 557 'specregionend' 'empty_19' <Predicate = (exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 558 'specregionbegin' 'tmp_s' <Predicate = (exitcond_1_1)> <Delay = 0.00>
ST_38 : Operation 559 [1/1] (1.66ns)   --->   "br label %32" [Mul/normal_mul(s1).c:11]   --->   Operation 559 'br' <Predicate = (exitcond_1_1)> <Delay = 1.66>

State 39 <SV = 11> <Delay = 3.25>
ST_39 : Operation 560 [1/2] (3.25ns)   --->   "%A_load_9 = load i32* %A_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 560 'load' 'A_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 561 [1/2] (3.25ns)   --->   "%B_load_9 = load i32* %B_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 561 'load' 'B_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 562 [2/2] (3.25ns)   --->   "%C_load_9 = load i32* %C_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 562 'load' 'C_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 12> <Delay = 8.47>
ST_40 : Operation 563 [1/1] (8.47ns)   --->   "%tmp_5_1_1 = mul nsw i32 %A_load_9, %B_load_9" [Mul/normal_mul(s1).c:13]   --->   Operation 563 'mul' 'tmp_5_1_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 564 [1/2] (3.25ns)   --->   "%C_load_9 = load i32* %C_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 564 'load' 'C_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 13> <Delay = 5.95>
ST_41 : Operation 565 [1/1] (2.70ns)   --->   "%tmp_6_1_1 = add nsw i32 %C_load_9, %tmp_5_1_1" [Mul/normal_mul(s1).c:13]   --->   Operation 565 'add' 'tmp_6_1_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 566 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_1, i32* %C_addr_9, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 567 [1/1] (0.00ns)   --->   "br label %29" [Mul/normal_mul(s1).c:11]   --->   Operation 567 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 11> <Delay = 4.37>
ST_42 : Operation 568 [1/1] (0.00ns)   --->   "%k_110_2 = phi i4 [ 0, %28 ], [ %k_1_1_2, %33 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 568 'phi' 'k_110_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 569 [1/1] (1.44ns)   --->   "%exitcond_1_2 = icmp eq i4 %k_110_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 569 'icmp' 'exitcond_1_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 570 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 570 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 571 [1/1] (1.77ns)   --->   "%k_1_1_2 = add i4 %k_110_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 571 'add' 'k_1_1_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_2, label %31, label %33" [Mul/normal_mul(s1).c:11]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 573 [1/1] (1.12ns)   --->   "%tmp_96 = xor i4 %k_110_2, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 573 'xor' 'tmp_96' <Predicate = (!exitcond_1_2)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i4 %tmp_96 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 574 'zext' 'tmp_96_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 575 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_96_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 575 'getelementptr' 'A_addr_10' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 576 'bitconcatenate' 'tmp_97' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_98 = or i7 %tmp_97, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 577 'or' 'tmp_98' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_98)" [Mul/normal_mul(s1).c:13]   --->   Operation 578 'bitconcatenate' 'tmp_99' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 579 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_99" [Mul/normal_mul(s1).c:13]   --->   Operation 579 'getelementptr' 'B_addr_10' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 580 [2/2] (3.25ns)   --->   "%A_load_10 = load i32* %A_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 580 'load' 'A_load_10' <Predicate = (!exitcond_1_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 581 [2/2] (3.25ns)   --->   "%B_load_10 = load i32* %B_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 581 'load' 'B_load_10' <Predicate = (!exitcond_1_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 582 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_s) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 582 'specregionend' 'empty_21' <Predicate = (exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 583 'specregionbegin' 'tmp_10' <Predicate = (exitcond_1_2)> <Delay = 0.00>
ST_42 : Operation 584 [1/1] (1.66ns)   --->   "br label %35" [Mul/normal_mul(s1).c:11]   --->   Operation 584 'br' <Predicate = (exitcond_1_2)> <Delay = 1.66>

State 43 <SV = 12> <Delay = 3.25>
ST_43 : Operation 585 [1/2] (3.25ns)   --->   "%A_load_10 = load i32* %A_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 585 'load' 'A_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 586 [1/2] (3.25ns)   --->   "%B_load_10 = load i32* %B_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 586 'load' 'B_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 587 [2/2] (3.25ns)   --->   "%C_load_10 = load i32* %C_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 587 'load' 'C_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 13> <Delay = 8.47>
ST_44 : Operation 588 [1/1] (8.47ns)   --->   "%tmp_5_1_2 = mul nsw i32 %A_load_10, %B_load_10" [Mul/normal_mul(s1).c:13]   --->   Operation 588 'mul' 'tmp_5_1_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 589 [1/2] (3.25ns)   --->   "%C_load_10 = load i32* %C_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 589 'load' 'C_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 14> <Delay = 5.95>
ST_45 : Operation 590 [1/1] (2.70ns)   --->   "%tmp_6_1_2 = add nsw i32 %C_load_10, %tmp_5_1_2" [Mul/normal_mul(s1).c:13]   --->   Operation 590 'add' 'tmp_6_1_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 591 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_2, i32* %C_addr_10, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 591 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 592 [1/1] (0.00ns)   --->   "br label %32" [Mul/normal_mul(s1).c:11]   --->   Operation 592 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 12> <Delay = 4.37>
ST_46 : Operation 593 [1/1] (0.00ns)   --->   "%k_110_3 = phi i4 [ 0, %31 ], [ %k_1_1_3, %36 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 593 'phi' 'k_110_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 594 [1/1] (1.44ns)   --->   "%exitcond_1_3 = icmp eq i4 %k_110_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 594 'icmp' 'exitcond_1_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 595 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 595 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 596 [1/1] (1.77ns)   --->   "%k_1_1_3 = add i4 %k_110_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 596 'add' 'k_1_1_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 597 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_3, label %34, label %36" [Mul/normal_mul(s1).c:11]   --->   Operation 597 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 598 [1/1] (1.12ns)   --->   "%tmp_100 = xor i4 %k_110_3, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 598 'xor' 'tmp_100' <Predicate = (!exitcond_1_3)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i4 %tmp_100 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 599 'zext' 'tmp_100_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 600 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_100_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 600 'getelementptr' 'A_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_101 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 601 'bitconcatenate' 'tmp_101' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_102 = or i7 %tmp_101, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 602 'or' 'tmp_102' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_102)" [Mul/normal_mul(s1).c:13]   --->   Operation 603 'bitconcatenate' 'tmp_103' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 604 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_103" [Mul/normal_mul(s1).c:13]   --->   Operation 604 'getelementptr' 'B_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 605 [2/2] (3.25ns)   --->   "%A_load_11 = load i32* %A_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 605 'load' 'A_load_11' <Predicate = (!exitcond_1_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 606 [2/2] (3.25ns)   --->   "%B_load_11 = load i32* %B_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 606 'load' 'B_load_11' <Predicate = (!exitcond_1_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 607 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_10) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 607 'specregionend' 'empty_23' <Predicate = (exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 608 'specregionbegin' 'tmp_11' <Predicate = (exitcond_1_3)> <Delay = 0.00>
ST_46 : Operation 609 [1/1] (1.66ns)   --->   "br label %38" [Mul/normal_mul(s1).c:11]   --->   Operation 609 'br' <Predicate = (exitcond_1_3)> <Delay = 1.66>

State 47 <SV = 13> <Delay = 3.25>
ST_47 : Operation 610 [1/2] (3.25ns)   --->   "%A_load_11 = load i32* %A_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 610 'load' 'A_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 611 [1/2] (3.25ns)   --->   "%B_load_11 = load i32* %B_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 611 'load' 'B_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 612 [2/2] (3.25ns)   --->   "%C_load_11 = load i32* %C_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 612 'load' 'C_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 14> <Delay = 8.47>
ST_48 : Operation 613 [1/1] (8.47ns)   --->   "%tmp_5_1_3 = mul nsw i32 %A_load_11, %B_load_11" [Mul/normal_mul(s1).c:13]   --->   Operation 613 'mul' 'tmp_5_1_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 614 [1/2] (3.25ns)   --->   "%C_load_11 = load i32* %C_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 614 'load' 'C_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 15> <Delay = 5.95>
ST_49 : Operation 615 [1/1] (2.70ns)   --->   "%tmp_6_1_3 = add nsw i32 %C_load_11, %tmp_5_1_3" [Mul/normal_mul(s1).c:13]   --->   Operation 615 'add' 'tmp_6_1_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 616 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_3, i32* %C_addr_11, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 617 [1/1] (0.00ns)   --->   "br label %35" [Mul/normal_mul(s1).c:11]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 13> <Delay = 4.37>
ST_50 : Operation 618 [1/1] (0.00ns)   --->   "%k_110_4 = phi i4 [ 0, %34 ], [ %k_1_1_4, %39 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 618 'phi' 'k_110_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 619 [1/1] (1.44ns)   --->   "%exitcond_1_4 = icmp eq i4 %k_110_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 619 'icmp' 'exitcond_1_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 620 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 620 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 621 [1/1] (1.77ns)   --->   "%k_1_1_4 = add i4 %k_110_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 621 'add' 'k_1_1_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 622 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_4, label %37, label %39" [Mul/normal_mul(s1).c:11]   --->   Operation 622 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 623 [1/1] (1.12ns)   --->   "%tmp_104 = xor i4 %k_110_4, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 623 'xor' 'tmp_104' <Predicate = (!exitcond_1_4)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i4 %tmp_104 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 624 'zext' 'tmp_104_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 625 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_104_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 625 'getelementptr' 'A_addr_12' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_105 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 626 'bitconcatenate' 'tmp_105' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_106 = or i7 %tmp_105, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 627 'or' 'tmp_106' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_106)" [Mul/normal_mul(s1).c:13]   --->   Operation 628 'bitconcatenate' 'tmp_107' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 629 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_107" [Mul/normal_mul(s1).c:13]   --->   Operation 629 'getelementptr' 'B_addr_12' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 630 [2/2] (3.25ns)   --->   "%A_load_12 = load i32* %A_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 630 'load' 'A_load_12' <Predicate = (!exitcond_1_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 631 [2/2] (3.25ns)   --->   "%B_load_12 = load i32* %B_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 631 'load' 'B_load_12' <Predicate = (!exitcond_1_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 632 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_11) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 632 'specregionend' 'empty_25' <Predicate = (exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 633 'specregionbegin' 'tmp_12' <Predicate = (exitcond_1_4)> <Delay = 0.00>
ST_50 : Operation 634 [1/1] (1.66ns)   --->   "br label %41" [Mul/normal_mul(s1).c:11]   --->   Operation 634 'br' <Predicate = (exitcond_1_4)> <Delay = 1.66>

State 51 <SV = 14> <Delay = 3.25>
ST_51 : Operation 635 [1/2] (3.25ns)   --->   "%A_load_12 = load i32* %A_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 635 'load' 'A_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 636 [1/2] (3.25ns)   --->   "%B_load_12 = load i32* %B_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 636 'load' 'B_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 637 [2/2] (3.25ns)   --->   "%C_load_12 = load i32* %C_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 637 'load' 'C_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 15> <Delay = 8.47>
ST_52 : Operation 638 [1/1] (8.47ns)   --->   "%tmp_5_1_4 = mul nsw i32 %A_load_12, %B_load_12" [Mul/normal_mul(s1).c:13]   --->   Operation 638 'mul' 'tmp_5_1_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 639 [1/2] (3.25ns)   --->   "%C_load_12 = load i32* %C_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 639 'load' 'C_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 16> <Delay = 5.95>
ST_53 : Operation 640 [1/1] (2.70ns)   --->   "%tmp_6_1_4 = add nsw i32 %C_load_12, %tmp_5_1_4" [Mul/normal_mul(s1).c:13]   --->   Operation 640 'add' 'tmp_6_1_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 641 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_4, i32* %C_addr_12, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 641 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 642 [1/1] (0.00ns)   --->   "br label %38" [Mul/normal_mul(s1).c:11]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 14> <Delay = 4.37>
ST_54 : Operation 643 [1/1] (0.00ns)   --->   "%k_110_5 = phi i4 [ 0, %37 ], [ %k_1_1_5, %42 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 643 'phi' 'k_110_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 644 [1/1] (1.44ns)   --->   "%exitcond_1_5 = icmp eq i4 %k_110_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 644 'icmp' 'exitcond_1_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 645 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 645 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 646 [1/1] (1.77ns)   --->   "%k_1_1_5 = add i4 %k_110_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 646 'add' 'k_1_1_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 647 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_5, label %40, label %42" [Mul/normal_mul(s1).c:11]   --->   Operation 647 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 648 [1/1] (1.12ns)   --->   "%tmp_108 = xor i4 %k_110_5, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 648 'xor' 'tmp_108' <Predicate = (!exitcond_1_5)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i4 %tmp_108 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 649 'zext' 'tmp_108_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 650 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_108_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 650 'getelementptr' 'A_addr_13' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_109 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 651 'bitconcatenate' 'tmp_109' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_110 = or i7 %tmp_109, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 652 'or' 'tmp_110' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_110)" [Mul/normal_mul(s1).c:13]   --->   Operation 653 'bitconcatenate' 'tmp_111' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 654 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_111" [Mul/normal_mul(s1).c:13]   --->   Operation 654 'getelementptr' 'B_addr_13' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 655 [2/2] (3.25ns)   --->   "%A_load_13 = load i32* %A_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 655 'load' 'A_load_13' <Predicate = (!exitcond_1_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 656 [2/2] (3.25ns)   --->   "%B_load_13 = load i32* %B_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 656 'load' 'B_load_13' <Predicate = (!exitcond_1_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 657 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_12) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 657 'specregionend' 'empty_27' <Predicate = (exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 658 'specregionbegin' 'tmp_13' <Predicate = (exitcond_1_5)> <Delay = 0.00>
ST_54 : Operation 659 [1/1] (1.66ns)   --->   "br label %44" [Mul/normal_mul(s1).c:11]   --->   Operation 659 'br' <Predicate = (exitcond_1_5)> <Delay = 1.66>

State 55 <SV = 15> <Delay = 3.25>
ST_55 : Operation 660 [1/2] (3.25ns)   --->   "%A_load_13 = load i32* %A_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 660 'load' 'A_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 661 [1/2] (3.25ns)   --->   "%B_load_13 = load i32* %B_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 661 'load' 'B_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 662 [2/2] (3.25ns)   --->   "%C_load_13 = load i32* %C_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 662 'load' 'C_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 16> <Delay = 8.47>
ST_56 : Operation 663 [1/1] (8.47ns)   --->   "%tmp_5_1_5 = mul nsw i32 %A_load_13, %B_load_13" [Mul/normal_mul(s1).c:13]   --->   Operation 663 'mul' 'tmp_5_1_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 664 [1/2] (3.25ns)   --->   "%C_load_13 = load i32* %C_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 664 'load' 'C_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 17> <Delay = 5.95>
ST_57 : Operation 665 [1/1] (2.70ns)   --->   "%tmp_6_1_5 = add nsw i32 %C_load_13, %tmp_5_1_5" [Mul/normal_mul(s1).c:13]   --->   Operation 665 'add' 'tmp_6_1_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 666 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_5, i32* %C_addr_13, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 667 [1/1] (0.00ns)   --->   "br label %41" [Mul/normal_mul(s1).c:11]   --->   Operation 667 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 15> <Delay = 4.37>
ST_58 : Operation 668 [1/1] (0.00ns)   --->   "%k_110_6 = phi i4 [ 0, %40 ], [ %k_1_1_6, %45 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 668 'phi' 'k_110_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 669 [1/1] (1.44ns)   --->   "%exitcond_1_6 = icmp eq i4 %k_110_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 669 'icmp' 'exitcond_1_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 670 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 670 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 671 [1/1] (1.77ns)   --->   "%k_1_1_6 = add i4 %k_110_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 671 'add' 'k_1_1_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 672 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_6, label %43, label %45" [Mul/normal_mul(s1).c:11]   --->   Operation 672 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 673 [1/1] (1.12ns)   --->   "%tmp_112 = xor i4 %k_110_6, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 673 'xor' 'tmp_112' <Predicate = (!exitcond_1_6)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i4 %tmp_112 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 674 'zext' 'tmp_112_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 675 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_112_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 675 'getelementptr' 'A_addr_14' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_113 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 676 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_114 = or i7 %tmp_113, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 677 'or' 'tmp_114' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_114)" [Mul/normal_mul(s1).c:13]   --->   Operation 678 'bitconcatenate' 'tmp_115' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 679 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_115" [Mul/normal_mul(s1).c:13]   --->   Operation 679 'getelementptr' 'B_addr_14' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 680 [2/2] (3.25ns)   --->   "%A_load_14 = load i32* %A_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 680 'load' 'A_load_14' <Predicate = (!exitcond_1_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 681 [2/2] (3.25ns)   --->   "%B_load_14 = load i32* %B_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 681 'load' 'B_load_14' <Predicate = (!exitcond_1_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 682 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_13) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 682 'specregionend' 'empty_29' <Predicate = (exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 683 'specregionbegin' 'tmp_14' <Predicate = (exitcond_1_6)> <Delay = 0.00>
ST_58 : Operation 684 [1/1] (1.66ns)   --->   "br label %47" [Mul/normal_mul(s1).c:11]   --->   Operation 684 'br' <Predicate = (exitcond_1_6)> <Delay = 1.66>

State 59 <SV = 16> <Delay = 3.25>
ST_59 : Operation 685 [1/2] (3.25ns)   --->   "%A_load_14 = load i32* %A_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 685 'load' 'A_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 686 [1/2] (3.25ns)   --->   "%B_load_14 = load i32* %B_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 686 'load' 'B_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 687 [2/2] (3.25ns)   --->   "%C_load_14 = load i32* %C_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 687 'load' 'C_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 60 <SV = 17> <Delay = 8.47>
ST_60 : Operation 688 [1/1] (8.47ns)   --->   "%tmp_5_1_6 = mul nsw i32 %A_load_14, %B_load_14" [Mul/normal_mul(s1).c:13]   --->   Operation 688 'mul' 'tmp_5_1_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 689 [1/2] (3.25ns)   --->   "%C_load_14 = load i32* %C_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 689 'load' 'C_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 18> <Delay = 5.95>
ST_61 : Operation 690 [1/1] (2.70ns)   --->   "%tmp_6_1_6 = add nsw i32 %C_load_14, %tmp_5_1_6" [Mul/normal_mul(s1).c:13]   --->   Operation 690 'add' 'tmp_6_1_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 691 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_6, i32* %C_addr_14, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 691 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 692 [1/1] (0.00ns)   --->   "br label %44" [Mul/normal_mul(s1).c:11]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 16> <Delay = 4.37>
ST_62 : Operation 693 [1/1] (0.00ns)   --->   "%k_110_7 = phi i4 [ 0, %43 ], [ %k_1_1_7, %48 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 693 'phi' 'k_110_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 694 [1/1] (1.44ns)   --->   "%exitcond_1_7 = icmp eq i4 %k_110_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 694 'icmp' 'exitcond_1_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 695 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 695 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 696 [1/1] (1.77ns)   --->   "%k_1_1_7 = add i4 %k_110_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 696 'add' 'k_1_1_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 697 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_7, label %46, label %48" [Mul/normal_mul(s1).c:11]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 698 [1/1] (1.12ns)   --->   "%tmp_116 = xor i4 %k_110_7, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 698 'xor' 'tmp_116' <Predicate = (!exitcond_1_7)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_116_cast = zext i4 %tmp_116 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 699 'zext' 'tmp_116_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 700 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_116_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 700 'getelementptr' 'A_addr_15' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 701 'bitconcatenate' 'tmp_117' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_118 = or i7 %tmp_117, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 702 'or' 'tmp_118' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_118)" [Mul/normal_mul(s1).c:13]   --->   Operation 703 'bitconcatenate' 'tmp_119' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 704 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_119" [Mul/normal_mul(s1).c:13]   --->   Operation 704 'getelementptr' 'B_addr_15' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 705 [2/2] (3.25ns)   --->   "%A_load_15 = load i32* %A_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 705 'load' 'A_load_15' <Predicate = (!exitcond_1_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 706 [2/2] (3.25ns)   --->   "%B_load_15 = load i32* %B_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 706 'load' 'B_load_15' <Predicate = (!exitcond_1_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 707 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_14) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 707 'specregionend' 'empty_31' <Predicate = (exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 708 'specregionbegin' 'tmp_15' <Predicate = (exitcond_1_7)> <Delay = 0.00>
ST_62 : Operation 709 [1/1] (1.66ns)   --->   "br label %50" [Mul/normal_mul(s1).c:11]   --->   Operation 709 'br' <Predicate = (exitcond_1_7)> <Delay = 1.66>

State 63 <SV = 17> <Delay = 3.25>
ST_63 : Operation 710 [1/2] (3.25ns)   --->   "%A_load_15 = load i32* %A_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 710 'load' 'A_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 711 [1/2] (3.25ns)   --->   "%B_load_15 = load i32* %B_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 711 'load' 'B_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 712 [2/2] (3.25ns)   --->   "%C_load_15 = load i32* %C_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 712 'load' 'C_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 64 <SV = 18> <Delay = 8.47>
ST_64 : Operation 713 [1/1] (8.47ns)   --->   "%tmp_5_1_7 = mul nsw i32 %A_load_15, %B_load_15" [Mul/normal_mul(s1).c:13]   --->   Operation 713 'mul' 'tmp_5_1_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 714 [1/2] (3.25ns)   --->   "%C_load_15 = load i32* %C_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 714 'load' 'C_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 65 <SV = 19> <Delay = 5.95>
ST_65 : Operation 715 [1/1] (2.70ns)   --->   "%tmp_6_1_7 = add nsw i32 %C_load_15, %tmp_5_1_7" [Mul/normal_mul(s1).c:13]   --->   Operation 715 'add' 'tmp_6_1_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 716 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1_7, i32* %C_addr_15, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 717 [1/1] (0.00ns)   --->   "br label %47" [Mul/normal_mul(s1).c:11]   --->   Operation 717 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 17> <Delay = 3.25>
ST_66 : Operation 718 [1/1] (0.00ns)   --->   "%k_2 = phi i4 [ 0, %46 ], [ %k_1_2, %51 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 718 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 719 [1/1] (1.44ns)   --->   "%exitcond_2 = icmp eq i4 %k_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 719 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 720 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 720 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 721 [1/1] (1.77ns)   --->   "%k_1_2 = add i4 %k_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 721 'add' 'k_1_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 722 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %49, label %51" [Mul/normal_mul(s1).c:11]   --->   Operation 722 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2)" [Mul/normal_mul(s1).c:13]   --->   Operation 723 'bitconcatenate' 'tmp_120' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_66 : Operation 724 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_120" [Mul/normal_mul(s1).c:13]   --->   Operation 724 'getelementptr' 'A_addr_16' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_66 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_121 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 725 'bitconcatenate' 'tmp_121' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_66 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_122 = zext i7 %tmp_121 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 726 'zext' 'tmp_122' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_66 : Operation 727 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_122" [Mul/normal_mul(s1).c:13]   --->   Operation 727 'getelementptr' 'B_addr_16' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_66 : Operation 728 [2/2] (3.25ns)   --->   "%A_load_16 = load i32* %A_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 728 'load' 'A_load_16' <Predicate = (!exitcond_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 729 [2/2] (3.25ns)   --->   "%B_load_16 = load i32* %B_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 729 'load' 'B_load_16' <Predicate = (!exitcond_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 730 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_15) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 730 'specregionend' 'empty_33' <Predicate = (exitcond_2)> <Delay = 0.00>
ST_66 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 731 'specregionbegin' 'tmp_16' <Predicate = (exitcond_2)> <Delay = 0.00>
ST_66 : Operation 732 [1/1] (1.66ns)   --->   "br label %53" [Mul/normal_mul(s1).c:11]   --->   Operation 732 'br' <Predicate = (exitcond_2)> <Delay = 1.66>

State 67 <SV = 18> <Delay = 3.25>
ST_67 : Operation 733 [1/2] (3.25ns)   --->   "%A_load_16 = load i32* %A_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 733 'load' 'A_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 734 [1/2] (3.25ns)   --->   "%B_load_16 = load i32* %B_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 734 'load' 'B_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 735 [2/2] (3.25ns)   --->   "%C_load_16 = load i32* %C_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 735 'load' 'C_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 68 <SV = 19> <Delay = 8.47>
ST_68 : Operation 736 [1/1] (8.47ns)   --->   "%tmp_5_2 = mul nsw i32 %B_load_16, %A_load_16" [Mul/normal_mul(s1).c:13]   --->   Operation 736 'mul' 'tmp_5_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 737 [1/2] (3.25ns)   --->   "%C_load_16 = load i32* %C_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 737 'load' 'C_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 69 <SV = 20> <Delay = 5.95>
ST_69 : Operation 738 [1/1] (2.70ns)   --->   "%tmp_6_2 = add nsw i32 %tmp_5_2, %C_load_16" [Mul/normal_mul(s1).c:13]   --->   Operation 738 'add' 'tmp_6_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 739 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2, i32* %C_addr_16, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 740 [1/1] (0.00ns)   --->   "br label %50" [Mul/normal_mul(s1).c:11]   --->   Operation 740 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 18> <Delay = 3.25>
ST_70 : Operation 741 [1/1] (0.00ns)   --->   "%k_2_1 = phi i4 [ 0, %49 ], [ %k_1_2_1, %54 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 741 'phi' 'k_2_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 742 [1/1] (1.44ns)   --->   "%exitcond_2_1 = icmp eq i4 %k_2_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 742 'icmp' 'exitcond_2_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 743 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 743 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 744 [1/1] (1.77ns)   --->   "%k_1_2_1 = add i4 %k_2_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 744 'add' 'k_1_2_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 745 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_1, label %52, label %54" [Mul/normal_mul(s1).c:11]   --->   Operation 745 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_1)" [Mul/normal_mul(s1).c:13]   --->   Operation 746 'bitconcatenate' 'tmp_123' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 747 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_123" [Mul/normal_mul(s1).c:13]   --->   Operation 747 'getelementptr' 'A_addr_17' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_124 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 748 'bitconcatenate' 'tmp_124' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_125 = or i7 %tmp_124, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 749 'or' 'tmp_125' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_125)" [Mul/normal_mul(s1).c:13]   --->   Operation 750 'bitconcatenate' 'tmp_126' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 751 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_126" [Mul/normal_mul(s1).c:13]   --->   Operation 751 'getelementptr' 'B_addr_17' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 752 [2/2] (3.25ns)   --->   "%A_load_17 = load i32* %A_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 752 'load' 'A_load_17' <Predicate = (!exitcond_2_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 753 [2/2] (3.25ns)   --->   "%B_load_17 = load i32* %B_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 753 'load' 'B_load_17' <Predicate = (!exitcond_2_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 754 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_16) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 754 'specregionend' 'empty_35' <Predicate = (exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 755 'specregionbegin' 'tmp_17' <Predicate = (exitcond_2_1)> <Delay = 0.00>
ST_70 : Operation 756 [1/1] (1.66ns)   --->   "br label %56" [Mul/normal_mul(s1).c:11]   --->   Operation 756 'br' <Predicate = (exitcond_2_1)> <Delay = 1.66>

State 71 <SV = 19> <Delay = 3.25>
ST_71 : Operation 757 [1/2] (3.25ns)   --->   "%A_load_17 = load i32* %A_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 757 'load' 'A_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 758 [1/2] (3.25ns)   --->   "%B_load_17 = load i32* %B_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 758 'load' 'B_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 759 [2/2] (3.25ns)   --->   "%C_load_17 = load i32* %C_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 759 'load' 'C_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 72 <SV = 20> <Delay = 8.47>
ST_72 : Operation 760 [1/1] (8.47ns)   --->   "%tmp_5_2_1 = mul nsw i32 %B_load_17, %A_load_17" [Mul/normal_mul(s1).c:13]   --->   Operation 760 'mul' 'tmp_5_2_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 761 [1/2] (3.25ns)   --->   "%C_load_17 = load i32* %C_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 761 'load' 'C_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 73 <SV = 21> <Delay = 5.95>
ST_73 : Operation 762 [1/1] (2.70ns)   --->   "%tmp_6_2_1 = add nsw i32 %tmp_5_2_1, %C_load_17" [Mul/normal_mul(s1).c:13]   --->   Operation 762 'add' 'tmp_6_2_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 763 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_1, i32* %C_addr_17, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 763 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 764 [1/1] (0.00ns)   --->   "br label %53" [Mul/normal_mul(s1).c:11]   --->   Operation 764 'br' <Predicate = true> <Delay = 0.00>

State 74 <SV = 19> <Delay = 3.25>
ST_74 : Operation 765 [1/1] (0.00ns)   --->   "%k_2_2 = phi i4 [ 0, %52 ], [ %k_1_2_2, %57 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 765 'phi' 'k_2_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 766 [1/1] (1.44ns)   --->   "%exitcond_2_2 = icmp eq i4 %k_2_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 766 'icmp' 'exitcond_2_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 767 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 767 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 768 [1/1] (1.77ns)   --->   "%k_1_2_2 = add i4 %k_2_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 768 'add' 'k_1_2_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 769 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_2, label %55, label %57" [Mul/normal_mul(s1).c:11]   --->   Operation 769 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_2)" [Mul/normal_mul(s1).c:13]   --->   Operation 770 'bitconcatenate' 'tmp_127' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 771 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_127" [Mul/normal_mul(s1).c:13]   --->   Operation 771 'getelementptr' 'A_addr_18' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_128 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 772 'bitconcatenate' 'tmp_128' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_129 = or i7 %tmp_128, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 773 'or' 'tmp_129' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_129)" [Mul/normal_mul(s1).c:13]   --->   Operation 774 'bitconcatenate' 'tmp_130' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 775 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_130" [Mul/normal_mul(s1).c:13]   --->   Operation 775 'getelementptr' 'B_addr_18' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 776 [2/2] (3.25ns)   --->   "%A_load_18 = load i32* %A_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 776 'load' 'A_load_18' <Predicate = (!exitcond_2_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 777 [2/2] (3.25ns)   --->   "%B_load_18 = load i32* %B_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 777 'load' 'B_load_18' <Predicate = (!exitcond_2_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 778 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_17) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 778 'specregionend' 'empty_37' <Predicate = (exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 779 'specregionbegin' 'tmp_18' <Predicate = (exitcond_2_2)> <Delay = 0.00>
ST_74 : Operation 780 [1/1] (1.66ns)   --->   "br label %59" [Mul/normal_mul(s1).c:11]   --->   Operation 780 'br' <Predicate = (exitcond_2_2)> <Delay = 1.66>

State 75 <SV = 20> <Delay = 3.25>
ST_75 : Operation 781 [1/2] (3.25ns)   --->   "%A_load_18 = load i32* %A_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 781 'load' 'A_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 782 [1/2] (3.25ns)   --->   "%B_load_18 = load i32* %B_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 782 'load' 'B_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 783 [2/2] (3.25ns)   --->   "%C_load_18 = load i32* %C_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 783 'load' 'C_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 76 <SV = 21> <Delay = 8.47>
ST_76 : Operation 784 [1/1] (8.47ns)   --->   "%tmp_5_2_2 = mul nsw i32 %B_load_18, %A_load_18" [Mul/normal_mul(s1).c:13]   --->   Operation 784 'mul' 'tmp_5_2_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 785 [1/2] (3.25ns)   --->   "%C_load_18 = load i32* %C_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 785 'load' 'C_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 77 <SV = 22> <Delay = 5.95>
ST_77 : Operation 786 [1/1] (2.70ns)   --->   "%tmp_6_2_2 = add nsw i32 %tmp_5_2_2, %C_load_18" [Mul/normal_mul(s1).c:13]   --->   Operation 786 'add' 'tmp_6_2_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 787 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_2, i32* %C_addr_18, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 787 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 788 [1/1] (0.00ns)   --->   "br label %56" [Mul/normal_mul(s1).c:11]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 20> <Delay = 3.25>
ST_78 : Operation 789 [1/1] (0.00ns)   --->   "%k_2_3 = phi i4 [ 0, %55 ], [ %k_1_2_3, %60 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 789 'phi' 'k_2_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 790 [1/1] (1.44ns)   --->   "%exitcond_2_3 = icmp eq i4 %k_2_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 790 'icmp' 'exitcond_2_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 791 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 791 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 792 [1/1] (1.77ns)   --->   "%k_1_2_3 = add i4 %k_2_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 792 'add' 'k_1_2_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 793 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_3, label %58, label %60" [Mul/normal_mul(s1).c:11]   --->   Operation 793 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_3)" [Mul/normal_mul(s1).c:13]   --->   Operation 794 'bitconcatenate' 'tmp_131' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 795 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_131" [Mul/normal_mul(s1).c:13]   --->   Operation 795 'getelementptr' 'A_addr_19' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_132 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 796 'bitconcatenate' 'tmp_132' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_133 = or i7 %tmp_132, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 797 'or' 'tmp_133' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_133)" [Mul/normal_mul(s1).c:13]   --->   Operation 798 'bitconcatenate' 'tmp_134' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 799 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_134" [Mul/normal_mul(s1).c:13]   --->   Operation 799 'getelementptr' 'B_addr_19' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 800 [2/2] (3.25ns)   --->   "%A_load_19 = load i32* %A_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 800 'load' 'A_load_19' <Predicate = (!exitcond_2_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 801 [2/2] (3.25ns)   --->   "%B_load_19 = load i32* %B_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 801 'load' 'B_load_19' <Predicate = (!exitcond_2_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 802 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_18) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 802 'specregionend' 'empty_39' <Predicate = (exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 803 'specregionbegin' 'tmp_19' <Predicate = (exitcond_2_3)> <Delay = 0.00>
ST_78 : Operation 804 [1/1] (1.66ns)   --->   "br label %62" [Mul/normal_mul(s1).c:11]   --->   Operation 804 'br' <Predicate = (exitcond_2_3)> <Delay = 1.66>

State 79 <SV = 21> <Delay = 3.25>
ST_79 : Operation 805 [1/2] (3.25ns)   --->   "%A_load_19 = load i32* %A_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 805 'load' 'A_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 806 [1/2] (3.25ns)   --->   "%B_load_19 = load i32* %B_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 806 'load' 'B_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 807 [2/2] (3.25ns)   --->   "%C_load_19 = load i32* %C_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 807 'load' 'C_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 80 <SV = 22> <Delay = 8.47>
ST_80 : Operation 808 [1/1] (8.47ns)   --->   "%tmp_5_2_3 = mul nsw i32 %B_load_19, %A_load_19" [Mul/normal_mul(s1).c:13]   --->   Operation 808 'mul' 'tmp_5_2_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 809 [1/2] (3.25ns)   --->   "%C_load_19 = load i32* %C_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 809 'load' 'C_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 81 <SV = 23> <Delay = 5.95>
ST_81 : Operation 810 [1/1] (2.70ns)   --->   "%tmp_6_2_3 = add nsw i32 %tmp_5_2_3, %C_load_19" [Mul/normal_mul(s1).c:13]   --->   Operation 810 'add' 'tmp_6_2_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 811 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_3, i32* %C_addr_19, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 812 [1/1] (0.00ns)   --->   "br label %59" [Mul/normal_mul(s1).c:11]   --->   Operation 812 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 21> <Delay = 3.25>
ST_82 : Operation 813 [1/1] (0.00ns)   --->   "%k_2_4 = phi i4 [ 0, %58 ], [ %k_1_2_4, %63 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 813 'phi' 'k_2_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 814 [1/1] (1.44ns)   --->   "%exitcond_2_4 = icmp eq i4 %k_2_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 814 'icmp' 'exitcond_2_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 815 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 815 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 816 [1/1] (1.77ns)   --->   "%k_1_2_4 = add i4 %k_2_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 816 'add' 'k_1_2_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 817 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_4, label %61, label %63" [Mul/normal_mul(s1).c:11]   --->   Operation 817 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_4)" [Mul/normal_mul(s1).c:13]   --->   Operation 818 'bitconcatenate' 'tmp_135' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 819 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_135" [Mul/normal_mul(s1).c:13]   --->   Operation 819 'getelementptr' 'A_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_136 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 820 'bitconcatenate' 'tmp_136' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_137 = or i7 %tmp_136, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 821 'or' 'tmp_137' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_137)" [Mul/normal_mul(s1).c:13]   --->   Operation 822 'bitconcatenate' 'tmp_138' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 823 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_138" [Mul/normal_mul(s1).c:13]   --->   Operation 823 'getelementptr' 'B_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 824 [2/2] (3.25ns)   --->   "%A_load_20 = load i32* %A_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 824 'load' 'A_load_20' <Predicate = (!exitcond_2_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 825 [2/2] (3.25ns)   --->   "%B_load_20 = load i32* %B_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 825 'load' 'B_load_20' <Predicate = (!exitcond_2_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 826 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_19) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 826 'specregionend' 'empty_41' <Predicate = (exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 827 'specregionbegin' 'tmp_20' <Predicate = (exitcond_2_4)> <Delay = 0.00>
ST_82 : Operation 828 [1/1] (1.66ns)   --->   "br label %65" [Mul/normal_mul(s1).c:11]   --->   Operation 828 'br' <Predicate = (exitcond_2_4)> <Delay = 1.66>

State 83 <SV = 22> <Delay = 3.25>
ST_83 : Operation 829 [1/2] (3.25ns)   --->   "%A_load_20 = load i32* %A_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 829 'load' 'A_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 830 [1/2] (3.25ns)   --->   "%B_load_20 = load i32* %B_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 830 'load' 'B_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 831 [2/2] (3.25ns)   --->   "%C_load_20 = load i32* %C_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 831 'load' 'C_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 84 <SV = 23> <Delay = 8.47>
ST_84 : Operation 832 [1/1] (8.47ns)   --->   "%tmp_5_2_4 = mul nsw i32 %B_load_20, %A_load_20" [Mul/normal_mul(s1).c:13]   --->   Operation 832 'mul' 'tmp_5_2_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 833 [1/2] (3.25ns)   --->   "%C_load_20 = load i32* %C_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 833 'load' 'C_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 85 <SV = 24> <Delay = 5.95>
ST_85 : Operation 834 [1/1] (2.70ns)   --->   "%tmp_6_2_4 = add nsw i32 %tmp_5_2_4, %C_load_20" [Mul/normal_mul(s1).c:13]   --->   Operation 834 'add' 'tmp_6_2_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 835 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_4, i32* %C_addr_20, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 836 [1/1] (0.00ns)   --->   "br label %62" [Mul/normal_mul(s1).c:11]   --->   Operation 836 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 22> <Delay = 3.25>
ST_86 : Operation 837 [1/1] (0.00ns)   --->   "%k_2_5 = phi i4 [ 0, %61 ], [ %k_1_2_5, %66 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 837 'phi' 'k_2_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 838 [1/1] (1.44ns)   --->   "%exitcond_2_5 = icmp eq i4 %k_2_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 838 'icmp' 'exitcond_2_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 839 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 839 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 840 [1/1] (1.77ns)   --->   "%k_1_2_5 = add i4 %k_2_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 840 'add' 'k_1_2_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 841 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_5, label %64, label %66" [Mul/normal_mul(s1).c:11]   --->   Operation 841 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_5)" [Mul/normal_mul(s1).c:13]   --->   Operation 842 'bitconcatenate' 'tmp_139' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 843 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_139" [Mul/normal_mul(s1).c:13]   --->   Operation 843 'getelementptr' 'A_addr_21' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_140 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 844 'bitconcatenate' 'tmp_140' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_141 = or i7 %tmp_140, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 845 'or' 'tmp_141' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_141)" [Mul/normal_mul(s1).c:13]   --->   Operation 846 'bitconcatenate' 'tmp_142' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 847 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_142" [Mul/normal_mul(s1).c:13]   --->   Operation 847 'getelementptr' 'B_addr_21' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 848 [2/2] (3.25ns)   --->   "%A_load_21 = load i32* %A_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 848 'load' 'A_load_21' <Predicate = (!exitcond_2_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 849 [2/2] (3.25ns)   --->   "%B_load_21 = load i32* %B_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 849 'load' 'B_load_21' <Predicate = (!exitcond_2_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 850 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_20) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 850 'specregionend' 'empty_43' <Predicate = (exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 851 'specregionbegin' 'tmp_21' <Predicate = (exitcond_2_5)> <Delay = 0.00>
ST_86 : Operation 852 [1/1] (1.66ns)   --->   "br label %68" [Mul/normal_mul(s1).c:11]   --->   Operation 852 'br' <Predicate = (exitcond_2_5)> <Delay = 1.66>

State 87 <SV = 23> <Delay = 3.25>
ST_87 : Operation 853 [1/2] (3.25ns)   --->   "%A_load_21 = load i32* %A_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 853 'load' 'A_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 854 [1/2] (3.25ns)   --->   "%B_load_21 = load i32* %B_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 854 'load' 'B_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 855 [2/2] (3.25ns)   --->   "%C_load_21 = load i32* %C_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 855 'load' 'C_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 88 <SV = 24> <Delay = 8.47>
ST_88 : Operation 856 [1/1] (8.47ns)   --->   "%tmp_5_2_5 = mul nsw i32 %B_load_21, %A_load_21" [Mul/normal_mul(s1).c:13]   --->   Operation 856 'mul' 'tmp_5_2_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 857 [1/2] (3.25ns)   --->   "%C_load_21 = load i32* %C_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 857 'load' 'C_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 89 <SV = 25> <Delay = 5.95>
ST_89 : Operation 858 [1/1] (2.70ns)   --->   "%tmp_6_2_5 = add nsw i32 %tmp_5_2_5, %C_load_21" [Mul/normal_mul(s1).c:13]   --->   Operation 858 'add' 'tmp_6_2_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 859 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_5, i32* %C_addr_21, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 859 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 860 [1/1] (0.00ns)   --->   "br label %65" [Mul/normal_mul(s1).c:11]   --->   Operation 860 'br' <Predicate = true> <Delay = 0.00>

State 90 <SV = 23> <Delay = 3.25>
ST_90 : Operation 861 [1/1] (0.00ns)   --->   "%k_2_6 = phi i4 [ 0, %64 ], [ %k_1_2_6, %69 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 861 'phi' 'k_2_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 862 [1/1] (1.44ns)   --->   "%exitcond_2_6 = icmp eq i4 %k_2_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 862 'icmp' 'exitcond_2_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 863 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 863 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 864 [1/1] (1.77ns)   --->   "%k_1_2_6 = add i4 %k_2_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 864 'add' 'k_1_2_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 865 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_6, label %67, label %69" [Mul/normal_mul(s1).c:11]   --->   Operation 865 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_6)" [Mul/normal_mul(s1).c:13]   --->   Operation 866 'bitconcatenate' 'tmp_143' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 867 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_143" [Mul/normal_mul(s1).c:13]   --->   Operation 867 'getelementptr' 'A_addr_22' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 868 'bitconcatenate' 'tmp_144' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_145 = or i7 %tmp_144, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 869 'or' 'tmp_145' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_145)" [Mul/normal_mul(s1).c:13]   --->   Operation 870 'bitconcatenate' 'tmp_146' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 871 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_146" [Mul/normal_mul(s1).c:13]   --->   Operation 871 'getelementptr' 'B_addr_22' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 872 [2/2] (3.25ns)   --->   "%A_load_22 = load i32* %A_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 872 'load' 'A_load_22' <Predicate = (!exitcond_2_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 873 [2/2] (3.25ns)   --->   "%B_load_22 = load i32* %B_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 873 'load' 'B_load_22' <Predicate = (!exitcond_2_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 874 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_21) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 874 'specregionend' 'empty_45' <Predicate = (exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 875 'specregionbegin' 'tmp_22' <Predicate = (exitcond_2_6)> <Delay = 0.00>
ST_90 : Operation 876 [1/1] (1.66ns)   --->   "br label %71" [Mul/normal_mul(s1).c:11]   --->   Operation 876 'br' <Predicate = (exitcond_2_6)> <Delay = 1.66>

State 91 <SV = 24> <Delay = 3.25>
ST_91 : Operation 877 [1/2] (3.25ns)   --->   "%A_load_22 = load i32* %A_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 877 'load' 'A_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 878 [1/2] (3.25ns)   --->   "%B_load_22 = load i32* %B_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 878 'load' 'B_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 879 [2/2] (3.25ns)   --->   "%C_load_22 = load i32* %C_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 879 'load' 'C_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 92 <SV = 25> <Delay = 8.47>
ST_92 : Operation 880 [1/1] (8.47ns)   --->   "%tmp_5_2_6 = mul nsw i32 %B_load_22, %A_load_22" [Mul/normal_mul(s1).c:13]   --->   Operation 880 'mul' 'tmp_5_2_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 881 [1/2] (3.25ns)   --->   "%C_load_22 = load i32* %C_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 881 'load' 'C_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 93 <SV = 26> <Delay = 5.95>
ST_93 : Operation 882 [1/1] (2.70ns)   --->   "%tmp_6_2_6 = add nsw i32 %tmp_5_2_6, %C_load_22" [Mul/normal_mul(s1).c:13]   --->   Operation 882 'add' 'tmp_6_2_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 883 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_6, i32* %C_addr_22, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 883 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 884 [1/1] (0.00ns)   --->   "br label %68" [Mul/normal_mul(s1).c:11]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 24> <Delay = 3.25>
ST_94 : Operation 885 [1/1] (0.00ns)   --->   "%k_2_7 = phi i4 [ 0, %67 ], [ %k_1_2_7, %72 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 885 'phi' 'k_2_7' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 886 [1/1] (1.44ns)   --->   "%exitcond_2_7 = icmp eq i4 %k_2_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 886 'icmp' 'exitcond_2_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 887 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 887 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 888 [1/1] (1.77ns)   --->   "%k_1_2_7 = add i4 %k_2_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 888 'add' 'k_1_2_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_7, label %70, label %72" [Mul/normal_mul(s1).c:11]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_7)" [Mul/normal_mul(s1).c:13]   --->   Operation 890 'bitconcatenate' 'tmp_147' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 891 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_147" [Mul/normal_mul(s1).c:13]   --->   Operation 891 'getelementptr' 'A_addr_23' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_148 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 892 'bitconcatenate' 'tmp_148' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_149 = or i7 %tmp_148, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 893 'or' 'tmp_149' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_149)" [Mul/normal_mul(s1).c:13]   --->   Operation 894 'bitconcatenate' 'tmp_150' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 895 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_150" [Mul/normal_mul(s1).c:13]   --->   Operation 895 'getelementptr' 'B_addr_23' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 896 [2/2] (3.25ns)   --->   "%A_load_23 = load i32* %A_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 896 'load' 'A_load_23' <Predicate = (!exitcond_2_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 897 [2/2] (3.25ns)   --->   "%B_load_23 = load i32* %B_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 897 'load' 'B_load_23' <Predicate = (!exitcond_2_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 898 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_22) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 898 'specregionend' 'empty_47' <Predicate = (exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 899 'specregionbegin' 'tmp_23' <Predicate = (exitcond_2_7)> <Delay = 0.00>
ST_94 : Operation 900 [1/1] (1.66ns)   --->   "br label %74" [Mul/normal_mul(s1).c:11]   --->   Operation 900 'br' <Predicate = (exitcond_2_7)> <Delay = 1.66>

State 95 <SV = 25> <Delay = 3.25>
ST_95 : Operation 901 [1/2] (3.25ns)   --->   "%A_load_23 = load i32* %A_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 901 'load' 'A_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 902 [1/2] (3.25ns)   --->   "%B_load_23 = load i32* %B_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 902 'load' 'B_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 903 [2/2] (3.25ns)   --->   "%C_load_23 = load i32* %C_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 903 'load' 'C_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 96 <SV = 26> <Delay = 8.47>
ST_96 : Operation 904 [1/1] (8.47ns)   --->   "%tmp_5_2_7 = mul nsw i32 %B_load_23, %A_load_23" [Mul/normal_mul(s1).c:13]   --->   Operation 904 'mul' 'tmp_5_2_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 905 [1/2] (3.25ns)   --->   "%C_load_23 = load i32* %C_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 905 'load' 'C_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 97 <SV = 27> <Delay = 5.95>
ST_97 : Operation 906 [1/1] (2.70ns)   --->   "%tmp_6_2_7 = add nsw i32 %tmp_5_2_7, %C_load_23" [Mul/normal_mul(s1).c:13]   --->   Operation 906 'add' 'tmp_6_2_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 907 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2_7, i32* %C_addr_23, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 907 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 908 [1/1] (0.00ns)   --->   "br label %71" [Mul/normal_mul(s1).c:11]   --->   Operation 908 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 25> <Delay = 4.37>
ST_98 : Operation 909 [1/1] (0.00ns)   --->   "%k_3 = phi i4 [ 0, %70 ], [ %k_1_3, %75 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 909 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 910 [1/1] (1.44ns)   --->   "%exitcond_3 = icmp eq i4 %k_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 910 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 911 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 911 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 912 [1/1] (1.77ns)   --->   "%k_1_3 = add i4 %k_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 912 'add' 'k_1_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 913 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %73, label %75" [Mul/normal_mul(s1).c:11]   --->   Operation 913 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 914 [1/1] (1.12ns)   --->   "%tmp_151 = xor i4 %k_3, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 914 'xor' 'tmp_151' <Predicate = (!exitcond_3)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_151_cast1 = sext i4 %tmp_151 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 915 'sext' 'tmp_151_cast1' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_98 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i5 %tmp_151_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 916 'zext' 'tmp_151_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_98 : Operation 917 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_151_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 917 'getelementptr' 'A_addr_24' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_98 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_152 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 918 'bitconcatenate' 'tmp_152' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_98 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_153 = zext i7 %tmp_152 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 919 'zext' 'tmp_153' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_98 : Operation 920 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_153" [Mul/normal_mul(s1).c:13]   --->   Operation 920 'getelementptr' 'B_addr_24' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_98 : Operation 921 [2/2] (3.25ns)   --->   "%A_load_24 = load i32* %A_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 921 'load' 'A_load_24' <Predicate = (!exitcond_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_98 : Operation 922 [2/2] (3.25ns)   --->   "%B_load_24 = load i32* %B_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 922 'load' 'B_load_24' <Predicate = (!exitcond_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_98 : Operation 923 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_23) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 923 'specregionend' 'empty_49' <Predicate = (exitcond_3)> <Delay = 0.00>
ST_98 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 924 'specregionbegin' 'tmp_24' <Predicate = (exitcond_3)> <Delay = 0.00>
ST_98 : Operation 925 [1/1] (1.66ns)   --->   "br label %77" [Mul/normal_mul(s1).c:11]   --->   Operation 925 'br' <Predicate = (exitcond_3)> <Delay = 1.66>

State 99 <SV = 26> <Delay = 3.25>
ST_99 : Operation 926 [1/2] (3.25ns)   --->   "%A_load_24 = load i32* %A_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 926 'load' 'A_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_99 : Operation 927 [1/2] (3.25ns)   --->   "%B_load_24 = load i32* %B_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 927 'load' 'B_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_99 : Operation 928 [2/2] (3.25ns)   --->   "%C_load_24 = load i32* %C_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 928 'load' 'C_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 100 <SV = 27> <Delay = 8.47>
ST_100 : Operation 929 [1/1] (8.47ns)   --->   "%tmp_5_3 = mul nsw i32 %B_load_24, %A_load_24" [Mul/normal_mul(s1).c:13]   --->   Operation 929 'mul' 'tmp_5_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 930 [1/2] (3.25ns)   --->   "%C_load_24 = load i32* %C_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 930 'load' 'C_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 101 <SV = 28> <Delay = 5.95>
ST_101 : Operation 931 [1/1] (2.70ns)   --->   "%tmp_6_3 = add nsw i32 %tmp_5_3, %C_load_24" [Mul/normal_mul(s1).c:13]   --->   Operation 931 'add' 'tmp_6_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 932 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3, i32* %C_addr_24, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 932 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 933 [1/1] (0.00ns)   --->   "br label %74" [Mul/normal_mul(s1).c:11]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 26> <Delay = 4.37>
ST_102 : Operation 934 [1/1] (0.00ns)   --->   "%k_3_1 = phi i4 [ 0, %73 ], [ %k_1_3_1, %78 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 934 'phi' 'k_3_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 935 [1/1] (1.44ns)   --->   "%exitcond_3_1 = icmp eq i4 %k_3_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 935 'icmp' 'exitcond_3_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 936 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 936 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 937 [1/1] (1.77ns)   --->   "%k_1_3_1 = add i4 %k_3_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 937 'add' 'k_1_3_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 938 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_1, label %76, label %78" [Mul/normal_mul(s1).c:11]   --->   Operation 938 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 939 [1/1] (1.12ns)   --->   "%tmp_154 = xor i4 %k_3_1, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 939 'xor' 'tmp_154' <Predicate = (!exitcond_3_1)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_154_cast1 = sext i4 %tmp_154 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 940 'sext' 'tmp_154_cast1' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_154_cast = zext i5 %tmp_154_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 941 'zext' 'tmp_154_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 942 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_154_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 942 'getelementptr' 'A_addr_25' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_155 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 943 'bitconcatenate' 'tmp_155' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_156 = or i7 %tmp_155, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 944 'or' 'tmp_156' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_156)" [Mul/normal_mul(s1).c:13]   --->   Operation 945 'bitconcatenate' 'tmp_157' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 946 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_157" [Mul/normal_mul(s1).c:13]   --->   Operation 946 'getelementptr' 'B_addr_25' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 947 [2/2] (3.25ns)   --->   "%A_load_25 = load i32* %A_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 947 'load' 'A_load_25' <Predicate = (!exitcond_3_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 948 [2/2] (3.25ns)   --->   "%B_load_25 = load i32* %B_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 948 'load' 'B_load_25' <Predicate = (!exitcond_3_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 949 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_24) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 949 'specregionend' 'empty_51' <Predicate = (exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 950 'specregionbegin' 'tmp_25' <Predicate = (exitcond_3_1)> <Delay = 0.00>
ST_102 : Operation 951 [1/1] (1.66ns)   --->   "br label %80" [Mul/normal_mul(s1).c:11]   --->   Operation 951 'br' <Predicate = (exitcond_3_1)> <Delay = 1.66>

State 103 <SV = 27> <Delay = 3.25>
ST_103 : Operation 952 [1/2] (3.25ns)   --->   "%A_load_25 = load i32* %A_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 952 'load' 'A_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_103 : Operation 953 [1/2] (3.25ns)   --->   "%B_load_25 = load i32* %B_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 953 'load' 'B_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_103 : Operation 954 [2/2] (3.25ns)   --->   "%C_load_25 = load i32* %C_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 954 'load' 'C_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 104 <SV = 28> <Delay = 8.47>
ST_104 : Operation 955 [1/1] (8.47ns)   --->   "%tmp_5_3_1 = mul nsw i32 %B_load_25, %A_load_25" [Mul/normal_mul(s1).c:13]   --->   Operation 955 'mul' 'tmp_5_3_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 956 [1/2] (3.25ns)   --->   "%C_load_25 = load i32* %C_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 956 'load' 'C_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 105 <SV = 29> <Delay = 5.95>
ST_105 : Operation 957 [1/1] (2.70ns)   --->   "%tmp_6_3_1 = add nsw i32 %tmp_5_3_1, %C_load_25" [Mul/normal_mul(s1).c:13]   --->   Operation 957 'add' 'tmp_6_3_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 958 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_1, i32* %C_addr_25, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_105 : Operation 959 [1/1] (0.00ns)   --->   "br label %77" [Mul/normal_mul(s1).c:11]   --->   Operation 959 'br' <Predicate = true> <Delay = 0.00>

State 106 <SV = 27> <Delay = 4.37>
ST_106 : Operation 960 [1/1] (0.00ns)   --->   "%k_3_2 = phi i4 [ 0, %76 ], [ %k_1_3_2, %81 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 960 'phi' 'k_3_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 961 [1/1] (1.44ns)   --->   "%exitcond_3_2 = icmp eq i4 %k_3_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 961 'icmp' 'exitcond_3_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 962 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 962 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 963 [1/1] (1.77ns)   --->   "%k_1_3_2 = add i4 %k_3_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 963 'add' 'k_1_3_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 964 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_2, label %79, label %81" [Mul/normal_mul(s1).c:11]   --->   Operation 964 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 965 [1/1] (1.12ns)   --->   "%tmp_158 = xor i4 %k_3_2, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 965 'xor' 'tmp_158' <Predicate = (!exitcond_3_2)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_158_cast1 = sext i4 %tmp_158 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 966 'sext' 'tmp_158_cast1' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_158_cast = zext i5 %tmp_158_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 967 'zext' 'tmp_158_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 968 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_158_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 968 'getelementptr' 'A_addr_26' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_159 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 969 'bitconcatenate' 'tmp_159' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_160 = or i7 %tmp_159, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 970 'or' 'tmp_160' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_160)" [Mul/normal_mul(s1).c:13]   --->   Operation 971 'bitconcatenate' 'tmp_161' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 972 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_161" [Mul/normal_mul(s1).c:13]   --->   Operation 972 'getelementptr' 'B_addr_26' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 973 [2/2] (3.25ns)   --->   "%A_load_26 = load i32* %A_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 973 'load' 'A_load_26' <Predicate = (!exitcond_3_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 974 [2/2] (3.25ns)   --->   "%B_load_26 = load i32* %B_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 974 'load' 'B_load_26' <Predicate = (!exitcond_3_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 975 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_25) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 975 'specregionend' 'empty_53' <Predicate = (exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 976 'specregionbegin' 'tmp_26' <Predicate = (exitcond_3_2)> <Delay = 0.00>
ST_106 : Operation 977 [1/1] (1.66ns)   --->   "br label %83" [Mul/normal_mul(s1).c:11]   --->   Operation 977 'br' <Predicate = (exitcond_3_2)> <Delay = 1.66>

State 107 <SV = 28> <Delay = 3.25>
ST_107 : Operation 978 [1/2] (3.25ns)   --->   "%A_load_26 = load i32* %A_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 978 'load' 'A_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_107 : Operation 979 [1/2] (3.25ns)   --->   "%B_load_26 = load i32* %B_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 979 'load' 'B_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_107 : Operation 980 [2/2] (3.25ns)   --->   "%C_load_26 = load i32* %C_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 980 'load' 'C_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 108 <SV = 29> <Delay = 8.47>
ST_108 : Operation 981 [1/1] (8.47ns)   --->   "%tmp_5_3_2 = mul nsw i32 %B_load_26, %A_load_26" [Mul/normal_mul(s1).c:13]   --->   Operation 981 'mul' 'tmp_5_3_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 982 [1/2] (3.25ns)   --->   "%C_load_26 = load i32* %C_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 982 'load' 'C_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 109 <SV = 30> <Delay = 5.95>
ST_109 : Operation 983 [1/1] (2.70ns)   --->   "%tmp_6_3_2 = add nsw i32 %tmp_5_3_2, %C_load_26" [Mul/normal_mul(s1).c:13]   --->   Operation 983 'add' 'tmp_6_3_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 984 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_2, i32* %C_addr_26, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 984 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 985 [1/1] (0.00ns)   --->   "br label %80" [Mul/normal_mul(s1).c:11]   --->   Operation 985 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 28> <Delay = 4.37>
ST_110 : Operation 986 [1/1] (0.00ns)   --->   "%k_3_3 = phi i4 [ 0, %79 ], [ %k_1_3_3, %84 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 986 'phi' 'k_3_3' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 987 [1/1] (1.44ns)   --->   "%exitcond_3_3 = icmp eq i4 %k_3_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 987 'icmp' 'exitcond_3_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 988 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 988 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 989 [1/1] (1.77ns)   --->   "%k_1_3_3 = add i4 %k_3_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 989 'add' 'k_1_3_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 990 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_3, label %82, label %84" [Mul/normal_mul(s1).c:11]   --->   Operation 990 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 991 [1/1] (1.12ns)   --->   "%tmp_162 = xor i4 %k_3_3, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 991 'xor' 'tmp_162' <Predicate = (!exitcond_3_3)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_162_cast1 = sext i4 %tmp_162 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 992 'sext' 'tmp_162_cast1' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i5 %tmp_162_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 993 'zext' 'tmp_162_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 994 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_162_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 994 'getelementptr' 'A_addr_27' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_163 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 995 'bitconcatenate' 'tmp_163' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_164 = or i7 %tmp_163, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 996 'or' 'tmp_164' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_165 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_164)" [Mul/normal_mul(s1).c:13]   --->   Operation 997 'bitconcatenate' 'tmp_165' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 998 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_165" [Mul/normal_mul(s1).c:13]   --->   Operation 998 'getelementptr' 'B_addr_27' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 999 [2/2] (3.25ns)   --->   "%A_load_27 = load i32* %A_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 999 'load' 'A_load_27' <Predicate = (!exitcond_3_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 1000 [2/2] (3.25ns)   --->   "%B_load_27 = load i32* %B_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1000 'load' 'B_load_27' <Predicate = (!exitcond_3_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 1001 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_26) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1001 'specregionend' 'empty_55' <Predicate = (exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1002 'specregionbegin' 'tmp_27' <Predicate = (exitcond_3_3)> <Delay = 0.00>
ST_110 : Operation 1003 [1/1] (1.66ns)   --->   "br label %86" [Mul/normal_mul(s1).c:11]   --->   Operation 1003 'br' <Predicate = (exitcond_3_3)> <Delay = 1.66>

State 111 <SV = 29> <Delay = 3.25>
ST_111 : Operation 1004 [1/2] (3.25ns)   --->   "%A_load_27 = load i32* %A_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1004 'load' 'A_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_111 : Operation 1005 [1/2] (3.25ns)   --->   "%B_load_27 = load i32* %B_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1005 'load' 'B_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_111 : Operation 1006 [2/2] (3.25ns)   --->   "%C_load_27 = load i32* %C_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1006 'load' 'C_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 112 <SV = 30> <Delay = 8.47>
ST_112 : Operation 1007 [1/1] (8.47ns)   --->   "%tmp_5_3_3 = mul nsw i32 %B_load_27, %A_load_27" [Mul/normal_mul(s1).c:13]   --->   Operation 1007 'mul' 'tmp_5_3_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1008 [1/2] (3.25ns)   --->   "%C_load_27 = load i32* %C_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1008 'load' 'C_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 113 <SV = 31> <Delay = 5.95>
ST_113 : Operation 1009 [1/1] (2.70ns)   --->   "%tmp_6_3_3 = add nsw i32 %tmp_5_3_3, %C_load_27" [Mul/normal_mul(s1).c:13]   --->   Operation 1009 'add' 'tmp_6_3_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1010 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_3, i32* %C_addr_27, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1010 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_113 : Operation 1011 [1/1] (0.00ns)   --->   "br label %83" [Mul/normal_mul(s1).c:11]   --->   Operation 1011 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 29> <Delay = 4.37>
ST_114 : Operation 1012 [1/1] (0.00ns)   --->   "%k_3_4 = phi i4 [ 0, %82 ], [ %k_1_3_4, %87 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1012 'phi' 'k_3_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1013 [1/1] (1.44ns)   --->   "%exitcond_3_4 = icmp eq i4 %k_3_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1013 'icmp' 'exitcond_3_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1014 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1014 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1015 [1/1] (1.77ns)   --->   "%k_1_3_4 = add i4 %k_3_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1015 'add' 'k_1_3_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1016 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_4, label %85, label %87" [Mul/normal_mul(s1).c:11]   --->   Operation 1016 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1017 [1/1] (1.12ns)   --->   "%tmp_166 = xor i4 %k_3_4, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1017 'xor' 'tmp_166' <Predicate = (!exitcond_3_4)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_166_cast1 = sext i4 %tmp_166 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 1018 'sext' 'tmp_166_cast1' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i5 %tmp_166_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1019 'zext' 'tmp_166_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1020 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_166_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1020 'getelementptr' 'A_addr_28' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_167 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1021 'bitconcatenate' 'tmp_167' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_168 = or i7 %tmp_167, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 1022 'or' 'tmp_168' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_169 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_168)" [Mul/normal_mul(s1).c:13]   --->   Operation 1023 'bitconcatenate' 'tmp_169' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1024 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_169" [Mul/normal_mul(s1).c:13]   --->   Operation 1024 'getelementptr' 'B_addr_28' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1025 [2/2] (3.25ns)   --->   "%A_load_28 = load i32* %A_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1025 'load' 'A_load_28' <Predicate = (!exitcond_3_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 1026 [2/2] (3.25ns)   --->   "%B_load_28 = load i32* %B_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1026 'load' 'B_load_28' <Predicate = (!exitcond_3_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 1027 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_27) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1027 'specregionend' 'empty_57' <Predicate = (exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1028 'specregionbegin' 'tmp_28' <Predicate = (exitcond_3_4)> <Delay = 0.00>
ST_114 : Operation 1029 [1/1] (1.66ns)   --->   "br label %89" [Mul/normal_mul(s1).c:11]   --->   Operation 1029 'br' <Predicate = (exitcond_3_4)> <Delay = 1.66>

State 115 <SV = 30> <Delay = 3.25>
ST_115 : Operation 1030 [1/2] (3.25ns)   --->   "%A_load_28 = load i32* %A_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1030 'load' 'A_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_115 : Operation 1031 [1/2] (3.25ns)   --->   "%B_load_28 = load i32* %B_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1031 'load' 'B_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_115 : Operation 1032 [2/2] (3.25ns)   --->   "%C_load_28 = load i32* %C_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1032 'load' 'C_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 116 <SV = 31> <Delay = 8.47>
ST_116 : Operation 1033 [1/1] (8.47ns)   --->   "%tmp_5_3_4 = mul nsw i32 %B_load_28, %A_load_28" [Mul/normal_mul(s1).c:13]   --->   Operation 1033 'mul' 'tmp_5_3_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1034 [1/2] (3.25ns)   --->   "%C_load_28 = load i32* %C_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1034 'load' 'C_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 117 <SV = 32> <Delay = 5.95>
ST_117 : Operation 1035 [1/1] (2.70ns)   --->   "%tmp_6_3_4 = add nsw i32 %tmp_5_3_4, %C_load_28" [Mul/normal_mul(s1).c:13]   --->   Operation 1035 'add' 'tmp_6_3_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1036 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_4, i32* %C_addr_28, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 1037 [1/1] (0.00ns)   --->   "br label %86" [Mul/normal_mul(s1).c:11]   --->   Operation 1037 'br' <Predicate = true> <Delay = 0.00>

State 118 <SV = 30> <Delay = 4.37>
ST_118 : Operation 1038 [1/1] (0.00ns)   --->   "%k_3_5 = phi i4 [ 0, %85 ], [ %k_1_3_5, %90 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1038 'phi' 'k_3_5' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1039 [1/1] (1.44ns)   --->   "%exitcond_3_5 = icmp eq i4 %k_3_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1039 'icmp' 'exitcond_3_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1040 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1040 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1041 [1/1] (1.77ns)   --->   "%k_1_3_5 = add i4 %k_3_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1041 'add' 'k_1_3_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1042 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_5, label %88, label %90" [Mul/normal_mul(s1).c:11]   --->   Operation 1042 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1043 [1/1] (1.12ns)   --->   "%tmp_170 = xor i4 %k_3_5, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1043 'xor' 'tmp_170' <Predicate = (!exitcond_3_5)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_170_cast1 = sext i4 %tmp_170 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 1044 'sext' 'tmp_170_cast1' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i5 %tmp_170_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1045 'zext' 'tmp_170_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1046 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_170_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1046 'getelementptr' 'A_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_171 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1047 'bitconcatenate' 'tmp_171' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_172 = or i7 %tmp_171, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 1048 'or' 'tmp_172' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_173 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_172)" [Mul/normal_mul(s1).c:13]   --->   Operation 1049 'bitconcatenate' 'tmp_173' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1050 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_173" [Mul/normal_mul(s1).c:13]   --->   Operation 1050 'getelementptr' 'B_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1051 [2/2] (3.25ns)   --->   "%A_load_29 = load i32* %A_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1051 'load' 'A_load_29' <Predicate = (!exitcond_3_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 1052 [2/2] (3.25ns)   --->   "%B_load_29 = load i32* %B_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1052 'load' 'B_load_29' <Predicate = (!exitcond_3_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 1053 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_28) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1053 'specregionend' 'empty_59' <Predicate = (exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1054 'specregionbegin' 'tmp_29' <Predicate = (exitcond_3_5)> <Delay = 0.00>
ST_118 : Operation 1055 [1/1] (1.66ns)   --->   "br label %92" [Mul/normal_mul(s1).c:11]   --->   Operation 1055 'br' <Predicate = (exitcond_3_5)> <Delay = 1.66>

State 119 <SV = 31> <Delay = 3.25>
ST_119 : Operation 1056 [1/2] (3.25ns)   --->   "%A_load_29 = load i32* %A_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1056 'load' 'A_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_119 : Operation 1057 [1/2] (3.25ns)   --->   "%B_load_29 = load i32* %B_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1057 'load' 'B_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_119 : Operation 1058 [2/2] (3.25ns)   --->   "%C_load_29 = load i32* %C_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1058 'load' 'C_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 120 <SV = 32> <Delay = 8.47>
ST_120 : Operation 1059 [1/1] (8.47ns)   --->   "%tmp_5_3_5 = mul nsw i32 %B_load_29, %A_load_29" [Mul/normal_mul(s1).c:13]   --->   Operation 1059 'mul' 'tmp_5_3_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1060 [1/2] (3.25ns)   --->   "%C_load_29 = load i32* %C_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1060 'load' 'C_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 121 <SV = 33> <Delay = 5.95>
ST_121 : Operation 1061 [1/1] (2.70ns)   --->   "%tmp_6_3_5 = add nsw i32 %tmp_5_3_5, %C_load_29" [Mul/normal_mul(s1).c:13]   --->   Operation 1061 'add' 'tmp_6_3_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1062 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_5, i32* %C_addr_29, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1062 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 1063 [1/1] (0.00ns)   --->   "br label %89" [Mul/normal_mul(s1).c:11]   --->   Operation 1063 'br' <Predicate = true> <Delay = 0.00>

State 122 <SV = 31> <Delay = 4.37>
ST_122 : Operation 1064 [1/1] (0.00ns)   --->   "%k_3_6 = phi i4 [ 0, %88 ], [ %k_1_3_6, %93 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1064 'phi' 'k_3_6' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1065 [1/1] (1.44ns)   --->   "%exitcond_3_6 = icmp eq i4 %k_3_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1065 'icmp' 'exitcond_3_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1066 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1066 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1067 [1/1] (1.77ns)   --->   "%k_1_3_6 = add i4 %k_3_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1067 'add' 'k_1_3_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1068 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_6, label %91, label %93" [Mul/normal_mul(s1).c:11]   --->   Operation 1068 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1069 [1/1] (1.12ns)   --->   "%tmp_174 = xor i4 %k_3_6, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1069 'xor' 'tmp_174' <Predicate = (!exitcond_3_6)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_174_cast1 = sext i4 %tmp_174 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 1070 'sext' 'tmp_174_cast1' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_174_cast = zext i5 %tmp_174_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1071 'zext' 'tmp_174_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1072 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_174_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1072 'getelementptr' 'A_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_175 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1073 'bitconcatenate' 'tmp_175' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_176 = or i7 %tmp_175, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 1074 'or' 'tmp_176' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_177 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_176)" [Mul/normal_mul(s1).c:13]   --->   Operation 1075 'bitconcatenate' 'tmp_177' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1076 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_177" [Mul/normal_mul(s1).c:13]   --->   Operation 1076 'getelementptr' 'B_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1077 [2/2] (3.25ns)   --->   "%A_load_30 = load i32* %A_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1077 'load' 'A_load_30' <Predicate = (!exitcond_3_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 1078 [2/2] (3.25ns)   --->   "%B_load_30 = load i32* %B_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1078 'load' 'B_load_30' <Predicate = (!exitcond_3_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 1079 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_29) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1079 'specregionend' 'empty_61' <Predicate = (exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1080 'specregionbegin' 'tmp_30' <Predicate = (exitcond_3_6)> <Delay = 0.00>
ST_122 : Operation 1081 [1/1] (1.66ns)   --->   "br label %95" [Mul/normal_mul(s1).c:11]   --->   Operation 1081 'br' <Predicate = (exitcond_3_6)> <Delay = 1.66>

State 123 <SV = 32> <Delay = 3.25>
ST_123 : Operation 1082 [1/2] (3.25ns)   --->   "%A_load_30 = load i32* %A_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1082 'load' 'A_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_123 : Operation 1083 [1/2] (3.25ns)   --->   "%B_load_30 = load i32* %B_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1083 'load' 'B_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_123 : Operation 1084 [2/2] (3.25ns)   --->   "%C_load_30 = load i32* %C_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1084 'load' 'C_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 124 <SV = 33> <Delay = 8.47>
ST_124 : Operation 1085 [1/1] (8.47ns)   --->   "%tmp_5_3_6 = mul nsw i32 %B_load_30, %A_load_30" [Mul/normal_mul(s1).c:13]   --->   Operation 1085 'mul' 'tmp_5_3_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1086 [1/2] (3.25ns)   --->   "%C_load_30 = load i32* %C_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1086 'load' 'C_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 125 <SV = 34> <Delay = 5.95>
ST_125 : Operation 1087 [1/1] (2.70ns)   --->   "%tmp_6_3_6 = add nsw i32 %tmp_5_3_6, %C_load_30" [Mul/normal_mul(s1).c:13]   --->   Operation 1087 'add' 'tmp_6_3_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1088 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_6, i32* %C_addr_30, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 1089 [1/1] (0.00ns)   --->   "br label %92" [Mul/normal_mul(s1).c:11]   --->   Operation 1089 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 32> <Delay = 4.37>
ST_126 : Operation 1090 [1/1] (0.00ns)   --->   "%k_3_7 = phi i4 [ 0, %91 ], [ %k_1_3_7, %96 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1090 'phi' 'k_3_7' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1091 [1/1] (1.44ns)   --->   "%exitcond_3_7 = icmp eq i4 %k_3_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1091 'icmp' 'exitcond_3_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1092 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1092 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1093 [1/1] (1.77ns)   --->   "%k_1_3_7 = add i4 %k_3_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1093 'add' 'k_1_3_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1094 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_7, label %94, label %96" [Mul/normal_mul(s1).c:11]   --->   Operation 1094 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1095 [1/1] (1.12ns)   --->   "%tmp_178 = xor i4 %k_3_7, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1095 'xor' 'tmp_178' <Predicate = (!exitcond_3_7)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_178_cast9 = sext i4 %tmp_178 to i5" [Mul/normal_mul(s1).c:13]   --->   Operation 1096 'sext' 'tmp_178_cast9' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_178_cast = zext i5 %tmp_178_cast9 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1097 'zext' 'tmp_178_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1098 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_178_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1098 'getelementptr' 'A_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_179 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1099 'bitconcatenate' 'tmp_179' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_180 = or i7 %tmp_179, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 1100 'or' 'tmp_180' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_181 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_180)" [Mul/normal_mul(s1).c:13]   --->   Operation 1101 'bitconcatenate' 'tmp_181' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1102 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_181" [Mul/normal_mul(s1).c:13]   --->   Operation 1102 'getelementptr' 'B_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1103 [2/2] (3.25ns)   --->   "%A_load_31 = load i32* %A_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1103 'load' 'A_load_31' <Predicate = (!exitcond_3_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 1104 [2/2] (3.25ns)   --->   "%B_load_31 = load i32* %B_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1104 'load' 'B_load_31' <Predicate = (!exitcond_3_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 1105 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_30) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1105 'specregionend' 'empty_63' <Predicate = (exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1106 'specregionbegin' 'tmp_31' <Predicate = (exitcond_3_7)> <Delay = 0.00>
ST_126 : Operation 1107 [1/1] (1.66ns)   --->   "br label %98" [Mul/normal_mul(s1).c:11]   --->   Operation 1107 'br' <Predicate = (exitcond_3_7)> <Delay = 1.66>

State 127 <SV = 33> <Delay = 3.25>
ST_127 : Operation 1108 [1/2] (3.25ns)   --->   "%A_load_31 = load i32* %A_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1108 'load' 'A_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_127 : Operation 1109 [1/2] (3.25ns)   --->   "%B_load_31 = load i32* %B_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1109 'load' 'B_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_127 : Operation 1110 [2/2] (3.25ns)   --->   "%C_load_31 = load i32* %C_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1110 'load' 'C_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 128 <SV = 34> <Delay = 8.47>
ST_128 : Operation 1111 [1/1] (8.47ns)   --->   "%tmp_5_3_7 = mul nsw i32 %B_load_31, %A_load_31" [Mul/normal_mul(s1).c:13]   --->   Operation 1111 'mul' 'tmp_5_3_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1112 [1/2] (3.25ns)   --->   "%C_load_31 = load i32* %C_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1112 'load' 'C_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 129 <SV = 35> <Delay = 5.95>
ST_129 : Operation 1113 [1/1] (2.70ns)   --->   "%tmp_6_3_7 = add nsw i32 %tmp_5_3_7, %C_load_31" [Mul/normal_mul(s1).c:13]   --->   Operation 1113 'add' 'tmp_6_3_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1114 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3_7, i32* %C_addr_31, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_129 : Operation 1115 [1/1] (0.00ns)   --->   "br label %95" [Mul/normal_mul(s1).c:11]   --->   Operation 1115 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 33> <Delay = 3.25>
ST_130 : Operation 1116 [1/1] (0.00ns)   --->   "%k_4 = phi i4 [ 0, %94 ], [ %k_1_4, %99 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1116 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1117 [1/1] (1.44ns)   --->   "%exitcond_4 = icmp eq i4 %k_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1117 'icmp' 'exitcond_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1118 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1118 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1119 [1/1] (1.77ns)   --->   "%k_1_4 = add i4 %k_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1119 'add' 'k_1_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1120 [1/1] (0.00ns)   --->   "br i1 %exitcond_4, label %97, label %99" [Mul/normal_mul(s1).c:11]   --->   Operation 1120 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_182 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4)" [Mul/normal_mul(s1).c:13]   --->   Operation 1121 'bitconcatenate' 'tmp_182' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1122 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_182" [Mul/normal_mul(s1).c:13]   --->   Operation 1122 'getelementptr' 'A_addr_32' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_183 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1123 'bitconcatenate' 'tmp_183' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_184 = zext i7 %tmp_183 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1124 'zext' 'tmp_184' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1125 [1/1] (0.00ns)   --->   "%B_addr_32 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_184" [Mul/normal_mul(s1).c:13]   --->   Operation 1125 'getelementptr' 'B_addr_32' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1126 [2/2] (3.25ns)   --->   "%A_load_32 = load i32* %A_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1126 'load' 'A_load_32' <Predicate = (!exitcond_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 1127 [2/2] (3.25ns)   --->   "%B_load_32 = load i32* %B_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1127 'load' 'B_load_32' <Predicate = (!exitcond_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 1128 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_31) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1128 'specregionend' 'empty_65' <Predicate = (exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1129 'specregionbegin' 'tmp_32' <Predicate = (exitcond_4)> <Delay = 0.00>
ST_130 : Operation 1130 [1/1] (1.66ns)   --->   "br label %101" [Mul/normal_mul(s1).c:11]   --->   Operation 1130 'br' <Predicate = (exitcond_4)> <Delay = 1.66>

State 131 <SV = 34> <Delay = 3.25>
ST_131 : Operation 1131 [1/2] (3.25ns)   --->   "%A_load_32 = load i32* %A_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1131 'load' 'A_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_131 : Operation 1132 [1/2] (3.25ns)   --->   "%B_load_32 = load i32* %B_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1132 'load' 'B_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_131 : Operation 1133 [2/2] (3.25ns)   --->   "%C_load_32 = load i32* %C_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1133 'load' 'C_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 132 <SV = 35> <Delay = 8.47>
ST_132 : Operation 1134 [1/1] (8.47ns)   --->   "%tmp_5_4 = mul nsw i32 %B_load_32, %A_load_32" [Mul/normal_mul(s1).c:13]   --->   Operation 1134 'mul' 'tmp_5_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1135 [1/2] (3.25ns)   --->   "%C_load_32 = load i32* %C_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1135 'load' 'C_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 133 <SV = 36> <Delay = 5.95>
ST_133 : Operation 1136 [1/1] (2.70ns)   --->   "%tmp_6_4 = add nsw i32 %tmp_5_4, %C_load_32" [Mul/normal_mul(s1).c:13]   --->   Operation 1136 'add' 'tmp_6_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1137 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4, i32* %C_addr_32, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_133 : Operation 1138 [1/1] (0.00ns)   --->   "br label %98" [Mul/normal_mul(s1).c:11]   --->   Operation 1138 'br' <Predicate = true> <Delay = 0.00>

State 134 <SV = 34> <Delay = 3.25>
ST_134 : Operation 1139 [1/1] (0.00ns)   --->   "%k_4_1 = phi i4 [ 0, %97 ], [ %k_1_4_1, %102 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1139 'phi' 'k_4_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1140 [1/1] (1.44ns)   --->   "%exitcond_4_1 = icmp eq i4 %k_4_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1140 'icmp' 'exitcond_4_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1141 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1141 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1142 [1/1] (1.77ns)   --->   "%k_1_4_1 = add i4 %k_4_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1142 'add' 'k_1_4_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1143 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_1, label %100, label %102" [Mul/normal_mul(s1).c:11]   --->   Operation 1143 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_185 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_1)" [Mul/normal_mul(s1).c:13]   --->   Operation 1144 'bitconcatenate' 'tmp_185' <Predicate = (!exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1145 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_185" [Mul/normal_mul(s1).c:13]   --->   Operation 1145 'getelementptr' 'A_addr_33' <Predicate = (!exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_186 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1146 'bitconcatenate' 'tmp_186' <Predicate = (!exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_187 = or i7 %tmp_186, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1147 'or' 'tmp_187' <Predicate = (!exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_188 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_187)" [Mul/normal_mul(s1).c:13]   --->   Operation 1148 'bitconcatenate' 'tmp_188' <Predicate = (!exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1149 [1/1] (0.00ns)   --->   "%B_addr_33 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_188" [Mul/normal_mul(s1).c:13]   --->   Operation 1149 'getelementptr' 'B_addr_33' <Predicate = (!exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1150 [2/2] (3.25ns)   --->   "%A_load_33 = load i32* %A_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1150 'load' 'A_load_33' <Predicate = (!exitcond_4_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 1151 [2/2] (3.25ns)   --->   "%B_load_33 = load i32* %B_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1151 'load' 'B_load_33' <Predicate = (!exitcond_4_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 1152 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_32) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1152 'specregionend' 'empty_67' <Predicate = (exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1153 'specregionbegin' 'tmp_33' <Predicate = (exitcond_4_1)> <Delay = 0.00>
ST_134 : Operation 1154 [1/1] (1.66ns)   --->   "br label %104" [Mul/normal_mul(s1).c:11]   --->   Operation 1154 'br' <Predicate = (exitcond_4_1)> <Delay = 1.66>

State 135 <SV = 35> <Delay = 3.25>
ST_135 : Operation 1155 [1/2] (3.25ns)   --->   "%A_load_33 = load i32* %A_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1155 'load' 'A_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_135 : Operation 1156 [1/2] (3.25ns)   --->   "%B_load_33 = load i32* %B_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1156 'load' 'B_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_135 : Operation 1157 [2/2] (3.25ns)   --->   "%C_load_33 = load i32* %C_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1157 'load' 'C_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 136 <SV = 36> <Delay = 8.47>
ST_136 : Operation 1158 [1/1] (8.47ns)   --->   "%tmp_5_4_1 = mul nsw i32 %B_load_33, %A_load_33" [Mul/normal_mul(s1).c:13]   --->   Operation 1158 'mul' 'tmp_5_4_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1159 [1/2] (3.25ns)   --->   "%C_load_33 = load i32* %C_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1159 'load' 'C_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 137 <SV = 37> <Delay = 5.95>
ST_137 : Operation 1160 [1/1] (2.70ns)   --->   "%tmp_6_4_1 = add nsw i32 %tmp_5_4_1, %C_load_33" [Mul/normal_mul(s1).c:13]   --->   Operation 1160 'add' 'tmp_6_4_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1161 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_1, i32* %C_addr_33, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_137 : Operation 1162 [1/1] (0.00ns)   --->   "br label %101" [Mul/normal_mul(s1).c:11]   --->   Operation 1162 'br' <Predicate = true> <Delay = 0.00>

State 138 <SV = 35> <Delay = 3.25>
ST_138 : Operation 1163 [1/1] (0.00ns)   --->   "%k_4_2 = phi i4 [ 0, %100 ], [ %k_1_4_2, %105 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1163 'phi' 'k_4_2' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1164 [1/1] (1.44ns)   --->   "%exitcond_4_2 = icmp eq i4 %k_4_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1164 'icmp' 'exitcond_4_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1165 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1165 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1166 [1/1] (1.77ns)   --->   "%k_1_4_2 = add i4 %k_4_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1166 'add' 'k_1_4_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1167 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_2, label %103, label %105" [Mul/normal_mul(s1).c:11]   --->   Operation 1167 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_189 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_2)" [Mul/normal_mul(s1).c:13]   --->   Operation 1168 'bitconcatenate' 'tmp_189' <Predicate = (!exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1169 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_189" [Mul/normal_mul(s1).c:13]   --->   Operation 1169 'getelementptr' 'A_addr_34' <Predicate = (!exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_190 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1170 'bitconcatenate' 'tmp_190' <Predicate = (!exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_191 = or i7 %tmp_190, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 1171 'or' 'tmp_191' <Predicate = (!exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_192 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_191)" [Mul/normal_mul(s1).c:13]   --->   Operation 1172 'bitconcatenate' 'tmp_192' <Predicate = (!exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1173 [1/1] (0.00ns)   --->   "%B_addr_34 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_192" [Mul/normal_mul(s1).c:13]   --->   Operation 1173 'getelementptr' 'B_addr_34' <Predicate = (!exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1174 [2/2] (3.25ns)   --->   "%A_load_34 = load i32* %A_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1174 'load' 'A_load_34' <Predicate = (!exitcond_4_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_138 : Operation 1175 [2/2] (3.25ns)   --->   "%B_load_34 = load i32* %B_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1175 'load' 'B_load_34' <Predicate = (!exitcond_4_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_138 : Operation 1176 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_33) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1176 'specregionend' 'empty_69' <Predicate = (exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1177 'specregionbegin' 'tmp_34' <Predicate = (exitcond_4_2)> <Delay = 0.00>
ST_138 : Operation 1178 [1/1] (1.66ns)   --->   "br label %107" [Mul/normal_mul(s1).c:11]   --->   Operation 1178 'br' <Predicate = (exitcond_4_2)> <Delay = 1.66>

State 139 <SV = 36> <Delay = 3.25>
ST_139 : Operation 1179 [1/2] (3.25ns)   --->   "%A_load_34 = load i32* %A_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1179 'load' 'A_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_139 : Operation 1180 [1/2] (3.25ns)   --->   "%B_load_34 = load i32* %B_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1180 'load' 'B_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_139 : Operation 1181 [2/2] (3.25ns)   --->   "%C_load_34 = load i32* %C_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1181 'load' 'C_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 140 <SV = 37> <Delay = 8.47>
ST_140 : Operation 1182 [1/1] (8.47ns)   --->   "%tmp_5_4_2 = mul nsw i32 %B_load_34, %A_load_34" [Mul/normal_mul(s1).c:13]   --->   Operation 1182 'mul' 'tmp_5_4_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1183 [1/2] (3.25ns)   --->   "%C_load_34 = load i32* %C_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1183 'load' 'C_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 141 <SV = 38> <Delay = 5.95>
ST_141 : Operation 1184 [1/1] (2.70ns)   --->   "%tmp_6_4_2 = add nsw i32 %tmp_5_4_2, %C_load_34" [Mul/normal_mul(s1).c:13]   --->   Operation 1184 'add' 'tmp_6_4_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1185 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_2, i32* %C_addr_34, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 1186 [1/1] (0.00ns)   --->   "br label %104" [Mul/normal_mul(s1).c:11]   --->   Operation 1186 'br' <Predicate = true> <Delay = 0.00>

State 142 <SV = 36> <Delay = 3.25>
ST_142 : Operation 1187 [1/1] (0.00ns)   --->   "%k_4_3 = phi i4 [ 0, %103 ], [ %k_1_4_3, %108 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1187 'phi' 'k_4_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1188 [1/1] (1.44ns)   --->   "%exitcond_4_3 = icmp eq i4 %k_4_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1188 'icmp' 'exitcond_4_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1189 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1189 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1190 [1/1] (1.77ns)   --->   "%k_1_4_3 = add i4 %k_4_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1190 'add' 'k_1_4_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1191 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_3, label %106, label %108" [Mul/normal_mul(s1).c:11]   --->   Operation 1191 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_193 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_3)" [Mul/normal_mul(s1).c:13]   --->   Operation 1192 'bitconcatenate' 'tmp_193' <Predicate = (!exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1193 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_193" [Mul/normal_mul(s1).c:13]   --->   Operation 1193 'getelementptr' 'A_addr_35' <Predicate = (!exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_194 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1194 'bitconcatenate' 'tmp_194' <Predicate = (!exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_195 = or i7 %tmp_194, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 1195 'or' 'tmp_195' <Predicate = (!exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_196 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_195)" [Mul/normal_mul(s1).c:13]   --->   Operation 1196 'bitconcatenate' 'tmp_196' <Predicate = (!exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1197 [1/1] (0.00ns)   --->   "%B_addr_35 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_196" [Mul/normal_mul(s1).c:13]   --->   Operation 1197 'getelementptr' 'B_addr_35' <Predicate = (!exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1198 [2/2] (3.25ns)   --->   "%A_load_35 = load i32* %A_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1198 'load' 'A_load_35' <Predicate = (!exitcond_4_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 1199 [2/2] (3.25ns)   --->   "%B_load_35 = load i32* %B_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1199 'load' 'B_load_35' <Predicate = (!exitcond_4_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 1200 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_34) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1200 'specregionend' 'empty_71' <Predicate = (exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1201 'specregionbegin' 'tmp_35' <Predicate = (exitcond_4_3)> <Delay = 0.00>
ST_142 : Operation 1202 [1/1] (1.66ns)   --->   "br label %110" [Mul/normal_mul(s1).c:11]   --->   Operation 1202 'br' <Predicate = (exitcond_4_3)> <Delay = 1.66>

State 143 <SV = 37> <Delay = 3.25>
ST_143 : Operation 1203 [1/2] (3.25ns)   --->   "%A_load_35 = load i32* %A_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1203 'load' 'A_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_143 : Operation 1204 [1/2] (3.25ns)   --->   "%B_load_35 = load i32* %B_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1204 'load' 'B_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_143 : Operation 1205 [2/2] (3.25ns)   --->   "%C_load_35 = load i32* %C_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1205 'load' 'C_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 144 <SV = 38> <Delay = 8.47>
ST_144 : Operation 1206 [1/1] (8.47ns)   --->   "%tmp_5_4_3 = mul nsw i32 %B_load_35, %A_load_35" [Mul/normal_mul(s1).c:13]   --->   Operation 1206 'mul' 'tmp_5_4_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1207 [1/2] (3.25ns)   --->   "%C_load_35 = load i32* %C_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1207 'load' 'C_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 145 <SV = 39> <Delay = 5.95>
ST_145 : Operation 1208 [1/1] (2.70ns)   --->   "%tmp_6_4_3 = add nsw i32 %tmp_5_4_3, %C_load_35" [Mul/normal_mul(s1).c:13]   --->   Operation 1208 'add' 'tmp_6_4_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1209 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_3, i32* %C_addr_35, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 1210 [1/1] (0.00ns)   --->   "br label %107" [Mul/normal_mul(s1).c:11]   --->   Operation 1210 'br' <Predicate = true> <Delay = 0.00>

State 146 <SV = 37> <Delay = 3.25>
ST_146 : Operation 1211 [1/1] (0.00ns)   --->   "%k_4_4 = phi i4 [ 0, %106 ], [ %k_1_4_4, %111 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1211 'phi' 'k_4_4' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1212 [1/1] (1.44ns)   --->   "%exitcond_4_4 = icmp eq i4 %k_4_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1212 'icmp' 'exitcond_4_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1213 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1213 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1214 [1/1] (1.77ns)   --->   "%k_1_4_4 = add i4 %k_4_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1214 'add' 'k_1_4_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1215 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_4, label %109, label %111" [Mul/normal_mul(s1).c:11]   --->   Operation 1215 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_197 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_4)" [Mul/normal_mul(s1).c:13]   --->   Operation 1216 'bitconcatenate' 'tmp_197' <Predicate = (!exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1217 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_197" [Mul/normal_mul(s1).c:13]   --->   Operation 1217 'getelementptr' 'A_addr_36' <Predicate = (!exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_198 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1218 'bitconcatenate' 'tmp_198' <Predicate = (!exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_199 = or i7 %tmp_198, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 1219 'or' 'tmp_199' <Predicate = (!exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_200 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_199)" [Mul/normal_mul(s1).c:13]   --->   Operation 1220 'bitconcatenate' 'tmp_200' <Predicate = (!exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1221 [1/1] (0.00ns)   --->   "%B_addr_36 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_200" [Mul/normal_mul(s1).c:13]   --->   Operation 1221 'getelementptr' 'B_addr_36' <Predicate = (!exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1222 [2/2] (3.25ns)   --->   "%A_load_36 = load i32* %A_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1222 'load' 'A_load_36' <Predicate = (!exitcond_4_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 1223 [2/2] (3.25ns)   --->   "%B_load_36 = load i32* %B_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1223 'load' 'B_load_36' <Predicate = (!exitcond_4_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 1224 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_35) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1224 'specregionend' 'empty_73' <Predicate = (exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1225 'specregionbegin' 'tmp_36' <Predicate = (exitcond_4_4)> <Delay = 0.00>
ST_146 : Operation 1226 [1/1] (1.66ns)   --->   "br label %113" [Mul/normal_mul(s1).c:11]   --->   Operation 1226 'br' <Predicate = (exitcond_4_4)> <Delay = 1.66>

State 147 <SV = 38> <Delay = 3.25>
ST_147 : Operation 1227 [1/2] (3.25ns)   --->   "%A_load_36 = load i32* %A_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1227 'load' 'A_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_147 : Operation 1228 [1/2] (3.25ns)   --->   "%B_load_36 = load i32* %B_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1228 'load' 'B_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_147 : Operation 1229 [2/2] (3.25ns)   --->   "%C_load_36 = load i32* %C_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1229 'load' 'C_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 148 <SV = 39> <Delay = 8.47>
ST_148 : Operation 1230 [1/1] (8.47ns)   --->   "%tmp_5_4_4 = mul nsw i32 %B_load_36, %A_load_36" [Mul/normal_mul(s1).c:13]   --->   Operation 1230 'mul' 'tmp_5_4_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1231 [1/2] (3.25ns)   --->   "%C_load_36 = load i32* %C_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1231 'load' 'C_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 149 <SV = 40> <Delay = 5.95>
ST_149 : Operation 1232 [1/1] (2.70ns)   --->   "%tmp_6_4_4 = add nsw i32 %tmp_5_4_4, %C_load_36" [Mul/normal_mul(s1).c:13]   --->   Operation 1232 'add' 'tmp_6_4_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1233 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_4, i32* %C_addr_36, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_149 : Operation 1234 [1/1] (0.00ns)   --->   "br label %110" [Mul/normal_mul(s1).c:11]   --->   Operation 1234 'br' <Predicate = true> <Delay = 0.00>

State 150 <SV = 38> <Delay = 3.25>
ST_150 : Operation 1235 [1/1] (0.00ns)   --->   "%k_4_5 = phi i4 [ 0, %109 ], [ %k_1_4_5, %114 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1235 'phi' 'k_4_5' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1236 [1/1] (1.44ns)   --->   "%exitcond_4_5 = icmp eq i4 %k_4_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1236 'icmp' 'exitcond_4_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1237 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1237 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1238 [1/1] (1.77ns)   --->   "%k_1_4_5 = add i4 %k_4_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1238 'add' 'k_1_4_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1239 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_5, label %112, label %114" [Mul/normal_mul(s1).c:11]   --->   Operation 1239 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_201 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_5)" [Mul/normal_mul(s1).c:13]   --->   Operation 1240 'bitconcatenate' 'tmp_201' <Predicate = (!exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1241 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_201" [Mul/normal_mul(s1).c:13]   --->   Operation 1241 'getelementptr' 'A_addr_37' <Predicate = (!exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_202 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1242 'bitconcatenate' 'tmp_202' <Predicate = (!exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_203 = or i7 %tmp_202, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 1243 'or' 'tmp_203' <Predicate = (!exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_204 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_203)" [Mul/normal_mul(s1).c:13]   --->   Operation 1244 'bitconcatenate' 'tmp_204' <Predicate = (!exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1245 [1/1] (0.00ns)   --->   "%B_addr_37 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_204" [Mul/normal_mul(s1).c:13]   --->   Operation 1245 'getelementptr' 'B_addr_37' <Predicate = (!exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1246 [2/2] (3.25ns)   --->   "%A_load_37 = load i32* %A_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1246 'load' 'A_load_37' <Predicate = (!exitcond_4_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 1247 [2/2] (3.25ns)   --->   "%B_load_37 = load i32* %B_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1247 'load' 'B_load_37' <Predicate = (!exitcond_4_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 1248 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_36) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1248 'specregionend' 'empty_75' <Predicate = (exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1249 'specregionbegin' 'tmp_37' <Predicate = (exitcond_4_5)> <Delay = 0.00>
ST_150 : Operation 1250 [1/1] (1.66ns)   --->   "br label %116" [Mul/normal_mul(s1).c:11]   --->   Operation 1250 'br' <Predicate = (exitcond_4_5)> <Delay = 1.66>

State 151 <SV = 39> <Delay = 3.25>
ST_151 : Operation 1251 [1/2] (3.25ns)   --->   "%A_load_37 = load i32* %A_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1251 'load' 'A_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_151 : Operation 1252 [1/2] (3.25ns)   --->   "%B_load_37 = load i32* %B_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1252 'load' 'B_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_151 : Operation 1253 [2/2] (3.25ns)   --->   "%C_load_37 = load i32* %C_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1253 'load' 'C_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 152 <SV = 40> <Delay = 8.47>
ST_152 : Operation 1254 [1/1] (8.47ns)   --->   "%tmp_5_4_5 = mul nsw i32 %B_load_37, %A_load_37" [Mul/normal_mul(s1).c:13]   --->   Operation 1254 'mul' 'tmp_5_4_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1255 [1/2] (3.25ns)   --->   "%C_load_37 = load i32* %C_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1255 'load' 'C_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 153 <SV = 41> <Delay = 5.95>
ST_153 : Operation 1256 [1/1] (2.70ns)   --->   "%tmp_6_4_5 = add nsw i32 %tmp_5_4_5, %C_load_37" [Mul/normal_mul(s1).c:13]   --->   Operation 1256 'add' 'tmp_6_4_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1257 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_5, i32* %C_addr_37, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1257 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_153 : Operation 1258 [1/1] (0.00ns)   --->   "br label %113" [Mul/normal_mul(s1).c:11]   --->   Operation 1258 'br' <Predicate = true> <Delay = 0.00>

State 154 <SV = 39> <Delay = 3.25>
ST_154 : Operation 1259 [1/1] (0.00ns)   --->   "%k_4_6 = phi i4 [ 0, %112 ], [ %k_1_4_6, %117 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1259 'phi' 'k_4_6' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1260 [1/1] (1.44ns)   --->   "%exitcond_4_6 = icmp eq i4 %k_4_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1260 'icmp' 'exitcond_4_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1261 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1261 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1262 [1/1] (1.77ns)   --->   "%k_1_4_6 = add i4 %k_4_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1262 'add' 'k_1_4_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1263 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_6, label %115, label %117" [Mul/normal_mul(s1).c:11]   --->   Operation 1263 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_205 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_6)" [Mul/normal_mul(s1).c:13]   --->   Operation 1264 'bitconcatenate' 'tmp_205' <Predicate = (!exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1265 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_205" [Mul/normal_mul(s1).c:13]   --->   Operation 1265 'getelementptr' 'A_addr_38' <Predicate = (!exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_206 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1266 'bitconcatenate' 'tmp_206' <Predicate = (!exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_207 = or i7 %tmp_206, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 1267 'or' 'tmp_207' <Predicate = (!exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_208 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_207)" [Mul/normal_mul(s1).c:13]   --->   Operation 1268 'bitconcatenate' 'tmp_208' <Predicate = (!exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1269 [1/1] (0.00ns)   --->   "%B_addr_38 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_208" [Mul/normal_mul(s1).c:13]   --->   Operation 1269 'getelementptr' 'B_addr_38' <Predicate = (!exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1270 [2/2] (3.25ns)   --->   "%A_load_38 = load i32* %A_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1270 'load' 'A_load_38' <Predicate = (!exitcond_4_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_154 : Operation 1271 [2/2] (3.25ns)   --->   "%B_load_38 = load i32* %B_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1271 'load' 'B_load_38' <Predicate = (!exitcond_4_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_154 : Operation 1272 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_37) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1272 'specregionend' 'empty_77' <Predicate = (exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1273 'specregionbegin' 'tmp_38' <Predicate = (exitcond_4_6)> <Delay = 0.00>
ST_154 : Operation 1274 [1/1] (1.66ns)   --->   "br label %119" [Mul/normal_mul(s1).c:11]   --->   Operation 1274 'br' <Predicate = (exitcond_4_6)> <Delay = 1.66>

State 155 <SV = 40> <Delay = 3.25>
ST_155 : Operation 1275 [1/2] (3.25ns)   --->   "%A_load_38 = load i32* %A_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1275 'load' 'A_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_155 : Operation 1276 [1/2] (3.25ns)   --->   "%B_load_38 = load i32* %B_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1276 'load' 'B_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_155 : Operation 1277 [2/2] (3.25ns)   --->   "%C_load_38 = load i32* %C_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1277 'load' 'C_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 156 <SV = 41> <Delay = 8.47>
ST_156 : Operation 1278 [1/1] (8.47ns)   --->   "%tmp_5_4_6 = mul nsw i32 %B_load_38, %A_load_38" [Mul/normal_mul(s1).c:13]   --->   Operation 1278 'mul' 'tmp_5_4_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1279 [1/2] (3.25ns)   --->   "%C_load_38 = load i32* %C_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1279 'load' 'C_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 157 <SV = 42> <Delay = 5.95>
ST_157 : Operation 1280 [1/1] (2.70ns)   --->   "%tmp_6_4_6 = add nsw i32 %tmp_5_4_6, %C_load_38" [Mul/normal_mul(s1).c:13]   --->   Operation 1280 'add' 'tmp_6_4_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1281 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_6, i32* %C_addr_38, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1281 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 1282 [1/1] (0.00ns)   --->   "br label %116" [Mul/normal_mul(s1).c:11]   --->   Operation 1282 'br' <Predicate = true> <Delay = 0.00>

State 158 <SV = 40> <Delay = 3.25>
ST_158 : Operation 1283 [1/1] (0.00ns)   --->   "%k_4_7 = phi i4 [ 0, %115 ], [ %k_1_4_7, %120 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1283 'phi' 'k_4_7' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1284 [1/1] (1.44ns)   --->   "%exitcond_4_7 = icmp eq i4 %k_4_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1284 'icmp' 'exitcond_4_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1285 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1286 [1/1] (1.77ns)   --->   "%k_1_4_7 = add i4 %k_4_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1286 'add' 'k_1_4_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1287 [1/1] (0.00ns)   --->   "br i1 %exitcond_4_7, label %118, label %120" [Mul/normal_mul(s1).c:11]   --->   Operation 1287 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_209 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_7)" [Mul/normal_mul(s1).c:13]   --->   Operation 1288 'bitconcatenate' 'tmp_209' <Predicate = (!exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1289 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_209" [Mul/normal_mul(s1).c:13]   --->   Operation 1289 'getelementptr' 'A_addr_39' <Predicate = (!exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_210 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1290 'bitconcatenate' 'tmp_210' <Predicate = (!exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_211 = or i7 %tmp_210, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 1291 'or' 'tmp_211' <Predicate = (!exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_212 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_211)" [Mul/normal_mul(s1).c:13]   --->   Operation 1292 'bitconcatenate' 'tmp_212' <Predicate = (!exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1293 [1/1] (0.00ns)   --->   "%B_addr_39 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_212" [Mul/normal_mul(s1).c:13]   --->   Operation 1293 'getelementptr' 'B_addr_39' <Predicate = (!exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1294 [2/2] (3.25ns)   --->   "%A_load_39 = load i32* %A_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1294 'load' 'A_load_39' <Predicate = (!exitcond_4_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 1295 [2/2] (3.25ns)   --->   "%B_load_39 = load i32* %B_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1295 'load' 'B_load_39' <Predicate = (!exitcond_4_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 1296 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_38) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1296 'specregionend' 'empty_79' <Predicate = (exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1297 'specregionbegin' 'tmp_39' <Predicate = (exitcond_4_7)> <Delay = 0.00>
ST_158 : Operation 1298 [1/1] (1.66ns)   --->   "br label %122" [Mul/normal_mul(s1).c:11]   --->   Operation 1298 'br' <Predicate = (exitcond_4_7)> <Delay = 1.66>

State 159 <SV = 41> <Delay = 3.25>
ST_159 : Operation 1299 [1/2] (3.25ns)   --->   "%A_load_39 = load i32* %A_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1299 'load' 'A_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_159 : Operation 1300 [1/2] (3.25ns)   --->   "%B_load_39 = load i32* %B_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1300 'load' 'B_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_159 : Operation 1301 [2/2] (3.25ns)   --->   "%C_load_39 = load i32* %C_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1301 'load' 'C_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 160 <SV = 42> <Delay = 8.47>
ST_160 : Operation 1302 [1/1] (8.47ns)   --->   "%tmp_5_4_7 = mul nsw i32 %B_load_39, %A_load_39" [Mul/normal_mul(s1).c:13]   --->   Operation 1302 'mul' 'tmp_5_4_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1303 [1/2] (3.25ns)   --->   "%C_load_39 = load i32* %C_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1303 'load' 'C_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 161 <SV = 43> <Delay = 5.95>
ST_161 : Operation 1304 [1/1] (2.70ns)   --->   "%tmp_6_4_7 = add nsw i32 %tmp_5_4_7, %C_load_39" [Mul/normal_mul(s1).c:13]   --->   Operation 1304 'add' 'tmp_6_4_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1305 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4_7, i32* %C_addr_39, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1305 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_161 : Operation 1306 [1/1] (0.00ns)   --->   "br label %119" [Mul/normal_mul(s1).c:11]   --->   Operation 1306 'br' <Predicate = true> <Delay = 0.00>

State 162 <SV = 41> <Delay = 5.20>
ST_162 : Operation 1307 [1/1] (0.00ns)   --->   "%k_5 = phi i4 [ 0, %118 ], [ %k_1_5, %123 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1307 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1308 [1/1] (1.44ns)   --->   "%exitcond_5 = icmp eq i4 %k_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1308 'icmp' 'exitcond_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1309 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1309 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1310 [1/1] (1.77ns)   --->   "%k_1_5 = add i4 %k_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1310 'add' 'k_1_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1311 [1/1] (0.00ns)   --->   "br i1 %exitcond_5, label %121, label %123" [Mul/normal_mul(s1).c:11]   --->   Operation 1311 'br' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_4_5_cast = zext i4 %k_5 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1312 'zext' 'tmp_4_5_cast' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1313 [1/1] (1.94ns)   --->   "%tmp_213 = add i6 %tmp_4_5_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1313 'add' 'tmp_213' <Predicate = (!exitcond_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_213_cast = zext i6 %tmp_213 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1314 'zext' 'tmp_213_cast' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1315 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_213_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1315 'getelementptr' 'A_addr_40' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_214 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1316 'bitconcatenate' 'tmp_214' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_215 = zext i7 %tmp_214 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1317 'zext' 'tmp_215' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1318 [1/1] (0.00ns)   --->   "%B_addr_40 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_215" [Mul/normal_mul(s1).c:13]   --->   Operation 1318 'getelementptr' 'B_addr_40' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1319 [2/2] (3.25ns)   --->   "%A_load_40 = load i32* %A_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1319 'load' 'A_load_40' <Predicate = (!exitcond_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 1320 [2/2] (3.25ns)   --->   "%B_load_40 = load i32* %B_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1320 'load' 'B_load_40' <Predicate = (!exitcond_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 1321 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_39) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1321 'specregionend' 'empty_81' <Predicate = (exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1322 'specregionbegin' 'tmp_40' <Predicate = (exitcond_5)> <Delay = 0.00>
ST_162 : Operation 1323 [1/1] (1.66ns)   --->   "br label %125" [Mul/normal_mul(s1).c:11]   --->   Operation 1323 'br' <Predicate = (exitcond_5)> <Delay = 1.66>

State 163 <SV = 42> <Delay = 3.25>
ST_163 : Operation 1324 [1/2] (3.25ns)   --->   "%A_load_40 = load i32* %A_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1324 'load' 'A_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_163 : Operation 1325 [1/2] (3.25ns)   --->   "%B_load_40 = load i32* %B_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1325 'load' 'B_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_163 : Operation 1326 [2/2] (3.25ns)   --->   "%C_load_40 = load i32* %C_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1326 'load' 'C_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 164 <SV = 43> <Delay = 8.47>
ST_164 : Operation 1327 [1/1] (8.47ns)   --->   "%tmp_5_5 = mul nsw i32 %A_load_40, %B_load_40" [Mul/normal_mul(s1).c:13]   --->   Operation 1327 'mul' 'tmp_5_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1328 [1/2] (3.25ns)   --->   "%C_load_40 = load i32* %C_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1328 'load' 'C_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 165 <SV = 44> <Delay = 5.95>
ST_165 : Operation 1329 [1/1] (2.70ns)   --->   "%tmp_6_5 = add nsw i32 %C_load_40, %tmp_5_5" [Mul/normal_mul(s1).c:13]   --->   Operation 1329 'add' 'tmp_6_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1330 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5, i32* %C_addr_40, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1330 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_165 : Operation 1331 [1/1] (0.00ns)   --->   "br label %122" [Mul/normal_mul(s1).c:11]   --->   Operation 1331 'br' <Predicate = true> <Delay = 0.00>

State 166 <SV = 42> <Delay = 5.20>
ST_166 : Operation 1332 [1/1] (0.00ns)   --->   "%k_5_1 = phi i4 [ 0, %121 ], [ %k_1_5_1, %126 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1332 'phi' 'k_5_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1333 [1/1] (1.44ns)   --->   "%exitcond_5_1 = icmp eq i4 %k_5_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1333 'icmp' 'exitcond_5_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1334 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1334 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1335 [1/1] (1.77ns)   --->   "%k_1_5_1 = add i4 %k_5_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1335 'add' 'k_1_5_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1336 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_1, label %124, label %126" [Mul/normal_mul(s1).c:11]   --->   Operation 1336 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_4_5_1_cast = zext i4 %k_5_1 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1337 'zext' 'tmp_4_5_1_cast' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1338 [1/1] (1.94ns)   --->   "%tmp_216 = add i6 %tmp_4_5_1_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1338 'add' 'tmp_216' <Predicate = (!exitcond_5_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_216_cast = zext i6 %tmp_216 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1339 'zext' 'tmp_216_cast' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1340 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_216_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1340 'getelementptr' 'A_addr_41' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_217 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1341 'bitconcatenate' 'tmp_217' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_218 = or i7 %tmp_217, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1342 'or' 'tmp_218' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_219 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_218)" [Mul/normal_mul(s1).c:13]   --->   Operation 1343 'bitconcatenate' 'tmp_219' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1344 [1/1] (0.00ns)   --->   "%B_addr_41 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_219" [Mul/normal_mul(s1).c:13]   --->   Operation 1344 'getelementptr' 'B_addr_41' <Predicate = (!exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1345 [2/2] (3.25ns)   --->   "%A_load_41 = load i32* %A_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1345 'load' 'A_load_41' <Predicate = (!exitcond_5_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 1346 [2/2] (3.25ns)   --->   "%B_load_41 = load i32* %B_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1346 'load' 'B_load_41' <Predicate = (!exitcond_5_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 1347 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_40) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1347 'specregionend' 'empty_83' <Predicate = (exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1348 'specregionbegin' 'tmp_41' <Predicate = (exitcond_5_1)> <Delay = 0.00>
ST_166 : Operation 1349 [1/1] (1.66ns)   --->   "br label %128" [Mul/normal_mul(s1).c:11]   --->   Operation 1349 'br' <Predicate = (exitcond_5_1)> <Delay = 1.66>

State 167 <SV = 43> <Delay = 3.25>
ST_167 : Operation 1350 [1/2] (3.25ns)   --->   "%A_load_41 = load i32* %A_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1350 'load' 'A_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_167 : Operation 1351 [1/2] (3.25ns)   --->   "%B_load_41 = load i32* %B_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1351 'load' 'B_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_167 : Operation 1352 [2/2] (3.25ns)   --->   "%C_load_41 = load i32* %C_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1352 'load' 'C_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 168 <SV = 44> <Delay = 8.47>
ST_168 : Operation 1353 [1/1] (8.47ns)   --->   "%tmp_5_5_1 = mul nsw i32 %A_load_41, %B_load_41" [Mul/normal_mul(s1).c:13]   --->   Operation 1353 'mul' 'tmp_5_5_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1354 [1/2] (3.25ns)   --->   "%C_load_41 = load i32* %C_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1354 'load' 'C_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 169 <SV = 45> <Delay = 5.95>
ST_169 : Operation 1355 [1/1] (2.70ns)   --->   "%tmp_6_5_1 = add nsw i32 %C_load_41, %tmp_5_5_1" [Mul/normal_mul(s1).c:13]   --->   Operation 1355 'add' 'tmp_6_5_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1356 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_1, i32* %C_addr_41, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_169 : Operation 1357 [1/1] (0.00ns)   --->   "br label %125" [Mul/normal_mul(s1).c:11]   --->   Operation 1357 'br' <Predicate = true> <Delay = 0.00>

State 170 <SV = 43> <Delay = 5.20>
ST_170 : Operation 1358 [1/1] (0.00ns)   --->   "%k_5_2 = phi i4 [ 0, %124 ], [ %k_1_5_2, %129 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1358 'phi' 'k_5_2' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1359 [1/1] (1.44ns)   --->   "%exitcond_5_2 = icmp eq i4 %k_5_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1359 'icmp' 'exitcond_5_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1360 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1360 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1361 [1/1] (1.77ns)   --->   "%k_1_5_2 = add i4 %k_5_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1361 'add' 'k_1_5_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1362 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_2, label %127, label %129" [Mul/normal_mul(s1).c:11]   --->   Operation 1362 'br' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_4_5_2_cast = zext i4 %k_5_2 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1363 'zext' 'tmp_4_5_2_cast' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1364 [1/1] (1.94ns)   --->   "%tmp_220 = add i6 %tmp_4_5_2_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1364 'add' 'tmp_220' <Predicate = (!exitcond_5_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_220_cast = zext i6 %tmp_220 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1365 'zext' 'tmp_220_cast' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1366 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_220_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1366 'getelementptr' 'A_addr_42' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_221 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1367 'bitconcatenate' 'tmp_221' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_222 = or i7 %tmp_221, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 1368 'or' 'tmp_222' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_223 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_222)" [Mul/normal_mul(s1).c:13]   --->   Operation 1369 'bitconcatenate' 'tmp_223' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1370 [1/1] (0.00ns)   --->   "%B_addr_42 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_223" [Mul/normal_mul(s1).c:13]   --->   Operation 1370 'getelementptr' 'B_addr_42' <Predicate = (!exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1371 [2/2] (3.25ns)   --->   "%A_load_42 = load i32* %A_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1371 'load' 'A_load_42' <Predicate = (!exitcond_5_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_170 : Operation 1372 [2/2] (3.25ns)   --->   "%B_load_42 = load i32* %B_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1372 'load' 'B_load_42' <Predicate = (!exitcond_5_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_170 : Operation 1373 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_41) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1373 'specregionend' 'empty_85' <Predicate = (exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1374 'specregionbegin' 'tmp_42' <Predicate = (exitcond_5_2)> <Delay = 0.00>
ST_170 : Operation 1375 [1/1] (1.66ns)   --->   "br label %131" [Mul/normal_mul(s1).c:11]   --->   Operation 1375 'br' <Predicate = (exitcond_5_2)> <Delay = 1.66>

State 171 <SV = 44> <Delay = 3.25>
ST_171 : Operation 1376 [1/2] (3.25ns)   --->   "%A_load_42 = load i32* %A_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1376 'load' 'A_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_171 : Operation 1377 [1/2] (3.25ns)   --->   "%B_load_42 = load i32* %B_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1377 'load' 'B_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_171 : Operation 1378 [2/2] (3.25ns)   --->   "%C_load_42 = load i32* %C_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1378 'load' 'C_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 172 <SV = 45> <Delay = 8.47>
ST_172 : Operation 1379 [1/1] (8.47ns)   --->   "%tmp_5_5_2 = mul nsw i32 %A_load_42, %B_load_42" [Mul/normal_mul(s1).c:13]   --->   Operation 1379 'mul' 'tmp_5_5_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1380 [1/2] (3.25ns)   --->   "%C_load_42 = load i32* %C_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1380 'load' 'C_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 173 <SV = 46> <Delay = 5.95>
ST_173 : Operation 1381 [1/1] (2.70ns)   --->   "%tmp_6_5_2 = add nsw i32 %C_load_42, %tmp_5_5_2" [Mul/normal_mul(s1).c:13]   --->   Operation 1381 'add' 'tmp_6_5_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1382 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_2, i32* %C_addr_42, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1382 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_173 : Operation 1383 [1/1] (0.00ns)   --->   "br label %128" [Mul/normal_mul(s1).c:11]   --->   Operation 1383 'br' <Predicate = true> <Delay = 0.00>

State 174 <SV = 44> <Delay = 5.20>
ST_174 : Operation 1384 [1/1] (0.00ns)   --->   "%k_5_3 = phi i4 [ 0, %127 ], [ %k_1_5_3, %132 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1384 'phi' 'k_5_3' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1385 [1/1] (1.44ns)   --->   "%exitcond_5_3 = icmp eq i4 %k_5_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1385 'icmp' 'exitcond_5_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1386 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1386 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1387 [1/1] (1.77ns)   --->   "%k_1_5_3 = add i4 %k_5_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1387 'add' 'k_1_5_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1388 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_3, label %130, label %132" [Mul/normal_mul(s1).c:11]   --->   Operation 1388 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_4_5_3_cast = zext i4 %k_5_3 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1389 'zext' 'tmp_4_5_3_cast' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1390 [1/1] (1.94ns)   --->   "%tmp_224 = add i6 %tmp_4_5_3_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1390 'add' 'tmp_224' <Predicate = (!exitcond_5_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_224_cast = zext i6 %tmp_224 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1391 'zext' 'tmp_224_cast' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1392 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_224_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1392 'getelementptr' 'A_addr_43' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_225 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1393 'bitconcatenate' 'tmp_225' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_226 = or i7 %tmp_225, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 1394 'or' 'tmp_226' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_227 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_226)" [Mul/normal_mul(s1).c:13]   --->   Operation 1395 'bitconcatenate' 'tmp_227' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1396 [1/1] (0.00ns)   --->   "%B_addr_43 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_227" [Mul/normal_mul(s1).c:13]   --->   Operation 1396 'getelementptr' 'B_addr_43' <Predicate = (!exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1397 [2/2] (3.25ns)   --->   "%A_load_43 = load i32* %A_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1397 'load' 'A_load_43' <Predicate = (!exitcond_5_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 1398 [2/2] (3.25ns)   --->   "%B_load_43 = load i32* %B_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1398 'load' 'B_load_43' <Predicate = (!exitcond_5_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 1399 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_42) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1399 'specregionend' 'empty_87' <Predicate = (exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1400 'specregionbegin' 'tmp_43' <Predicate = (exitcond_5_3)> <Delay = 0.00>
ST_174 : Operation 1401 [1/1] (1.66ns)   --->   "br label %134" [Mul/normal_mul(s1).c:11]   --->   Operation 1401 'br' <Predicate = (exitcond_5_3)> <Delay = 1.66>

State 175 <SV = 45> <Delay = 3.25>
ST_175 : Operation 1402 [1/2] (3.25ns)   --->   "%A_load_43 = load i32* %A_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1402 'load' 'A_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_175 : Operation 1403 [1/2] (3.25ns)   --->   "%B_load_43 = load i32* %B_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1403 'load' 'B_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_175 : Operation 1404 [2/2] (3.25ns)   --->   "%C_load_43 = load i32* %C_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1404 'load' 'C_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 176 <SV = 46> <Delay = 8.47>
ST_176 : Operation 1405 [1/1] (8.47ns)   --->   "%tmp_5_5_3 = mul nsw i32 %A_load_43, %B_load_43" [Mul/normal_mul(s1).c:13]   --->   Operation 1405 'mul' 'tmp_5_5_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1406 [1/2] (3.25ns)   --->   "%C_load_43 = load i32* %C_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1406 'load' 'C_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 177 <SV = 47> <Delay = 5.95>
ST_177 : Operation 1407 [1/1] (2.70ns)   --->   "%tmp_6_5_3 = add nsw i32 %C_load_43, %tmp_5_5_3" [Mul/normal_mul(s1).c:13]   --->   Operation 1407 'add' 'tmp_6_5_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1408 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_3, i32* %C_addr_43, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_177 : Operation 1409 [1/1] (0.00ns)   --->   "br label %131" [Mul/normal_mul(s1).c:11]   --->   Operation 1409 'br' <Predicate = true> <Delay = 0.00>

State 178 <SV = 45> <Delay = 5.20>
ST_178 : Operation 1410 [1/1] (0.00ns)   --->   "%k_5_4 = phi i4 [ 0, %130 ], [ %k_1_5_4, %135 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1410 'phi' 'k_5_4' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1411 [1/1] (1.44ns)   --->   "%exitcond_5_4 = icmp eq i4 %k_5_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1411 'icmp' 'exitcond_5_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1412 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1412 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1413 [1/1] (1.77ns)   --->   "%k_1_5_4 = add i4 %k_5_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1413 'add' 'k_1_5_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1414 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_4, label %133, label %135" [Mul/normal_mul(s1).c:11]   --->   Operation 1414 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_4_5_4_cast = zext i4 %k_5_4 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1415 'zext' 'tmp_4_5_4_cast' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1416 [1/1] (1.94ns)   --->   "%tmp_228 = add i6 %tmp_4_5_4_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1416 'add' 'tmp_228' <Predicate = (!exitcond_5_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1417 [1/1] (0.00ns)   --->   "%tmp_228_cast = zext i6 %tmp_228 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1417 'zext' 'tmp_228_cast' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1418 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_228_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1418 'getelementptr' 'A_addr_44' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_229 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1419 'bitconcatenate' 'tmp_229' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_230 = or i7 %tmp_229, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 1420 'or' 'tmp_230' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_231 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_230)" [Mul/normal_mul(s1).c:13]   --->   Operation 1421 'bitconcatenate' 'tmp_231' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1422 [1/1] (0.00ns)   --->   "%B_addr_44 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_231" [Mul/normal_mul(s1).c:13]   --->   Operation 1422 'getelementptr' 'B_addr_44' <Predicate = (!exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1423 [2/2] (3.25ns)   --->   "%A_load_44 = load i32* %A_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1423 'load' 'A_load_44' <Predicate = (!exitcond_5_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_178 : Operation 1424 [2/2] (3.25ns)   --->   "%B_load_44 = load i32* %B_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1424 'load' 'B_load_44' <Predicate = (!exitcond_5_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_178 : Operation 1425 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_43) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1425 'specregionend' 'empty_89' <Predicate = (exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1426 'specregionbegin' 'tmp_44' <Predicate = (exitcond_5_4)> <Delay = 0.00>
ST_178 : Operation 1427 [1/1] (1.66ns)   --->   "br label %137" [Mul/normal_mul(s1).c:11]   --->   Operation 1427 'br' <Predicate = (exitcond_5_4)> <Delay = 1.66>

State 179 <SV = 46> <Delay = 3.25>
ST_179 : Operation 1428 [1/2] (3.25ns)   --->   "%A_load_44 = load i32* %A_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1428 'load' 'A_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_179 : Operation 1429 [1/2] (3.25ns)   --->   "%B_load_44 = load i32* %B_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1429 'load' 'B_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_179 : Operation 1430 [2/2] (3.25ns)   --->   "%C_load_44 = load i32* %C_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1430 'load' 'C_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 180 <SV = 47> <Delay = 8.47>
ST_180 : Operation 1431 [1/1] (8.47ns)   --->   "%tmp_5_5_4 = mul nsw i32 %A_load_44, %B_load_44" [Mul/normal_mul(s1).c:13]   --->   Operation 1431 'mul' 'tmp_5_5_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1432 [1/2] (3.25ns)   --->   "%C_load_44 = load i32* %C_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1432 'load' 'C_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 181 <SV = 48> <Delay = 5.95>
ST_181 : Operation 1433 [1/1] (2.70ns)   --->   "%tmp_6_5_4 = add nsw i32 %C_load_44, %tmp_5_5_4" [Mul/normal_mul(s1).c:13]   --->   Operation 1433 'add' 'tmp_6_5_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1434 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_4, i32* %C_addr_44, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_181 : Operation 1435 [1/1] (0.00ns)   --->   "br label %134" [Mul/normal_mul(s1).c:11]   --->   Operation 1435 'br' <Predicate = true> <Delay = 0.00>

State 182 <SV = 46> <Delay = 5.20>
ST_182 : Operation 1436 [1/1] (0.00ns)   --->   "%k_5_5 = phi i4 [ 0, %133 ], [ %k_1_5_5, %138 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1436 'phi' 'k_5_5' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1437 [1/1] (1.44ns)   --->   "%exitcond_5_5 = icmp eq i4 %k_5_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1437 'icmp' 'exitcond_5_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1438 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1438 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1439 [1/1] (1.77ns)   --->   "%k_1_5_5 = add i4 %k_5_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1439 'add' 'k_1_5_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1440 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_5, label %136, label %138" [Mul/normal_mul(s1).c:11]   --->   Operation 1440 'br' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_4_5_5_cast = zext i4 %k_5_5 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1441 'zext' 'tmp_4_5_5_cast' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1442 [1/1] (1.94ns)   --->   "%tmp_232 = add i6 %tmp_4_5_5_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1442 'add' 'tmp_232' <Predicate = (!exitcond_5_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_232_cast = zext i6 %tmp_232 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1443 'zext' 'tmp_232_cast' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1444 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_232_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1444 'getelementptr' 'A_addr_45' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_233 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1445 'bitconcatenate' 'tmp_233' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_234 = or i7 %tmp_233, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 1446 'or' 'tmp_234' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_235 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_234)" [Mul/normal_mul(s1).c:13]   --->   Operation 1447 'bitconcatenate' 'tmp_235' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1448 [1/1] (0.00ns)   --->   "%B_addr_45 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_235" [Mul/normal_mul(s1).c:13]   --->   Operation 1448 'getelementptr' 'B_addr_45' <Predicate = (!exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1449 [2/2] (3.25ns)   --->   "%A_load_45 = load i32* %A_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1449 'load' 'A_load_45' <Predicate = (!exitcond_5_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 1450 [2/2] (3.25ns)   --->   "%B_load_45 = load i32* %B_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1450 'load' 'B_load_45' <Predicate = (!exitcond_5_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 1451 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_44) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1451 'specregionend' 'empty_91' <Predicate = (exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1452 'specregionbegin' 'tmp_45' <Predicate = (exitcond_5_5)> <Delay = 0.00>
ST_182 : Operation 1453 [1/1] (1.66ns)   --->   "br label %140" [Mul/normal_mul(s1).c:11]   --->   Operation 1453 'br' <Predicate = (exitcond_5_5)> <Delay = 1.66>

State 183 <SV = 47> <Delay = 3.25>
ST_183 : Operation 1454 [1/2] (3.25ns)   --->   "%A_load_45 = load i32* %A_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1454 'load' 'A_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_183 : Operation 1455 [1/2] (3.25ns)   --->   "%B_load_45 = load i32* %B_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1455 'load' 'B_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_183 : Operation 1456 [2/2] (3.25ns)   --->   "%C_load_45 = load i32* %C_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1456 'load' 'C_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 184 <SV = 48> <Delay = 8.47>
ST_184 : Operation 1457 [1/1] (8.47ns)   --->   "%tmp_5_5_5 = mul nsw i32 %A_load_45, %B_load_45" [Mul/normal_mul(s1).c:13]   --->   Operation 1457 'mul' 'tmp_5_5_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1458 [1/2] (3.25ns)   --->   "%C_load_45 = load i32* %C_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1458 'load' 'C_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 185 <SV = 49> <Delay = 5.95>
ST_185 : Operation 1459 [1/1] (2.70ns)   --->   "%tmp_6_5_5 = add nsw i32 %C_load_45, %tmp_5_5_5" [Mul/normal_mul(s1).c:13]   --->   Operation 1459 'add' 'tmp_6_5_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1460 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_5, i32* %C_addr_45, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_185 : Operation 1461 [1/1] (0.00ns)   --->   "br label %137" [Mul/normal_mul(s1).c:11]   --->   Operation 1461 'br' <Predicate = true> <Delay = 0.00>

State 186 <SV = 47> <Delay = 5.20>
ST_186 : Operation 1462 [1/1] (0.00ns)   --->   "%k_5_6 = phi i4 [ 0, %136 ], [ %k_1_5_6, %141 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1462 'phi' 'k_5_6' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1463 [1/1] (1.44ns)   --->   "%exitcond_5_6 = icmp eq i4 %k_5_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1463 'icmp' 'exitcond_5_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1464 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1464 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1465 [1/1] (1.77ns)   --->   "%k_1_5_6 = add i4 %k_5_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1465 'add' 'k_1_5_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1466 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_6, label %139, label %141" [Mul/normal_mul(s1).c:11]   --->   Operation 1466 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_4_5_6_cast = zext i4 %k_5_6 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1467 'zext' 'tmp_4_5_6_cast' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1468 [1/1] (1.94ns)   --->   "%tmp_236 = add i6 %tmp_4_5_6_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1468 'add' 'tmp_236' <Predicate = (!exitcond_5_6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_236_cast = zext i6 %tmp_236 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1469 'zext' 'tmp_236_cast' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1470 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_236_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1470 'getelementptr' 'A_addr_46' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_237 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1471 'bitconcatenate' 'tmp_237' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_238 = or i7 %tmp_237, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 1472 'or' 'tmp_238' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_239 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_238)" [Mul/normal_mul(s1).c:13]   --->   Operation 1473 'bitconcatenate' 'tmp_239' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1474 [1/1] (0.00ns)   --->   "%B_addr_46 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_239" [Mul/normal_mul(s1).c:13]   --->   Operation 1474 'getelementptr' 'B_addr_46' <Predicate = (!exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1475 [2/2] (3.25ns)   --->   "%A_load_46 = load i32* %A_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1475 'load' 'A_load_46' <Predicate = (!exitcond_5_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_186 : Operation 1476 [2/2] (3.25ns)   --->   "%B_load_46 = load i32* %B_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1476 'load' 'B_load_46' <Predicate = (!exitcond_5_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_186 : Operation 1477 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_45) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1477 'specregionend' 'empty_93' <Predicate = (exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1478 'specregionbegin' 'tmp_46' <Predicate = (exitcond_5_6)> <Delay = 0.00>
ST_186 : Operation 1479 [1/1] (1.66ns)   --->   "br label %143" [Mul/normal_mul(s1).c:11]   --->   Operation 1479 'br' <Predicate = (exitcond_5_6)> <Delay = 1.66>

State 187 <SV = 48> <Delay = 3.25>
ST_187 : Operation 1480 [1/2] (3.25ns)   --->   "%A_load_46 = load i32* %A_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1480 'load' 'A_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_187 : Operation 1481 [1/2] (3.25ns)   --->   "%B_load_46 = load i32* %B_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1481 'load' 'B_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_187 : Operation 1482 [2/2] (3.25ns)   --->   "%C_load_46 = load i32* %C_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1482 'load' 'C_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 188 <SV = 49> <Delay = 8.47>
ST_188 : Operation 1483 [1/1] (8.47ns)   --->   "%tmp_5_5_6 = mul nsw i32 %A_load_46, %B_load_46" [Mul/normal_mul(s1).c:13]   --->   Operation 1483 'mul' 'tmp_5_5_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1484 [1/2] (3.25ns)   --->   "%C_load_46 = load i32* %C_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1484 'load' 'C_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 189 <SV = 50> <Delay = 5.95>
ST_189 : Operation 1485 [1/1] (2.70ns)   --->   "%tmp_6_5_6 = add nsw i32 %C_load_46, %tmp_5_5_6" [Mul/normal_mul(s1).c:13]   --->   Operation 1485 'add' 'tmp_6_5_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1486 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_6, i32* %C_addr_46, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_189 : Operation 1487 [1/1] (0.00ns)   --->   "br label %140" [Mul/normal_mul(s1).c:11]   --->   Operation 1487 'br' <Predicate = true> <Delay = 0.00>

State 190 <SV = 48> <Delay = 5.20>
ST_190 : Operation 1488 [1/1] (0.00ns)   --->   "%k_5_7 = phi i4 [ 0, %139 ], [ %k_1_5_7, %144 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1488 'phi' 'k_5_7' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1489 [1/1] (1.44ns)   --->   "%exitcond_5_7 = icmp eq i4 %k_5_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1489 'icmp' 'exitcond_5_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1490 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1490 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1491 [1/1] (1.77ns)   --->   "%k_1_5_7 = add i4 %k_5_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1491 'add' 'k_1_5_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1492 [1/1] (0.00ns)   --->   "br i1 %exitcond_5_7, label %142, label %144" [Mul/normal_mul(s1).c:11]   --->   Operation 1492 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_4_5_7_cast = zext i4 %k_5_7 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1493 'zext' 'tmp_4_5_7_cast' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1494 [1/1] (1.94ns)   --->   "%tmp_240 = add i6 %tmp_4_5_7_cast, -24" [Mul/normal_mul(s1).c:13]   --->   Operation 1494 'add' 'tmp_240' <Predicate = (!exitcond_5_7)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_240_cast = zext i6 %tmp_240 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1495 'zext' 'tmp_240_cast' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1496 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_240_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1496 'getelementptr' 'A_addr_47' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_241 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1497 'bitconcatenate' 'tmp_241' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_242 = or i7 %tmp_241, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 1498 'or' 'tmp_242' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_243 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_242)" [Mul/normal_mul(s1).c:13]   --->   Operation 1499 'bitconcatenate' 'tmp_243' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1500 [1/1] (0.00ns)   --->   "%B_addr_47 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_243" [Mul/normal_mul(s1).c:13]   --->   Operation 1500 'getelementptr' 'B_addr_47' <Predicate = (!exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1501 [2/2] (3.25ns)   --->   "%A_load_47 = load i32* %A_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1501 'load' 'A_load_47' <Predicate = (!exitcond_5_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 1502 [2/2] (3.25ns)   --->   "%B_load_47 = load i32* %B_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1502 'load' 'B_load_47' <Predicate = (!exitcond_5_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 1503 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_46) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1503 'specregionend' 'empty_95' <Predicate = (exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1504 'specregionbegin' 'tmp_47' <Predicate = (exitcond_5_7)> <Delay = 0.00>
ST_190 : Operation 1505 [1/1] (1.66ns)   --->   "br label %146" [Mul/normal_mul(s1).c:11]   --->   Operation 1505 'br' <Predicate = (exitcond_5_7)> <Delay = 1.66>

State 191 <SV = 49> <Delay = 3.25>
ST_191 : Operation 1506 [1/2] (3.25ns)   --->   "%A_load_47 = load i32* %A_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1506 'load' 'A_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_191 : Operation 1507 [1/2] (3.25ns)   --->   "%B_load_47 = load i32* %B_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1507 'load' 'B_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_191 : Operation 1508 [2/2] (3.25ns)   --->   "%C_load_47 = load i32* %C_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1508 'load' 'C_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 192 <SV = 50> <Delay = 8.47>
ST_192 : Operation 1509 [1/1] (8.47ns)   --->   "%tmp_5_5_7 = mul nsw i32 %A_load_47, %B_load_47" [Mul/normal_mul(s1).c:13]   --->   Operation 1509 'mul' 'tmp_5_5_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1510 [1/2] (3.25ns)   --->   "%C_load_47 = load i32* %C_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1510 'load' 'C_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 193 <SV = 51> <Delay = 5.95>
ST_193 : Operation 1511 [1/1] (2.70ns)   --->   "%tmp_6_5_7 = add nsw i32 %C_load_47, %tmp_5_5_7" [Mul/normal_mul(s1).c:13]   --->   Operation 1511 'add' 'tmp_6_5_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1512 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5_7, i32* %C_addr_47, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1512 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_193 : Operation 1513 [1/1] (0.00ns)   --->   "br label %143" [Mul/normal_mul(s1).c:11]   --->   Operation 1513 'br' <Predicate = true> <Delay = 0.00>

State 194 <SV = 49> <Delay = 3.25>
ST_194 : Operation 1514 [1/1] (0.00ns)   --->   "%k_6 = phi i4 [ 0, %142 ], [ %k_1_6, %147 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1514 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1515 [1/1] (1.44ns)   --->   "%exitcond_6 = icmp eq i4 %k_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1515 'icmp' 'exitcond_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1516 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1516 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1517 [1/1] (1.77ns)   --->   "%k_1_6 = add i4 %k_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1517 'add' 'k_1_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1518 [1/1] (0.00ns)   --->   "br i1 %exitcond_6, label %145, label %147" [Mul/normal_mul(s1).c:11]   --->   Operation 1518 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_244 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6)" [Mul/normal_mul(s1).c:13]   --->   Operation 1519 'bitconcatenate' 'tmp_244' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1520 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_244" [Mul/normal_mul(s1).c:13]   --->   Operation 1520 'getelementptr' 'A_addr_48' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_245 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1521 'bitconcatenate' 'tmp_245' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_246 = zext i7 %tmp_245 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1522 'zext' 'tmp_246' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1523 [1/1] (0.00ns)   --->   "%B_addr_48 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_246" [Mul/normal_mul(s1).c:13]   --->   Operation 1523 'getelementptr' 'B_addr_48' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1524 [2/2] (3.25ns)   --->   "%A_load_48 = load i32* %A_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1524 'load' 'A_load_48' <Predicate = (!exitcond_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_194 : Operation 1525 [2/2] (3.25ns)   --->   "%B_load_48 = load i32* %B_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1525 'load' 'B_load_48' <Predicate = (!exitcond_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_194 : Operation 1526 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_47) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1526 'specregionend' 'empty_97' <Predicate = (exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1527 'specregionbegin' 'tmp_48' <Predicate = (exitcond_6)> <Delay = 0.00>
ST_194 : Operation 1528 [1/1] (1.66ns)   --->   "br label %149" [Mul/normal_mul(s1).c:11]   --->   Operation 1528 'br' <Predicate = (exitcond_6)> <Delay = 1.66>

State 195 <SV = 50> <Delay = 3.25>
ST_195 : Operation 1529 [1/2] (3.25ns)   --->   "%A_load_48 = load i32* %A_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1529 'load' 'A_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_195 : Operation 1530 [1/2] (3.25ns)   --->   "%B_load_48 = load i32* %B_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1530 'load' 'B_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_195 : Operation 1531 [2/2] (3.25ns)   --->   "%C_load_48 = load i32* %C_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1531 'load' 'C_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 196 <SV = 51> <Delay = 8.47>
ST_196 : Operation 1532 [1/1] (8.47ns)   --->   "%tmp_5_6 = mul nsw i32 %B_load_48, %A_load_48" [Mul/normal_mul(s1).c:13]   --->   Operation 1532 'mul' 'tmp_5_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1533 [1/2] (3.25ns)   --->   "%C_load_48 = load i32* %C_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1533 'load' 'C_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 197 <SV = 52> <Delay = 5.95>
ST_197 : Operation 1534 [1/1] (2.70ns)   --->   "%tmp_6_6 = add nsw i32 %tmp_5_6, %C_load_48" [Mul/normal_mul(s1).c:13]   --->   Operation 1534 'add' 'tmp_6_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1535 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6, i32* %C_addr_48, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 1536 [1/1] (0.00ns)   --->   "br label %146" [Mul/normal_mul(s1).c:11]   --->   Operation 1536 'br' <Predicate = true> <Delay = 0.00>

State 198 <SV = 50> <Delay = 3.25>
ST_198 : Operation 1537 [1/1] (0.00ns)   --->   "%k_6_1 = phi i4 [ 0, %145 ], [ %k_1_6_1, %150 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1537 'phi' 'k_6_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1538 [1/1] (1.44ns)   --->   "%exitcond_6_1 = icmp eq i4 %k_6_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1538 'icmp' 'exitcond_6_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1539 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1539 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1540 [1/1] (1.77ns)   --->   "%k_1_6_1 = add i4 %k_6_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1540 'add' 'k_1_6_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1541 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_1, label %148, label %150" [Mul/normal_mul(s1).c:11]   --->   Operation 1541 'br' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_247 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_1)" [Mul/normal_mul(s1).c:13]   --->   Operation 1542 'bitconcatenate' 'tmp_247' <Predicate = (!exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1543 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_247" [Mul/normal_mul(s1).c:13]   --->   Operation 1543 'getelementptr' 'A_addr_49' <Predicate = (!exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_248 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1544 'bitconcatenate' 'tmp_248' <Predicate = (!exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_249 = or i7 %tmp_248, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1545 'or' 'tmp_249' <Predicate = (!exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_250 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_249)" [Mul/normal_mul(s1).c:13]   --->   Operation 1546 'bitconcatenate' 'tmp_250' <Predicate = (!exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1547 [1/1] (0.00ns)   --->   "%B_addr_49 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_250" [Mul/normal_mul(s1).c:13]   --->   Operation 1547 'getelementptr' 'B_addr_49' <Predicate = (!exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1548 [2/2] (3.25ns)   --->   "%A_load_49 = load i32* %A_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1548 'load' 'A_load_49' <Predicate = (!exitcond_6_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 1549 [2/2] (3.25ns)   --->   "%B_load_49 = load i32* %B_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1549 'load' 'B_load_49' <Predicate = (!exitcond_6_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 1550 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_48) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1550 'specregionend' 'empty_99' <Predicate = (exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1551 'specregionbegin' 'tmp_49' <Predicate = (exitcond_6_1)> <Delay = 0.00>
ST_198 : Operation 1552 [1/1] (1.66ns)   --->   "br label %152" [Mul/normal_mul(s1).c:11]   --->   Operation 1552 'br' <Predicate = (exitcond_6_1)> <Delay = 1.66>

State 199 <SV = 51> <Delay = 3.25>
ST_199 : Operation 1553 [1/2] (3.25ns)   --->   "%A_load_49 = load i32* %A_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1553 'load' 'A_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_199 : Operation 1554 [1/2] (3.25ns)   --->   "%B_load_49 = load i32* %B_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1554 'load' 'B_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_199 : Operation 1555 [2/2] (3.25ns)   --->   "%C_load_49 = load i32* %C_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1555 'load' 'C_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 200 <SV = 52> <Delay = 8.47>
ST_200 : Operation 1556 [1/1] (8.47ns)   --->   "%tmp_5_6_1 = mul nsw i32 %B_load_49, %A_load_49" [Mul/normal_mul(s1).c:13]   --->   Operation 1556 'mul' 'tmp_5_6_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1557 [1/2] (3.25ns)   --->   "%C_load_49 = load i32* %C_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1557 'load' 'C_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 201 <SV = 53> <Delay = 5.95>
ST_201 : Operation 1558 [1/1] (2.70ns)   --->   "%tmp_6_6_1 = add nsw i32 %tmp_5_6_1, %C_load_49" [Mul/normal_mul(s1).c:13]   --->   Operation 1558 'add' 'tmp_6_6_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1559 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_1, i32* %C_addr_49, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_201 : Operation 1560 [1/1] (0.00ns)   --->   "br label %149" [Mul/normal_mul(s1).c:11]   --->   Operation 1560 'br' <Predicate = true> <Delay = 0.00>

State 202 <SV = 51> <Delay = 3.25>
ST_202 : Operation 1561 [1/1] (0.00ns)   --->   "%k_6_2 = phi i4 [ 0, %148 ], [ %k_1_6_2, %153 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1561 'phi' 'k_6_2' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1562 [1/1] (1.44ns)   --->   "%exitcond_6_2 = icmp eq i4 %k_6_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1562 'icmp' 'exitcond_6_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1563 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1563 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1564 [1/1] (1.77ns)   --->   "%k_1_6_2 = add i4 %k_6_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1564 'add' 'k_1_6_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1565 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_2, label %151, label %153" [Mul/normal_mul(s1).c:11]   --->   Operation 1565 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_251 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_2)" [Mul/normal_mul(s1).c:13]   --->   Operation 1566 'bitconcatenate' 'tmp_251' <Predicate = (!exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1567 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_251" [Mul/normal_mul(s1).c:13]   --->   Operation 1567 'getelementptr' 'A_addr_50' <Predicate = (!exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_252 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1568 'bitconcatenate' 'tmp_252' <Predicate = (!exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_253 = or i7 %tmp_252, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 1569 'or' 'tmp_253' <Predicate = (!exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_254 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_253)" [Mul/normal_mul(s1).c:13]   --->   Operation 1570 'bitconcatenate' 'tmp_254' <Predicate = (!exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1571 [1/1] (0.00ns)   --->   "%B_addr_50 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_254" [Mul/normal_mul(s1).c:13]   --->   Operation 1571 'getelementptr' 'B_addr_50' <Predicate = (!exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1572 [2/2] (3.25ns)   --->   "%A_load_50 = load i32* %A_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1572 'load' 'A_load_50' <Predicate = (!exitcond_6_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_202 : Operation 1573 [2/2] (3.25ns)   --->   "%B_load_50 = load i32* %B_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1573 'load' 'B_load_50' <Predicate = (!exitcond_6_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_202 : Operation 1574 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_49) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1574 'specregionend' 'empty_101' <Predicate = (exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1575 'specregionbegin' 'tmp_50' <Predicate = (exitcond_6_2)> <Delay = 0.00>
ST_202 : Operation 1576 [1/1] (1.66ns)   --->   "br label %155" [Mul/normal_mul(s1).c:11]   --->   Operation 1576 'br' <Predicate = (exitcond_6_2)> <Delay = 1.66>

State 203 <SV = 52> <Delay = 3.25>
ST_203 : Operation 1577 [1/2] (3.25ns)   --->   "%A_load_50 = load i32* %A_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1577 'load' 'A_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_203 : Operation 1578 [1/2] (3.25ns)   --->   "%B_load_50 = load i32* %B_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1578 'load' 'B_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_203 : Operation 1579 [2/2] (3.25ns)   --->   "%C_load_50 = load i32* %C_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1579 'load' 'C_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 204 <SV = 53> <Delay = 8.47>
ST_204 : Operation 1580 [1/1] (8.47ns)   --->   "%tmp_5_6_2 = mul nsw i32 %B_load_50, %A_load_50" [Mul/normal_mul(s1).c:13]   --->   Operation 1580 'mul' 'tmp_5_6_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1581 [1/2] (3.25ns)   --->   "%C_load_50 = load i32* %C_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1581 'load' 'C_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 205 <SV = 54> <Delay = 5.95>
ST_205 : Operation 1582 [1/1] (2.70ns)   --->   "%tmp_6_6_2 = add nsw i32 %tmp_5_6_2, %C_load_50" [Mul/normal_mul(s1).c:13]   --->   Operation 1582 'add' 'tmp_6_6_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1583 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_2, i32* %C_addr_50, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1583 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_205 : Operation 1584 [1/1] (0.00ns)   --->   "br label %152" [Mul/normal_mul(s1).c:11]   --->   Operation 1584 'br' <Predicate = true> <Delay = 0.00>

State 206 <SV = 52> <Delay = 3.25>
ST_206 : Operation 1585 [1/1] (0.00ns)   --->   "%k_6_3 = phi i4 [ 0, %151 ], [ %k_1_6_3, %156 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1585 'phi' 'k_6_3' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1586 [1/1] (1.44ns)   --->   "%exitcond_6_3 = icmp eq i4 %k_6_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1586 'icmp' 'exitcond_6_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1587 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1587 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1588 [1/1] (1.77ns)   --->   "%k_1_6_3 = add i4 %k_6_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1588 'add' 'k_1_6_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1589 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_3, label %154, label %156" [Mul/normal_mul(s1).c:11]   --->   Operation 1589 'br' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_255 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_3)" [Mul/normal_mul(s1).c:13]   --->   Operation 1590 'bitconcatenate' 'tmp_255' <Predicate = (!exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1591 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_255" [Mul/normal_mul(s1).c:13]   --->   Operation 1591 'getelementptr' 'A_addr_51' <Predicate = (!exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_256 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1592 'bitconcatenate' 'tmp_256' <Predicate = (!exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_257 = or i7 %tmp_256, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 1593 'or' 'tmp_257' <Predicate = (!exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_258 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_257)" [Mul/normal_mul(s1).c:13]   --->   Operation 1594 'bitconcatenate' 'tmp_258' <Predicate = (!exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1595 [1/1] (0.00ns)   --->   "%B_addr_51 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_258" [Mul/normal_mul(s1).c:13]   --->   Operation 1595 'getelementptr' 'B_addr_51' <Predicate = (!exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1596 [2/2] (3.25ns)   --->   "%A_load_51 = load i32* %A_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1596 'load' 'A_load_51' <Predicate = (!exitcond_6_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 1597 [2/2] (3.25ns)   --->   "%B_load_51 = load i32* %B_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1597 'load' 'B_load_51' <Predicate = (!exitcond_6_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 1598 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_50) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1598 'specregionend' 'empty_103' <Predicate = (exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1599 'specregionbegin' 'tmp_51' <Predicate = (exitcond_6_3)> <Delay = 0.00>
ST_206 : Operation 1600 [1/1] (1.66ns)   --->   "br label %158" [Mul/normal_mul(s1).c:11]   --->   Operation 1600 'br' <Predicate = (exitcond_6_3)> <Delay = 1.66>

State 207 <SV = 53> <Delay = 3.25>
ST_207 : Operation 1601 [1/2] (3.25ns)   --->   "%A_load_51 = load i32* %A_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1601 'load' 'A_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_207 : Operation 1602 [1/2] (3.25ns)   --->   "%B_load_51 = load i32* %B_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1602 'load' 'B_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_207 : Operation 1603 [2/2] (3.25ns)   --->   "%C_load_51 = load i32* %C_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1603 'load' 'C_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 208 <SV = 54> <Delay = 8.47>
ST_208 : Operation 1604 [1/1] (8.47ns)   --->   "%tmp_5_6_3 = mul nsw i32 %B_load_51, %A_load_51" [Mul/normal_mul(s1).c:13]   --->   Operation 1604 'mul' 'tmp_5_6_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1605 [1/2] (3.25ns)   --->   "%C_load_51 = load i32* %C_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1605 'load' 'C_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 209 <SV = 55> <Delay = 5.95>
ST_209 : Operation 1606 [1/1] (2.70ns)   --->   "%tmp_6_6_3 = add nsw i32 %tmp_5_6_3, %C_load_51" [Mul/normal_mul(s1).c:13]   --->   Operation 1606 'add' 'tmp_6_6_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1607 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_3, i32* %C_addr_51, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1607 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_209 : Operation 1608 [1/1] (0.00ns)   --->   "br label %155" [Mul/normal_mul(s1).c:11]   --->   Operation 1608 'br' <Predicate = true> <Delay = 0.00>

State 210 <SV = 53> <Delay = 3.25>
ST_210 : Operation 1609 [1/1] (0.00ns)   --->   "%k_6_4 = phi i4 [ 0, %154 ], [ %k_1_6_4, %159 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1609 'phi' 'k_6_4' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1610 [1/1] (1.44ns)   --->   "%exitcond_6_4 = icmp eq i4 %k_6_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1610 'icmp' 'exitcond_6_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1611 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1611 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1612 [1/1] (1.77ns)   --->   "%k_1_6_4 = add i4 %k_6_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1612 'add' 'k_1_6_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1613 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_4, label %157, label %159" [Mul/normal_mul(s1).c:11]   --->   Operation 1613 'br' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_259 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_4)" [Mul/normal_mul(s1).c:13]   --->   Operation 1614 'bitconcatenate' 'tmp_259' <Predicate = (!exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1615 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_259" [Mul/normal_mul(s1).c:13]   --->   Operation 1615 'getelementptr' 'A_addr_52' <Predicate = (!exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_260 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1616 'bitconcatenate' 'tmp_260' <Predicate = (!exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_261 = or i7 %tmp_260, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 1617 'or' 'tmp_261' <Predicate = (!exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_262 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_261)" [Mul/normal_mul(s1).c:13]   --->   Operation 1618 'bitconcatenate' 'tmp_262' <Predicate = (!exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1619 [1/1] (0.00ns)   --->   "%B_addr_52 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_262" [Mul/normal_mul(s1).c:13]   --->   Operation 1619 'getelementptr' 'B_addr_52' <Predicate = (!exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1620 [2/2] (3.25ns)   --->   "%A_load_52 = load i32* %A_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1620 'load' 'A_load_52' <Predicate = (!exitcond_6_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_210 : Operation 1621 [2/2] (3.25ns)   --->   "%B_load_52 = load i32* %B_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1621 'load' 'B_load_52' <Predicate = (!exitcond_6_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_210 : Operation 1622 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_51) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1622 'specregionend' 'empty_105' <Predicate = (exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1623 'specregionbegin' 'tmp_52' <Predicate = (exitcond_6_4)> <Delay = 0.00>
ST_210 : Operation 1624 [1/1] (1.66ns)   --->   "br label %161" [Mul/normal_mul(s1).c:11]   --->   Operation 1624 'br' <Predicate = (exitcond_6_4)> <Delay = 1.66>

State 211 <SV = 54> <Delay = 3.25>
ST_211 : Operation 1625 [1/2] (3.25ns)   --->   "%A_load_52 = load i32* %A_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1625 'load' 'A_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_211 : Operation 1626 [1/2] (3.25ns)   --->   "%B_load_52 = load i32* %B_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1626 'load' 'B_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_211 : Operation 1627 [2/2] (3.25ns)   --->   "%C_load_52 = load i32* %C_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1627 'load' 'C_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 212 <SV = 55> <Delay = 8.47>
ST_212 : Operation 1628 [1/1] (8.47ns)   --->   "%tmp_5_6_4 = mul nsw i32 %B_load_52, %A_load_52" [Mul/normal_mul(s1).c:13]   --->   Operation 1628 'mul' 'tmp_5_6_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1629 [1/2] (3.25ns)   --->   "%C_load_52 = load i32* %C_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1629 'load' 'C_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 213 <SV = 56> <Delay = 5.95>
ST_213 : Operation 1630 [1/1] (2.70ns)   --->   "%tmp_6_6_4 = add nsw i32 %tmp_5_6_4, %C_load_52" [Mul/normal_mul(s1).c:13]   --->   Operation 1630 'add' 'tmp_6_6_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1631 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_4, i32* %C_addr_52, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1631 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_213 : Operation 1632 [1/1] (0.00ns)   --->   "br label %158" [Mul/normal_mul(s1).c:11]   --->   Operation 1632 'br' <Predicate = true> <Delay = 0.00>

State 214 <SV = 54> <Delay = 3.25>
ST_214 : Operation 1633 [1/1] (0.00ns)   --->   "%k_6_5 = phi i4 [ 0, %157 ], [ %k_1_6_5, %162 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1633 'phi' 'k_6_5' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1634 [1/1] (1.44ns)   --->   "%exitcond_6_5 = icmp eq i4 %k_6_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1634 'icmp' 'exitcond_6_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1635 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1635 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1636 [1/1] (1.77ns)   --->   "%k_1_6_5 = add i4 %k_6_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1636 'add' 'k_1_6_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1637 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_5, label %160, label %162" [Mul/normal_mul(s1).c:11]   --->   Operation 1637 'br' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_263 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_5)" [Mul/normal_mul(s1).c:13]   --->   Operation 1638 'bitconcatenate' 'tmp_263' <Predicate = (!exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1639 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_263" [Mul/normal_mul(s1).c:13]   --->   Operation 1639 'getelementptr' 'A_addr_53' <Predicate = (!exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_264 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1640 'bitconcatenate' 'tmp_264' <Predicate = (!exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_265 = or i7 %tmp_264, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 1641 'or' 'tmp_265' <Predicate = (!exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_266 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_265)" [Mul/normal_mul(s1).c:13]   --->   Operation 1642 'bitconcatenate' 'tmp_266' <Predicate = (!exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1643 [1/1] (0.00ns)   --->   "%B_addr_53 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_266" [Mul/normal_mul(s1).c:13]   --->   Operation 1643 'getelementptr' 'B_addr_53' <Predicate = (!exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1644 [2/2] (3.25ns)   --->   "%A_load_53 = load i32* %A_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1644 'load' 'A_load_53' <Predicate = (!exitcond_6_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 1645 [2/2] (3.25ns)   --->   "%B_load_53 = load i32* %B_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1645 'load' 'B_load_53' <Predicate = (!exitcond_6_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 1646 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_52) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1646 'specregionend' 'empty_107' <Predicate = (exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1647 'specregionbegin' 'tmp_53' <Predicate = (exitcond_6_5)> <Delay = 0.00>
ST_214 : Operation 1648 [1/1] (1.66ns)   --->   "br label %164" [Mul/normal_mul(s1).c:11]   --->   Operation 1648 'br' <Predicate = (exitcond_6_5)> <Delay = 1.66>

State 215 <SV = 55> <Delay = 3.25>
ST_215 : Operation 1649 [1/2] (3.25ns)   --->   "%A_load_53 = load i32* %A_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1649 'load' 'A_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_215 : Operation 1650 [1/2] (3.25ns)   --->   "%B_load_53 = load i32* %B_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1650 'load' 'B_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_215 : Operation 1651 [2/2] (3.25ns)   --->   "%C_load_53 = load i32* %C_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1651 'load' 'C_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 216 <SV = 56> <Delay = 8.47>
ST_216 : Operation 1652 [1/1] (8.47ns)   --->   "%tmp_5_6_5 = mul nsw i32 %B_load_53, %A_load_53" [Mul/normal_mul(s1).c:13]   --->   Operation 1652 'mul' 'tmp_5_6_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1653 [1/2] (3.25ns)   --->   "%C_load_53 = load i32* %C_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1653 'load' 'C_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 217 <SV = 57> <Delay = 5.95>
ST_217 : Operation 1654 [1/1] (2.70ns)   --->   "%tmp_6_6_5 = add nsw i32 %tmp_5_6_5, %C_load_53" [Mul/normal_mul(s1).c:13]   --->   Operation 1654 'add' 'tmp_6_6_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1655 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_5, i32* %C_addr_53, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_217 : Operation 1656 [1/1] (0.00ns)   --->   "br label %161" [Mul/normal_mul(s1).c:11]   --->   Operation 1656 'br' <Predicate = true> <Delay = 0.00>

State 218 <SV = 55> <Delay = 3.25>
ST_218 : Operation 1657 [1/1] (0.00ns)   --->   "%k_6_6 = phi i4 [ 0, %160 ], [ %k_1_6_6, %165 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1657 'phi' 'k_6_6' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1658 [1/1] (1.44ns)   --->   "%exitcond_6_6 = icmp eq i4 %k_6_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1658 'icmp' 'exitcond_6_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1659 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1659 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1660 [1/1] (1.77ns)   --->   "%k_1_6_6 = add i4 %k_6_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1660 'add' 'k_1_6_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1661 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_6, label %163, label %165" [Mul/normal_mul(s1).c:11]   --->   Operation 1661 'br' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_267 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_6)" [Mul/normal_mul(s1).c:13]   --->   Operation 1662 'bitconcatenate' 'tmp_267' <Predicate = (!exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1663 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_267" [Mul/normal_mul(s1).c:13]   --->   Operation 1663 'getelementptr' 'A_addr_54' <Predicate = (!exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_268 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1664 'bitconcatenate' 'tmp_268' <Predicate = (!exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_269 = or i7 %tmp_268, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 1665 'or' 'tmp_269' <Predicate = (!exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_270 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_269)" [Mul/normal_mul(s1).c:13]   --->   Operation 1666 'bitconcatenate' 'tmp_270' <Predicate = (!exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1667 [1/1] (0.00ns)   --->   "%B_addr_54 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_270" [Mul/normal_mul(s1).c:13]   --->   Operation 1667 'getelementptr' 'B_addr_54' <Predicate = (!exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1668 [2/2] (3.25ns)   --->   "%A_load_54 = load i32* %A_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1668 'load' 'A_load_54' <Predicate = (!exitcond_6_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_218 : Operation 1669 [2/2] (3.25ns)   --->   "%B_load_54 = load i32* %B_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1669 'load' 'B_load_54' <Predicate = (!exitcond_6_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_218 : Operation 1670 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_53) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1670 'specregionend' 'empty_109' <Predicate = (exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1671 'specregionbegin' 'tmp_54' <Predicate = (exitcond_6_6)> <Delay = 0.00>
ST_218 : Operation 1672 [1/1] (1.66ns)   --->   "br label %167" [Mul/normal_mul(s1).c:11]   --->   Operation 1672 'br' <Predicate = (exitcond_6_6)> <Delay = 1.66>

State 219 <SV = 56> <Delay = 3.25>
ST_219 : Operation 1673 [1/2] (3.25ns)   --->   "%A_load_54 = load i32* %A_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1673 'load' 'A_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_219 : Operation 1674 [1/2] (3.25ns)   --->   "%B_load_54 = load i32* %B_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1674 'load' 'B_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_219 : Operation 1675 [2/2] (3.25ns)   --->   "%C_load_54 = load i32* %C_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1675 'load' 'C_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 220 <SV = 57> <Delay = 8.47>
ST_220 : Operation 1676 [1/1] (8.47ns)   --->   "%tmp_5_6_6 = mul nsw i32 %B_load_54, %A_load_54" [Mul/normal_mul(s1).c:13]   --->   Operation 1676 'mul' 'tmp_5_6_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1677 [1/2] (3.25ns)   --->   "%C_load_54 = load i32* %C_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1677 'load' 'C_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 221 <SV = 58> <Delay = 5.95>
ST_221 : Operation 1678 [1/1] (2.70ns)   --->   "%tmp_6_6_6 = add nsw i32 %tmp_5_6_6, %C_load_54" [Mul/normal_mul(s1).c:13]   --->   Operation 1678 'add' 'tmp_6_6_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1679 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_6, i32* %C_addr_54, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_221 : Operation 1680 [1/1] (0.00ns)   --->   "br label %164" [Mul/normal_mul(s1).c:11]   --->   Operation 1680 'br' <Predicate = true> <Delay = 0.00>

State 222 <SV = 56> <Delay = 3.25>
ST_222 : Operation 1681 [1/1] (0.00ns)   --->   "%k_6_7 = phi i4 [ 0, %163 ], [ %k_1_6_7, %168 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1681 'phi' 'k_6_7' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1682 [1/1] (1.44ns)   --->   "%exitcond_6_7 = icmp eq i4 %k_6_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1682 'icmp' 'exitcond_6_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1683 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1683 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1684 [1/1] (1.77ns)   --->   "%k_1_6_7 = add i4 %k_6_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1684 'add' 'k_1_6_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1685 [1/1] (0.00ns)   --->   "br i1 %exitcond_6_7, label %166, label %168" [Mul/normal_mul(s1).c:11]   --->   Operation 1685 'br' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_271 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_7)" [Mul/normal_mul(s1).c:13]   --->   Operation 1686 'bitconcatenate' 'tmp_271' <Predicate = (!exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1687 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_271" [Mul/normal_mul(s1).c:13]   --->   Operation 1687 'getelementptr' 'A_addr_55' <Predicate = (!exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_272 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1688 'bitconcatenate' 'tmp_272' <Predicate = (!exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_273 = or i7 %tmp_272, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 1689 'or' 'tmp_273' <Predicate = (!exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_274 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_273)" [Mul/normal_mul(s1).c:13]   --->   Operation 1690 'bitconcatenate' 'tmp_274' <Predicate = (!exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1691 [1/1] (0.00ns)   --->   "%B_addr_55 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_274" [Mul/normal_mul(s1).c:13]   --->   Operation 1691 'getelementptr' 'B_addr_55' <Predicate = (!exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1692 [2/2] (3.25ns)   --->   "%A_load_55 = load i32* %A_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1692 'load' 'A_load_55' <Predicate = (!exitcond_6_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 1693 [2/2] (3.25ns)   --->   "%B_load_55 = load i32* %B_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1693 'load' 'B_load_55' <Predicate = (!exitcond_6_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 1694 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_54) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1694 'specregionend' 'empty_111' <Predicate = (exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1695 'specregionbegin' 'tmp_55' <Predicate = (exitcond_6_7)> <Delay = 0.00>
ST_222 : Operation 1696 [1/1] (1.66ns)   --->   "br label %170" [Mul/normal_mul(s1).c:11]   --->   Operation 1696 'br' <Predicate = (exitcond_6_7)> <Delay = 1.66>

State 223 <SV = 57> <Delay = 3.25>
ST_223 : Operation 1697 [1/2] (3.25ns)   --->   "%A_load_55 = load i32* %A_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1697 'load' 'A_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_223 : Operation 1698 [1/2] (3.25ns)   --->   "%B_load_55 = load i32* %B_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1698 'load' 'B_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_223 : Operation 1699 [2/2] (3.25ns)   --->   "%C_load_55 = load i32* %C_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1699 'load' 'C_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 224 <SV = 58> <Delay = 8.47>
ST_224 : Operation 1700 [1/1] (8.47ns)   --->   "%tmp_5_6_7 = mul nsw i32 %B_load_55, %A_load_55" [Mul/normal_mul(s1).c:13]   --->   Operation 1700 'mul' 'tmp_5_6_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1701 [1/2] (3.25ns)   --->   "%C_load_55 = load i32* %C_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1701 'load' 'C_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 225 <SV = 59> <Delay = 5.95>
ST_225 : Operation 1702 [1/1] (2.70ns)   --->   "%tmp_6_6_7 = add nsw i32 %tmp_5_6_7, %C_load_55" [Mul/normal_mul(s1).c:13]   --->   Operation 1702 'add' 'tmp_6_6_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1703 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6_7, i32* %C_addr_55, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1703 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_225 : Operation 1704 [1/1] (0.00ns)   --->   "br label %167" [Mul/normal_mul(s1).c:11]   --->   Operation 1704 'br' <Predicate = true> <Delay = 0.00>

State 226 <SV = 57> <Delay = 4.37>
ST_226 : Operation 1705 [1/1] (0.00ns)   --->   "%k_7 = phi i4 [ 0, %166 ], [ %k_1_7, %171 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1705 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1706 [1/1] (1.44ns)   --->   "%exitcond_7 = icmp eq i4 %k_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1706 'icmp' 'exitcond_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1707 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1707 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1708 [1/1] (1.77ns)   --->   "%k_1_7 = add i4 %k_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1708 'add' 'k_1_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1709 [1/1] (0.00ns)   --->   "br i1 %exitcond_7, label %169, label %171" [Mul/normal_mul(s1).c:11]   --->   Operation 1709 'br' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1710 [1/1] (1.12ns)   --->   "%tmp_275 = xor i4 %k_7, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1710 'xor' 'tmp_275' <Predicate = (!exitcond_7)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_275_cast8 = sext i4 %tmp_275 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1711 'sext' 'tmp_275_cast8' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_275_cast = zext i6 %tmp_275_cast8 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1712 'zext' 'tmp_275_cast' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1713 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_275_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1713 'getelementptr' 'A_addr_56' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_276 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1714 'bitconcatenate' 'tmp_276' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_277 = zext i7 %tmp_276 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1715 'zext' 'tmp_277' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1716 [1/1] (0.00ns)   --->   "%B_addr_56 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_277" [Mul/normal_mul(s1).c:13]   --->   Operation 1716 'getelementptr' 'B_addr_56' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1717 [2/2] (3.25ns)   --->   "%A_load_56 = load i32* %A_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1717 'load' 'A_load_56' <Predicate = (!exitcond_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_226 : Operation 1718 [2/2] (3.25ns)   --->   "%B_load_56 = load i32* %B_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1718 'load' 'B_load_56' <Predicate = (!exitcond_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_226 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_55) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1719 'specregionend' 'empty_113' <Predicate = (exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1720 'specregionbegin' 'tmp_56' <Predicate = (exitcond_7)> <Delay = 0.00>
ST_226 : Operation 1721 [1/1] (1.66ns)   --->   "br label %173" [Mul/normal_mul(s1).c:11]   --->   Operation 1721 'br' <Predicate = (exitcond_7)> <Delay = 1.66>

State 227 <SV = 58> <Delay = 3.25>
ST_227 : Operation 1722 [1/2] (3.25ns)   --->   "%A_load_56 = load i32* %A_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1722 'load' 'A_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_227 : Operation 1723 [1/2] (3.25ns)   --->   "%B_load_56 = load i32* %B_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1723 'load' 'B_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_227 : Operation 1724 [2/2] (3.25ns)   --->   "%C_load_56 = load i32* %C_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1724 'load' 'C_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 228 <SV = 59> <Delay = 8.47>
ST_228 : Operation 1725 [1/1] (8.47ns)   --->   "%tmp_5_7 = mul nsw i32 %B_load_56, %A_load_56" [Mul/normal_mul(s1).c:13]   --->   Operation 1725 'mul' 'tmp_5_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1726 [1/2] (3.25ns)   --->   "%C_load_56 = load i32* %C_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1726 'load' 'C_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 229 <SV = 60> <Delay = 5.95>
ST_229 : Operation 1727 [1/1] (2.70ns)   --->   "%tmp_6_7 = add nsw i32 %tmp_5_7, %C_load_56" [Mul/normal_mul(s1).c:13]   --->   Operation 1727 'add' 'tmp_6_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1728 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7, i32* %C_addr_56, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_229 : Operation 1729 [1/1] (0.00ns)   --->   "br label %170" [Mul/normal_mul(s1).c:11]   --->   Operation 1729 'br' <Predicate = true> <Delay = 0.00>

State 230 <SV = 58> <Delay = 4.37>
ST_230 : Operation 1730 [1/1] (0.00ns)   --->   "%k_7_1 = phi i4 [ 0, %169 ], [ %k_1_7_1, %174 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1730 'phi' 'k_7_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1731 [1/1] (1.44ns)   --->   "%exitcond_7_1 = icmp eq i4 %k_7_1, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1731 'icmp' 'exitcond_7_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1732 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1732 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1733 [1/1] (1.77ns)   --->   "%k_1_7_1 = add i4 %k_7_1, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1733 'add' 'k_1_7_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1734 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_1, label %172, label %174" [Mul/normal_mul(s1).c:11]   --->   Operation 1734 'br' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1735 [1/1] (1.12ns)   --->   "%tmp_278 = xor i4 %k_7_1, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1735 'xor' 'tmp_278' <Predicate = (!exitcond_7_1)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_278_cast7 = sext i4 %tmp_278 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1736 'sext' 'tmp_278_cast7' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_278_cast = zext i6 %tmp_278_cast7 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1737 'zext' 'tmp_278_cast' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1738 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_278_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1738 'getelementptr' 'A_addr_57' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_279 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_1, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1739 'bitconcatenate' 'tmp_279' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_280 = or i7 %tmp_279, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1740 'or' 'tmp_280' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_281 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_280)" [Mul/normal_mul(s1).c:13]   --->   Operation 1741 'bitconcatenate' 'tmp_281' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1742 [1/1] (0.00ns)   --->   "%B_addr_57 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_281" [Mul/normal_mul(s1).c:13]   --->   Operation 1742 'getelementptr' 'B_addr_57' <Predicate = (!exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1743 [2/2] (3.25ns)   --->   "%A_load_57 = load i32* %A_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1743 'load' 'A_load_57' <Predicate = (!exitcond_7_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 1744 [2/2] (3.25ns)   --->   "%B_load_57 = load i32* %B_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1744 'load' 'B_load_57' <Predicate = (!exitcond_7_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 1745 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_56) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1745 'specregionend' 'empty_115' <Predicate = (exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1746 'specregionbegin' 'tmp_57' <Predicate = (exitcond_7_1)> <Delay = 0.00>
ST_230 : Operation 1747 [1/1] (1.66ns)   --->   "br label %176" [Mul/normal_mul(s1).c:11]   --->   Operation 1747 'br' <Predicate = (exitcond_7_1)> <Delay = 1.66>

State 231 <SV = 59> <Delay = 3.25>
ST_231 : Operation 1748 [1/2] (3.25ns)   --->   "%A_load_57 = load i32* %A_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1748 'load' 'A_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_231 : Operation 1749 [1/2] (3.25ns)   --->   "%B_load_57 = load i32* %B_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1749 'load' 'B_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_231 : Operation 1750 [2/2] (3.25ns)   --->   "%C_load_57 = load i32* %C_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1750 'load' 'C_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 232 <SV = 60> <Delay = 8.47>
ST_232 : Operation 1751 [1/1] (8.47ns)   --->   "%tmp_5_7_1 = mul nsw i32 %B_load_57, %A_load_57" [Mul/normal_mul(s1).c:13]   --->   Operation 1751 'mul' 'tmp_5_7_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1752 [1/2] (3.25ns)   --->   "%C_load_57 = load i32* %C_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1752 'load' 'C_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 233 <SV = 61> <Delay = 5.95>
ST_233 : Operation 1753 [1/1] (2.70ns)   --->   "%tmp_6_7_1 = add nsw i32 %tmp_5_7_1, %C_load_57" [Mul/normal_mul(s1).c:13]   --->   Operation 1753 'add' 'tmp_6_7_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1754 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_1, i32* %C_addr_57, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_233 : Operation 1755 [1/1] (0.00ns)   --->   "br label %173" [Mul/normal_mul(s1).c:11]   --->   Operation 1755 'br' <Predicate = true> <Delay = 0.00>

State 234 <SV = 59> <Delay = 4.37>
ST_234 : Operation 1756 [1/1] (0.00ns)   --->   "%k_7_2 = phi i4 [ 0, %172 ], [ %k_1_7_2, %177 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1756 'phi' 'k_7_2' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 1757 [1/1] (1.44ns)   --->   "%exitcond_7_2 = icmp eq i4 %k_7_2, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1757 'icmp' 'exitcond_7_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1758 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1758 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 1759 [1/1] (1.77ns)   --->   "%k_1_7_2 = add i4 %k_7_2, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1759 'add' 'k_1_7_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1760 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_2, label %175, label %177" [Mul/normal_mul(s1).c:11]   --->   Operation 1760 'br' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 1761 [1/1] (1.12ns)   --->   "%tmp_282 = xor i4 %k_7_2, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1761 'xor' 'tmp_282' <Predicate = (!exitcond_7_2)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_282_cast6 = sext i4 %tmp_282 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1762 'sext' 'tmp_282_cast6' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_282_cast = zext i6 %tmp_282_cast6 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1763 'zext' 'tmp_282_cast' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1764 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_282_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1764 'getelementptr' 'A_addr_58' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_283 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_2, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1765 'bitconcatenate' 'tmp_283' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_284 = or i7 %tmp_283, 2" [Mul/normal_mul(s1).c:11]   --->   Operation 1766 'or' 'tmp_284' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_285 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_284)" [Mul/normal_mul(s1).c:13]   --->   Operation 1767 'bitconcatenate' 'tmp_285' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1768 [1/1] (0.00ns)   --->   "%B_addr_58 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_285" [Mul/normal_mul(s1).c:13]   --->   Operation 1768 'getelementptr' 'B_addr_58' <Predicate = (!exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1769 [2/2] (3.25ns)   --->   "%A_load_58 = load i32* %A_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1769 'load' 'A_load_58' <Predicate = (!exitcond_7_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_234 : Operation 1770 [2/2] (3.25ns)   --->   "%B_load_58 = load i32* %B_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1770 'load' 'B_load_58' <Predicate = (!exitcond_7_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_234 : Operation 1771 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_57) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1771 'specregionend' 'empty_117' <Predicate = (exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1772 'specregionbegin' 'tmp_58' <Predicate = (exitcond_7_2)> <Delay = 0.00>
ST_234 : Operation 1773 [1/1] (1.66ns)   --->   "br label %179" [Mul/normal_mul(s1).c:11]   --->   Operation 1773 'br' <Predicate = (exitcond_7_2)> <Delay = 1.66>

State 235 <SV = 60> <Delay = 3.25>
ST_235 : Operation 1774 [1/2] (3.25ns)   --->   "%A_load_58 = load i32* %A_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1774 'load' 'A_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_235 : Operation 1775 [1/2] (3.25ns)   --->   "%B_load_58 = load i32* %B_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1775 'load' 'B_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_235 : Operation 1776 [2/2] (3.25ns)   --->   "%C_load_58 = load i32* %C_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1776 'load' 'C_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 236 <SV = 61> <Delay = 8.47>
ST_236 : Operation 1777 [1/1] (8.47ns)   --->   "%tmp_5_7_2 = mul nsw i32 %B_load_58, %A_load_58" [Mul/normal_mul(s1).c:13]   --->   Operation 1777 'mul' 'tmp_5_7_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1778 [1/2] (3.25ns)   --->   "%C_load_58 = load i32* %C_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1778 'load' 'C_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 237 <SV = 62> <Delay = 5.95>
ST_237 : Operation 1779 [1/1] (2.70ns)   --->   "%tmp_6_7_2 = add nsw i32 %tmp_5_7_2, %C_load_58" [Mul/normal_mul(s1).c:13]   --->   Operation 1779 'add' 'tmp_6_7_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1780 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_2, i32* %C_addr_58, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1780 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 1781 [1/1] (0.00ns)   --->   "br label %176" [Mul/normal_mul(s1).c:11]   --->   Operation 1781 'br' <Predicate = true> <Delay = 0.00>

State 238 <SV = 60> <Delay = 4.37>
ST_238 : Operation 1782 [1/1] (0.00ns)   --->   "%k_7_3 = phi i4 [ 0, %175 ], [ %k_1_7_3, %180 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1782 'phi' 'k_7_3' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1783 [1/1] (1.44ns)   --->   "%exitcond_7_3 = icmp eq i4 %k_7_3, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1783 'icmp' 'exitcond_7_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1784 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1784 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1785 [1/1] (1.77ns)   --->   "%k_1_7_3 = add i4 %k_7_3, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1785 'add' 'k_1_7_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1786 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_3, label %178, label %180" [Mul/normal_mul(s1).c:11]   --->   Operation 1786 'br' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1787 [1/1] (1.12ns)   --->   "%tmp_286 = xor i4 %k_7_3, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1787 'xor' 'tmp_286' <Predicate = (!exitcond_7_3)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_286_cast5 = sext i4 %tmp_286 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1788 'sext' 'tmp_286_cast5' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_286_cast = zext i6 %tmp_286_cast5 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1789 'zext' 'tmp_286_cast' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1790 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_286_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1790 'getelementptr' 'A_addr_59' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_287 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_3, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1791 'bitconcatenate' 'tmp_287' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_288 = or i7 %tmp_287, 3" [Mul/normal_mul(s1).c:11]   --->   Operation 1792 'or' 'tmp_288' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_289 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_288)" [Mul/normal_mul(s1).c:13]   --->   Operation 1793 'bitconcatenate' 'tmp_289' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1794 [1/1] (0.00ns)   --->   "%B_addr_59 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_289" [Mul/normal_mul(s1).c:13]   --->   Operation 1794 'getelementptr' 'B_addr_59' <Predicate = (!exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1795 [2/2] (3.25ns)   --->   "%A_load_59 = load i32* %A_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1795 'load' 'A_load_59' <Predicate = (!exitcond_7_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 1796 [2/2] (3.25ns)   --->   "%B_load_59 = load i32* %B_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1796 'load' 'B_load_59' <Predicate = (!exitcond_7_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 1797 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_58) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1797 'specregionend' 'empty_119' <Predicate = (exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1798 'specregionbegin' 'tmp_59' <Predicate = (exitcond_7_3)> <Delay = 0.00>
ST_238 : Operation 1799 [1/1] (1.66ns)   --->   "br label %182" [Mul/normal_mul(s1).c:11]   --->   Operation 1799 'br' <Predicate = (exitcond_7_3)> <Delay = 1.66>

State 239 <SV = 61> <Delay = 3.25>
ST_239 : Operation 1800 [1/2] (3.25ns)   --->   "%A_load_59 = load i32* %A_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1800 'load' 'A_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_239 : Operation 1801 [1/2] (3.25ns)   --->   "%B_load_59 = load i32* %B_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1801 'load' 'B_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_239 : Operation 1802 [2/2] (3.25ns)   --->   "%C_load_59 = load i32* %C_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1802 'load' 'C_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 240 <SV = 62> <Delay = 8.47>
ST_240 : Operation 1803 [1/1] (8.47ns)   --->   "%tmp_5_7_3 = mul nsw i32 %B_load_59, %A_load_59" [Mul/normal_mul(s1).c:13]   --->   Operation 1803 'mul' 'tmp_5_7_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1804 [1/2] (3.25ns)   --->   "%C_load_59 = load i32* %C_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1804 'load' 'C_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 241 <SV = 63> <Delay = 5.95>
ST_241 : Operation 1805 [1/1] (2.70ns)   --->   "%tmp_6_7_3 = add nsw i32 %tmp_5_7_3, %C_load_59" [Mul/normal_mul(s1).c:13]   --->   Operation 1805 'add' 'tmp_6_7_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1806 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_3, i32* %C_addr_59, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_241 : Operation 1807 [1/1] (0.00ns)   --->   "br label %179" [Mul/normal_mul(s1).c:11]   --->   Operation 1807 'br' <Predicate = true> <Delay = 0.00>

State 242 <SV = 61> <Delay = 4.37>
ST_242 : Operation 1808 [1/1] (0.00ns)   --->   "%k_7_4 = phi i4 [ 0, %178 ], [ %k_1_7_4, %183 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1808 'phi' 'k_7_4' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1809 [1/1] (1.44ns)   --->   "%exitcond_7_4 = icmp eq i4 %k_7_4, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1809 'icmp' 'exitcond_7_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1810 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1810 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1811 [1/1] (1.77ns)   --->   "%k_1_7_4 = add i4 %k_7_4, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1811 'add' 'k_1_7_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1812 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_4, label %181, label %183" [Mul/normal_mul(s1).c:11]   --->   Operation 1812 'br' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1813 [1/1] (1.12ns)   --->   "%tmp_290 = xor i4 %k_7_4, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1813 'xor' 'tmp_290' <Predicate = (!exitcond_7_4)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_290_cast4 = sext i4 %tmp_290 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1814 'sext' 'tmp_290_cast4' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_290_cast = zext i6 %tmp_290_cast4 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1815 'zext' 'tmp_290_cast' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1816 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_290_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1816 'getelementptr' 'A_addr_60' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_291 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_4, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1817 'bitconcatenate' 'tmp_291' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_292 = or i7 %tmp_291, 4" [Mul/normal_mul(s1).c:11]   --->   Operation 1818 'or' 'tmp_292' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_293 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_292)" [Mul/normal_mul(s1).c:13]   --->   Operation 1819 'bitconcatenate' 'tmp_293' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1820 [1/1] (0.00ns)   --->   "%B_addr_60 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_293" [Mul/normal_mul(s1).c:13]   --->   Operation 1820 'getelementptr' 'B_addr_60' <Predicate = (!exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1821 [2/2] (3.25ns)   --->   "%A_load_60 = load i32* %A_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1821 'load' 'A_load_60' <Predicate = (!exitcond_7_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_242 : Operation 1822 [2/2] (3.25ns)   --->   "%B_load_60 = load i32* %B_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1822 'load' 'B_load_60' <Predicate = (!exitcond_7_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_242 : Operation 1823 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_59) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1823 'specregionend' 'empty_121' <Predicate = (exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1824 'specregionbegin' 'tmp_60' <Predicate = (exitcond_7_4)> <Delay = 0.00>
ST_242 : Operation 1825 [1/1] (1.66ns)   --->   "br label %185" [Mul/normal_mul(s1).c:11]   --->   Operation 1825 'br' <Predicate = (exitcond_7_4)> <Delay = 1.66>

State 243 <SV = 62> <Delay = 3.25>
ST_243 : Operation 1826 [1/2] (3.25ns)   --->   "%A_load_60 = load i32* %A_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1826 'load' 'A_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_243 : Operation 1827 [1/2] (3.25ns)   --->   "%B_load_60 = load i32* %B_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1827 'load' 'B_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_243 : Operation 1828 [2/2] (3.25ns)   --->   "%C_load_60 = load i32* %C_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1828 'load' 'C_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 244 <SV = 63> <Delay = 8.47>
ST_244 : Operation 1829 [1/1] (8.47ns)   --->   "%tmp_5_7_4 = mul nsw i32 %B_load_60, %A_load_60" [Mul/normal_mul(s1).c:13]   --->   Operation 1829 'mul' 'tmp_5_7_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1830 [1/2] (3.25ns)   --->   "%C_load_60 = load i32* %C_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1830 'load' 'C_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 245 <SV = 64> <Delay = 5.95>
ST_245 : Operation 1831 [1/1] (2.70ns)   --->   "%tmp_6_7_4 = add nsw i32 %tmp_5_7_4, %C_load_60" [Mul/normal_mul(s1).c:13]   --->   Operation 1831 'add' 'tmp_6_7_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1832 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_4, i32* %C_addr_60, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_245 : Operation 1833 [1/1] (0.00ns)   --->   "br label %182" [Mul/normal_mul(s1).c:11]   --->   Operation 1833 'br' <Predicate = true> <Delay = 0.00>

State 246 <SV = 62> <Delay = 4.37>
ST_246 : Operation 1834 [1/1] (0.00ns)   --->   "%k_7_5 = phi i4 [ 0, %181 ], [ %k_1_7_5, %186 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1834 'phi' 'k_7_5' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1835 [1/1] (1.44ns)   --->   "%exitcond_7_5 = icmp eq i4 %k_7_5, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1835 'icmp' 'exitcond_7_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1836 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1836 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1837 [1/1] (1.77ns)   --->   "%k_1_7_5 = add i4 %k_7_5, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1837 'add' 'k_1_7_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1838 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_5, label %184, label %186" [Mul/normal_mul(s1).c:11]   --->   Operation 1838 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1839 [1/1] (1.12ns)   --->   "%tmp_294 = xor i4 %k_7_5, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1839 'xor' 'tmp_294' <Predicate = (!exitcond_7_5)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_294_cast3 = sext i4 %tmp_294 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1840 'sext' 'tmp_294_cast3' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_294_cast = zext i6 %tmp_294_cast3 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1841 'zext' 'tmp_294_cast' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1842 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_294_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1842 'getelementptr' 'A_addr_61' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_295 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_5, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1843 'bitconcatenate' 'tmp_295' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_296 = or i7 %tmp_295, 5" [Mul/normal_mul(s1).c:11]   --->   Operation 1844 'or' 'tmp_296' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_297 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_296)" [Mul/normal_mul(s1).c:13]   --->   Operation 1845 'bitconcatenate' 'tmp_297' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1846 [1/1] (0.00ns)   --->   "%B_addr_61 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_297" [Mul/normal_mul(s1).c:13]   --->   Operation 1846 'getelementptr' 'B_addr_61' <Predicate = (!exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1847 [2/2] (3.25ns)   --->   "%A_load_61 = load i32* %A_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1847 'load' 'A_load_61' <Predicate = (!exitcond_7_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 1848 [2/2] (3.25ns)   --->   "%B_load_61 = load i32* %B_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1848 'load' 'B_load_61' <Predicate = (!exitcond_7_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 1849 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_60) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1849 'specregionend' 'empty_123' <Predicate = (exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1850 'specregionbegin' 'tmp_61' <Predicate = (exitcond_7_5)> <Delay = 0.00>
ST_246 : Operation 1851 [1/1] (1.66ns)   --->   "br label %188" [Mul/normal_mul(s1).c:11]   --->   Operation 1851 'br' <Predicate = (exitcond_7_5)> <Delay = 1.66>

State 247 <SV = 63> <Delay = 3.25>
ST_247 : Operation 1852 [1/2] (3.25ns)   --->   "%A_load_61 = load i32* %A_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1852 'load' 'A_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_247 : Operation 1853 [1/2] (3.25ns)   --->   "%B_load_61 = load i32* %B_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1853 'load' 'B_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_247 : Operation 1854 [2/2] (3.25ns)   --->   "%C_load_61 = load i32* %C_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1854 'load' 'C_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 248 <SV = 64> <Delay = 8.47>
ST_248 : Operation 1855 [1/1] (8.47ns)   --->   "%tmp_5_7_5 = mul nsw i32 %B_load_61, %A_load_61" [Mul/normal_mul(s1).c:13]   --->   Operation 1855 'mul' 'tmp_5_7_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1856 [1/2] (3.25ns)   --->   "%C_load_61 = load i32* %C_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1856 'load' 'C_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 249 <SV = 65> <Delay = 5.95>
ST_249 : Operation 1857 [1/1] (2.70ns)   --->   "%tmp_6_7_5 = add nsw i32 %tmp_5_7_5, %C_load_61" [Mul/normal_mul(s1).c:13]   --->   Operation 1857 'add' 'tmp_6_7_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1858 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_5, i32* %C_addr_61, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_249 : Operation 1859 [1/1] (0.00ns)   --->   "br label %185" [Mul/normal_mul(s1).c:11]   --->   Operation 1859 'br' <Predicate = true> <Delay = 0.00>

State 250 <SV = 63> <Delay = 4.37>
ST_250 : Operation 1860 [1/1] (0.00ns)   --->   "%k_7_6 = phi i4 [ 0, %184 ], [ %k_1_7_6, %189 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1860 'phi' 'k_7_6' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1861 [1/1] (1.44ns)   --->   "%exitcond_7_6 = icmp eq i4 %k_7_6, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1861 'icmp' 'exitcond_7_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1862 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1862 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1863 [1/1] (1.77ns)   --->   "%k_1_7_6 = add i4 %k_7_6, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1863 'add' 'k_1_7_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1864 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_6, label %187, label %189" [Mul/normal_mul(s1).c:11]   --->   Operation 1864 'br' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1865 [1/1] (1.12ns)   --->   "%tmp_298 = xor i4 %k_7_6, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1865 'xor' 'tmp_298' <Predicate = (!exitcond_7_6)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_298_cast2 = sext i4 %tmp_298 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1866 'sext' 'tmp_298_cast2' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_298_cast = zext i6 %tmp_298_cast2 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1867 'zext' 'tmp_298_cast' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1868 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_298_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1868 'getelementptr' 'A_addr_62' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_299 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_6, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1869 'bitconcatenate' 'tmp_299' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_300 = or i7 %tmp_299, 6" [Mul/normal_mul(s1).c:11]   --->   Operation 1870 'or' 'tmp_300' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_301 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_300)" [Mul/normal_mul(s1).c:13]   --->   Operation 1871 'bitconcatenate' 'tmp_301' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1872 [1/1] (0.00ns)   --->   "%B_addr_62 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_301" [Mul/normal_mul(s1).c:13]   --->   Operation 1872 'getelementptr' 'B_addr_62' <Predicate = (!exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1873 [2/2] (3.25ns)   --->   "%A_load_62 = load i32* %A_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1873 'load' 'A_load_62' <Predicate = (!exitcond_7_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_250 : Operation 1874 [2/2] (3.25ns)   --->   "%B_load_62 = load i32* %B_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1874 'load' 'B_load_62' <Predicate = (!exitcond_7_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_250 : Operation 1875 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_61) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1875 'specregionend' 'empty_125' <Predicate = (exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Mul/normal_mul(s1).c:9]   --->   Operation 1876 'specregionbegin' 'tmp_62' <Predicate = (exitcond_7_6)> <Delay = 0.00>
ST_250 : Operation 1877 [1/1] (1.66ns)   --->   "br label %191" [Mul/normal_mul(s1).c:11]   --->   Operation 1877 'br' <Predicate = (exitcond_7_6)> <Delay = 1.66>

State 251 <SV = 64> <Delay = 3.25>
ST_251 : Operation 1878 [1/2] (3.25ns)   --->   "%A_load_62 = load i32* %A_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1878 'load' 'A_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_251 : Operation 1879 [1/2] (3.25ns)   --->   "%B_load_62 = load i32* %B_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1879 'load' 'B_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_251 : Operation 1880 [2/2] (3.25ns)   --->   "%C_load_62 = load i32* %C_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1880 'load' 'C_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 252 <SV = 65> <Delay = 8.47>
ST_252 : Operation 1881 [1/1] (8.47ns)   --->   "%tmp_5_7_6 = mul nsw i32 %B_load_62, %A_load_62" [Mul/normal_mul(s1).c:13]   --->   Operation 1881 'mul' 'tmp_5_7_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1882 [1/2] (3.25ns)   --->   "%C_load_62 = load i32* %C_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1882 'load' 'C_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 253 <SV = 66> <Delay = 5.95>
ST_253 : Operation 1883 [1/1] (2.70ns)   --->   "%tmp_6_7_6 = add nsw i32 %tmp_5_7_6, %C_load_62" [Mul/normal_mul(s1).c:13]   --->   Operation 1883 'add' 'tmp_6_7_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1884 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_6, i32* %C_addr_62, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1884 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_253 : Operation 1885 [1/1] (0.00ns)   --->   "br label %188" [Mul/normal_mul(s1).c:11]   --->   Operation 1885 'br' <Predicate = true> <Delay = 0.00>

State 254 <SV = 64> <Delay = 4.37>
ST_254 : Operation 1886 [1/1] (0.00ns)   --->   "%k_7_7 = phi i4 [ 0, %187 ], [ %k_1_7_7, %192 ]" [Mul/normal_mul(s1).c:11]   --->   Operation 1886 'phi' 'k_7_7' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1887 [1/1] (1.44ns)   --->   "%exitcond_7_7 = icmp eq i4 %k_7_7, -8" [Mul/normal_mul(s1).c:11]   --->   Operation 1887 'icmp' 'exitcond_7_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1888 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1888 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1889 [1/1] (1.77ns)   --->   "%k_1_7_7 = add i4 %k_7_7, 1" [Mul/normal_mul(s1).c:11]   --->   Operation 1889 'add' 'k_1_7_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1890 [1/1] (0.00ns)   --->   "br i1 %exitcond_7_7, label %190, label %192" [Mul/normal_mul(s1).c:11]   --->   Operation 1890 'br' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1891 [1/1] (1.12ns)   --->   "%tmp_302 = xor i4 %k_7_7, -8" [Mul/normal_mul(s1).c:13]   --->   Operation 1891 'xor' 'tmp_302' <Predicate = (!exitcond_7_7)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_302_cast1 = sext i4 %tmp_302 to i6" [Mul/normal_mul(s1).c:13]   --->   Operation 1892 'sext' 'tmp_302_cast1' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_302_cast = zext i6 %tmp_302_cast1 to i64" [Mul/normal_mul(s1).c:13]   --->   Operation 1893 'zext' 'tmp_302_cast' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1894 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_302_cast" [Mul/normal_mul(s1).c:13]   --->   Operation 1894 'getelementptr' 'A_addr_63' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_303 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_7, i3 0)" [Mul/normal_mul(s1).c:11]   --->   Operation 1895 'bitconcatenate' 'tmp_303' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_304 = or i7 %tmp_303, 7" [Mul/normal_mul(s1).c:11]   --->   Operation 1896 'or' 'tmp_304' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_305 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_304)" [Mul/normal_mul(s1).c:13]   --->   Operation 1897 'bitconcatenate' 'tmp_305' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1898 [1/1] (0.00ns)   --->   "%B_addr_63 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_305" [Mul/normal_mul(s1).c:13]   --->   Operation 1898 'getelementptr' 'B_addr_63' <Predicate = (!exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1899 [2/2] (3.25ns)   --->   "%A_load_63 = load i32* %A_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1899 'load' 'A_load_63' <Predicate = (!exitcond_7_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 1900 [2/2] (3.25ns)   --->   "%B_load_63 = load i32* %B_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1900 'load' 'B_load_63' <Predicate = (!exitcond_7_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 1901 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_62) nounwind" [Mul/normal_mul(s1).c:15]   --->   Operation 1901 'specregionend' 'empty_127' <Predicate = (exitcond_7_7)> <Delay = 0.00>
ST_254 : Operation 1902 [1/1] (0.00ns)   --->   "ret void" [Mul/normal_mul(s1).c:17]   --->   Operation 1902 'ret' <Predicate = (exitcond_7_7)> <Delay = 0.00>

State 255 <SV = 65> <Delay = 3.25>
ST_255 : Operation 1903 [1/2] (3.25ns)   --->   "%A_load_63 = load i32* %A_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1903 'load' 'A_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_255 : Operation 1904 [1/2] (3.25ns)   --->   "%B_load_63 = load i32* %B_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1904 'load' 'B_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_255 : Operation 1905 [2/2] (3.25ns)   --->   "%C_load_63 = load i32* %C_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1905 'load' 'C_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 256 <SV = 66> <Delay = 8.47>
ST_256 : Operation 1906 [1/1] (8.47ns)   --->   "%tmp_5_7_7 = mul nsw i32 %B_load_63, %A_load_63" [Mul/normal_mul(s1).c:13]   --->   Operation 1906 'mul' 'tmp_5_7_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1907 [1/2] (3.25ns)   --->   "%C_load_63 = load i32* %C_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1907 'load' 'C_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 257 <SV = 67> <Delay = 5.95>
ST_257 : Operation 1908 [1/1] (2.70ns)   --->   "%tmp_6_7_7 = add nsw i32 %tmp_5_7_7, %C_load_63" [Mul/normal_mul(s1).c:13]   --->   Operation 1908 'add' 'tmp_6_7_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1909 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7_7, i32* %C_addr_63, align 4" [Mul/normal_mul(s1).c:13]   --->   Operation 1909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_257 : Operation 1910 [1/1] (0.00ns)   --->   "br label %191" [Mul/normal_mul(s1).c:11]   --->   Operation 1910 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Mul/normal_mul(s1).c:11) with incoming values : ('k_1', Mul/normal_mul(s1).c:11) [75]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k', Mul/normal_mul(s1).c:11) with incoming values : ('k_1', Mul/normal_mul(s1).c:11) [75]  (0 ns)
	'getelementptr' operation ('A_addr', Mul/normal_mul(s1).c:13) [82]  (0 ns)
	'load' operation ('A_load', Mul/normal_mul(s1).c:13) on array 'A' [86]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load', Mul/normal_mul(s1).c:13) on array 'A' [86]  (3.26 ns)

 <State 4>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_65', Mul/normal_mul(s1).c:13) [88]  (8.47 ns)

 <State 5>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_64', Mul/normal_mul(s1).c:13) [90]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_64', Mul/normal_mul(s1).c:13 on array 'C' [91]  (3.26 ns)

 <State 6>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_1', Mul/normal_mul(s1).c:11) [98]  (0 ns)
	'getelementptr' operation ('A_addr_1', Mul/normal_mul(s1).c:13) [105]  (0 ns)
	'load' operation ('A_load_1', Mul/normal_mul(s1).c:13) on array 'A' [110]  (3.26 ns)

 <State 7>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_1', Mul/normal_mul(s1).c:13) on array 'A' [110]  (3.26 ns)

 <State 8>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_1', Mul/normal_mul(s1).c:13) [112]  (8.47 ns)

 <State 9>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_1', Mul/normal_mul(s1).c:13) [114]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_1', Mul/normal_mul(s1).c:13 on array 'C' [115]  (3.26 ns)

 <State 10>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_2', Mul/normal_mul(s1).c:11) [122]  (0 ns)
	'or' operation ('tmp_72', Mul/normal_mul(s1).c:11) [131]  (0 ns)
	'getelementptr' operation ('B_addr_2', Mul/normal_mul(s1).c:13) [133]  (0 ns)
	'load' operation ('B_load_2', Mul/normal_mul(s1).c:13) on array 'B' [135]  (3.26 ns)

 <State 11>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_2', Mul/normal_mul(s1).c:13) on array 'A' [134]  (3.26 ns)

 <State 12>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_2', Mul/normal_mul(s1).c:13) [136]  (8.47 ns)

 <State 13>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_2', Mul/normal_mul(s1).c:13) [138]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_2', Mul/normal_mul(s1).c:13 on array 'C' [139]  (3.26 ns)

 <State 14>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_3', Mul/normal_mul(s1).c:11) [146]  (0 ns)
	'getelementptr' operation ('A_addr_3', Mul/normal_mul(s1).c:13) [153]  (0 ns)
	'load' operation ('A_load_3', Mul/normal_mul(s1).c:13) on array 'A' [158]  (3.26 ns)

 <State 15>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_3', Mul/normal_mul(s1).c:13) on array 'A' [158]  (3.26 ns)

 <State 16>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_3', Mul/normal_mul(s1).c:13) [160]  (8.47 ns)

 <State 17>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_3', Mul/normal_mul(s1).c:13) [162]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_3', Mul/normal_mul(s1).c:13 on array 'C' [163]  (3.26 ns)

 <State 18>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_4', Mul/normal_mul(s1).c:11) [170]  (0 ns)
	'or' operation ('tmp_78', Mul/normal_mul(s1).c:11) [179]  (0 ns)
	'getelementptr' operation ('B_addr_4', Mul/normal_mul(s1).c:13) [181]  (0 ns)
	'load' operation ('B_load_4', Mul/normal_mul(s1).c:13) on array 'B' [183]  (3.26 ns)

 <State 19>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_4', Mul/normal_mul(s1).c:13) on array 'A' [182]  (3.26 ns)

 <State 20>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_4', Mul/normal_mul(s1).c:13) [184]  (8.47 ns)

 <State 21>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_4', Mul/normal_mul(s1).c:13) [186]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_4', Mul/normal_mul(s1).c:13 on array 'C' [187]  (3.26 ns)

 <State 22>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_5', Mul/normal_mul(s1).c:11) [194]  (0 ns)
	'getelementptr' operation ('A_addr_5', Mul/normal_mul(s1).c:13) [201]  (0 ns)
	'load' operation ('A_load_5', Mul/normal_mul(s1).c:13) on array 'A' [206]  (3.26 ns)

 <State 23>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_5', Mul/normal_mul(s1).c:13) on array 'A' [206]  (3.26 ns)

 <State 24>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_5', Mul/normal_mul(s1).c:13) [208]  (8.47 ns)

 <State 25>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_5', Mul/normal_mul(s1).c:13) [210]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_5', Mul/normal_mul(s1).c:13 on array 'C' [211]  (3.26 ns)

 <State 26>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_6', Mul/normal_mul(s1).c:11) [218]  (0 ns)
	'getelementptr' operation ('A_addr_6', Mul/normal_mul(s1).c:13) [225]  (0 ns)
	'load' operation ('A_load_6', Mul/normal_mul(s1).c:13) on array 'A' [230]  (3.26 ns)

 <State 27>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_6', Mul/normal_mul(s1).c:13) on array 'A' [230]  (3.26 ns)

 <State 28>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_6', Mul/normal_mul(s1).c:13) [232]  (8.47 ns)

 <State 29>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_6', Mul/normal_mul(s1).c:13) [234]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_6', Mul/normal_mul(s1).c:13 on array 'C' [235]  (3.26 ns)

 <State 30>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_0_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_0_7', Mul/normal_mul(s1).c:11) [242]  (0 ns)
	'getelementptr' operation ('A_addr_7', Mul/normal_mul(s1).c:13) [249]  (0 ns)
	'load' operation ('A_load_7', Mul/normal_mul(s1).c:13) on array 'A' [254]  (3.26 ns)

 <State 31>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_7', Mul/normal_mul(s1).c:13) on array 'A' [254]  (3.26 ns)

 <State 32>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_7', Mul/normal_mul(s1).c:13) [256]  (8.47 ns)

 <State 33>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_7', Mul/normal_mul(s1).c:13) [258]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_0_7', Mul/normal_mul(s1).c:13 on array 'C' [259]  (3.26 ns)

 <State 34>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_s', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1', Mul/normal_mul(s1).c:11) [266]  (0 ns)
	'xor' operation ('tmp_89', Mul/normal_mul(s1).c:13) [272]  (1.12 ns)
	'getelementptr' operation ('A_addr_8', Mul/normal_mul(s1).c:13) [274]  (0 ns)
	'load' operation ('A_load_8', Mul/normal_mul(s1).c:13) on array 'A' [278]  (3.26 ns)

 <State 35>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_8', Mul/normal_mul(s1).c:13) on array 'A' [278]  (3.26 ns)

 <State 36>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1', Mul/normal_mul(s1).c:13) [280]  (8.47 ns)

 <State 37>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1', Mul/normal_mul(s1).c:13) [282]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1', Mul/normal_mul(s1).c:13 on array 'C' [283]  (3.26 ns)

 <State 38>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_1', Mul/normal_mul(s1).c:11) [290]  (0 ns)
	'xor' operation ('tmp_92', Mul/normal_mul(s1).c:13) [296]  (1.12 ns)
	'getelementptr' operation ('A_addr_9', Mul/normal_mul(s1).c:13) [298]  (0 ns)
	'load' operation ('A_load_9', Mul/normal_mul(s1).c:13) on array 'A' [303]  (3.26 ns)

 <State 39>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_9', Mul/normal_mul(s1).c:13) on array 'A' [303]  (3.26 ns)

 <State 40>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_1', Mul/normal_mul(s1).c:13) [305]  (8.47 ns)

 <State 41>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_1', Mul/normal_mul(s1).c:13) [307]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_1', Mul/normal_mul(s1).c:13 on array 'C' [308]  (3.26 ns)

 <State 42>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_2', Mul/normal_mul(s1).c:11) [315]  (0 ns)
	'xor' operation ('tmp_96', Mul/normal_mul(s1).c:13) [321]  (1.12 ns)
	'getelementptr' operation ('A_addr_10', Mul/normal_mul(s1).c:13) [323]  (0 ns)
	'load' operation ('A_load_10', Mul/normal_mul(s1).c:13) on array 'A' [328]  (3.26 ns)

 <State 43>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_10', Mul/normal_mul(s1).c:13) on array 'A' [328]  (3.26 ns)

 <State 44>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_2', Mul/normal_mul(s1).c:13) [330]  (8.47 ns)

 <State 45>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_2', Mul/normal_mul(s1).c:13) [332]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_2', Mul/normal_mul(s1).c:13 on array 'C' [333]  (3.26 ns)

 <State 46>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_3', Mul/normal_mul(s1).c:11) [340]  (0 ns)
	'xor' operation ('tmp_100', Mul/normal_mul(s1).c:13) [346]  (1.12 ns)
	'getelementptr' operation ('A_addr_11', Mul/normal_mul(s1).c:13) [348]  (0 ns)
	'load' operation ('A_load_11', Mul/normal_mul(s1).c:13) on array 'A' [353]  (3.26 ns)

 <State 47>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_11', Mul/normal_mul(s1).c:13) on array 'A' [353]  (3.26 ns)

 <State 48>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_3', Mul/normal_mul(s1).c:13) [355]  (8.47 ns)

 <State 49>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_3', Mul/normal_mul(s1).c:13) [357]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_3', Mul/normal_mul(s1).c:13 on array 'C' [358]  (3.26 ns)

 <State 50>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_4', Mul/normal_mul(s1).c:11) [365]  (0 ns)
	'xor' operation ('tmp_104', Mul/normal_mul(s1).c:13) [371]  (1.12 ns)
	'getelementptr' operation ('A_addr_12', Mul/normal_mul(s1).c:13) [373]  (0 ns)
	'load' operation ('A_load_12', Mul/normal_mul(s1).c:13) on array 'A' [378]  (3.26 ns)

 <State 51>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_12', Mul/normal_mul(s1).c:13) on array 'A' [378]  (3.26 ns)

 <State 52>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_4', Mul/normal_mul(s1).c:13) [380]  (8.47 ns)

 <State 53>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_4', Mul/normal_mul(s1).c:13) [382]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_4', Mul/normal_mul(s1).c:13 on array 'C' [383]  (3.26 ns)

 <State 54>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_5', Mul/normal_mul(s1).c:11) [390]  (0 ns)
	'xor' operation ('tmp_108', Mul/normal_mul(s1).c:13) [396]  (1.12 ns)
	'getelementptr' operation ('A_addr_13', Mul/normal_mul(s1).c:13) [398]  (0 ns)
	'load' operation ('A_load_13', Mul/normal_mul(s1).c:13) on array 'A' [403]  (3.26 ns)

 <State 55>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_13', Mul/normal_mul(s1).c:13) on array 'A' [403]  (3.26 ns)

 <State 56>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_5', Mul/normal_mul(s1).c:13) [405]  (8.47 ns)

 <State 57>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_5', Mul/normal_mul(s1).c:13) [407]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_5', Mul/normal_mul(s1).c:13 on array 'C' [408]  (3.26 ns)

 <State 58>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_6', Mul/normal_mul(s1).c:11) [415]  (0 ns)
	'xor' operation ('tmp_112', Mul/normal_mul(s1).c:13) [421]  (1.12 ns)
	'getelementptr' operation ('A_addr_14', Mul/normal_mul(s1).c:13) [423]  (0 ns)
	'load' operation ('A_load_14', Mul/normal_mul(s1).c:13) on array 'A' [428]  (3.26 ns)

 <State 59>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_14', Mul/normal_mul(s1).c:13) on array 'A' [428]  (3.26 ns)

 <State 60>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_6', Mul/normal_mul(s1).c:13) [430]  (8.47 ns)

 <State 61>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_6', Mul/normal_mul(s1).c:13) [432]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_6', Mul/normal_mul(s1).c:13 on array 'C' [433]  (3.26 ns)

 <State 62>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_110_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_1_7', Mul/normal_mul(s1).c:11) [440]  (0 ns)
	'xor' operation ('tmp_116', Mul/normal_mul(s1).c:13) [446]  (1.12 ns)
	'getelementptr' operation ('A_addr_15', Mul/normal_mul(s1).c:13) [448]  (0 ns)
	'load' operation ('A_load_15', Mul/normal_mul(s1).c:13) on array 'A' [453]  (3.26 ns)

 <State 63>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_15', Mul/normal_mul(s1).c:13) on array 'A' [453]  (3.26 ns)

 <State 64>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_7', Mul/normal_mul(s1).c:13) [455]  (8.47 ns)

 <State 65>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_1_7', Mul/normal_mul(s1).c:13) [457]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_1_7', Mul/normal_mul(s1).c:13 on array 'C' [458]  (3.26 ns)

 <State 66>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2', Mul/normal_mul(s1).c:11) [465]  (0 ns)
	'getelementptr' operation ('A_addr_16', Mul/normal_mul(s1).c:13) [472]  (0 ns)
	'load' operation ('A_load_16', Mul/normal_mul(s1).c:13) on array 'A' [476]  (3.26 ns)

 <State 67>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_16', Mul/normal_mul(s1).c:13) on array 'A' [476]  (3.26 ns)

 <State 68>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2', Mul/normal_mul(s1).c:13) [478]  (8.47 ns)

 <State 69>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2', Mul/normal_mul(s1).c:13) [480]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2', Mul/normal_mul(s1).c:13 on array 'C' [481]  (3.26 ns)

 <State 70>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_1', Mul/normal_mul(s1).c:11) [488]  (0 ns)
	'getelementptr' operation ('A_addr_17', Mul/normal_mul(s1).c:13) [495]  (0 ns)
	'load' operation ('A_load_17', Mul/normal_mul(s1).c:13) on array 'A' [500]  (3.26 ns)

 <State 71>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_17', Mul/normal_mul(s1).c:13) on array 'A' [500]  (3.26 ns)

 <State 72>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_1', Mul/normal_mul(s1).c:13) [502]  (8.47 ns)

 <State 73>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_1', Mul/normal_mul(s1).c:13) [504]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_1', Mul/normal_mul(s1).c:13 on array 'C' [505]  (3.26 ns)

 <State 74>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_2', Mul/normal_mul(s1).c:11) [512]  (0 ns)
	'or' operation ('tmp_129', Mul/normal_mul(s1).c:11) [521]  (0 ns)
	'getelementptr' operation ('B_addr_18', Mul/normal_mul(s1).c:13) [523]  (0 ns)
	'load' operation ('B_load_18', Mul/normal_mul(s1).c:13) on array 'B' [525]  (3.26 ns)

 <State 75>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_18', Mul/normal_mul(s1).c:13) on array 'A' [524]  (3.26 ns)

 <State 76>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_2', Mul/normal_mul(s1).c:13) [526]  (8.47 ns)

 <State 77>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_2', Mul/normal_mul(s1).c:13) [528]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_2', Mul/normal_mul(s1).c:13 on array 'C' [529]  (3.26 ns)

 <State 78>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_3', Mul/normal_mul(s1).c:11) [536]  (0 ns)
	'getelementptr' operation ('A_addr_19', Mul/normal_mul(s1).c:13) [543]  (0 ns)
	'load' operation ('A_load_19', Mul/normal_mul(s1).c:13) on array 'A' [548]  (3.26 ns)

 <State 79>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_19', Mul/normal_mul(s1).c:13) on array 'A' [548]  (3.26 ns)

 <State 80>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_3', Mul/normal_mul(s1).c:13) [550]  (8.47 ns)

 <State 81>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_3', Mul/normal_mul(s1).c:13) [552]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_3', Mul/normal_mul(s1).c:13 on array 'C' [553]  (3.26 ns)

 <State 82>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_4', Mul/normal_mul(s1).c:11) [560]  (0 ns)
	'getelementptr' operation ('A_addr_20', Mul/normal_mul(s1).c:13) [567]  (0 ns)
	'load' operation ('A_load_20', Mul/normal_mul(s1).c:13) on array 'A' [572]  (3.26 ns)

 <State 83>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_20', Mul/normal_mul(s1).c:13) on array 'A' [572]  (3.26 ns)

 <State 84>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_4', Mul/normal_mul(s1).c:13) [574]  (8.47 ns)

 <State 85>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_4', Mul/normal_mul(s1).c:13) [576]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_4', Mul/normal_mul(s1).c:13 on array 'C' [577]  (3.26 ns)

 <State 86>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_5', Mul/normal_mul(s1).c:11) [584]  (0 ns)
	'or' operation ('tmp_141', Mul/normal_mul(s1).c:11) [593]  (0 ns)
	'getelementptr' operation ('B_addr_21', Mul/normal_mul(s1).c:13) [595]  (0 ns)
	'load' operation ('B_load_21', Mul/normal_mul(s1).c:13) on array 'B' [597]  (3.26 ns)

 <State 87>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_21', Mul/normal_mul(s1).c:13) on array 'A' [596]  (3.26 ns)

 <State 88>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_5', Mul/normal_mul(s1).c:13) [598]  (8.47 ns)

 <State 89>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_5', Mul/normal_mul(s1).c:13) [600]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_5', Mul/normal_mul(s1).c:13 on array 'C' [601]  (3.26 ns)

 <State 90>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_6', Mul/normal_mul(s1).c:11) [608]  (0 ns)
	'or' operation ('tmp_145', Mul/normal_mul(s1).c:11) [617]  (0 ns)
	'getelementptr' operation ('B_addr_22', Mul/normal_mul(s1).c:13) [619]  (0 ns)
	'load' operation ('B_load_22', Mul/normal_mul(s1).c:13) on array 'B' [621]  (3.26 ns)

 <State 91>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_22', Mul/normal_mul(s1).c:13) on array 'A' [620]  (3.26 ns)

 <State 92>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_6', Mul/normal_mul(s1).c:13) [622]  (8.47 ns)

 <State 93>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_6', Mul/normal_mul(s1).c:13) [624]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_6', Mul/normal_mul(s1).c:13 on array 'C' [625]  (3.26 ns)

 <State 94>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_2_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_2_7', Mul/normal_mul(s1).c:11) [632]  (0 ns)
	'getelementptr' operation ('A_addr_23', Mul/normal_mul(s1).c:13) [639]  (0 ns)
	'load' operation ('A_load_23', Mul/normal_mul(s1).c:13) on array 'A' [644]  (3.26 ns)

 <State 95>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_23', Mul/normal_mul(s1).c:13) on array 'A' [644]  (3.26 ns)

 <State 96>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_7', Mul/normal_mul(s1).c:13) [646]  (8.47 ns)

 <State 97>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_2_7', Mul/normal_mul(s1).c:13) [648]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_2_7', Mul/normal_mul(s1).c:13 on array 'C' [649]  (3.26 ns)

 <State 98>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3', Mul/normal_mul(s1).c:11) [656]  (0 ns)
	'xor' operation ('tmp_151', Mul/normal_mul(s1).c:13) [662]  (1.12 ns)
	'getelementptr' operation ('A_addr_24', Mul/normal_mul(s1).c:13) [665]  (0 ns)
	'load' operation ('A_load_24', Mul/normal_mul(s1).c:13) on array 'A' [669]  (3.26 ns)

 <State 99>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_24', Mul/normal_mul(s1).c:13) on array 'A' [669]  (3.26 ns)

 <State 100>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3', Mul/normal_mul(s1).c:13) [671]  (8.47 ns)

 <State 101>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3', Mul/normal_mul(s1).c:13) [673]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3', Mul/normal_mul(s1).c:13 on array 'C' [674]  (3.26 ns)

 <State 102>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_1', Mul/normal_mul(s1).c:11) [681]  (0 ns)
	'xor' operation ('tmp_154', Mul/normal_mul(s1).c:13) [687]  (1.12 ns)
	'getelementptr' operation ('A_addr_25', Mul/normal_mul(s1).c:13) [690]  (0 ns)
	'load' operation ('A_load_25', Mul/normal_mul(s1).c:13) on array 'A' [695]  (3.26 ns)

 <State 103>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_25', Mul/normal_mul(s1).c:13) on array 'A' [695]  (3.26 ns)

 <State 104>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_1', Mul/normal_mul(s1).c:13) [697]  (8.47 ns)

 <State 105>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_1', Mul/normal_mul(s1).c:13) [699]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_1', Mul/normal_mul(s1).c:13 on array 'C' [700]  (3.26 ns)

 <State 106>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_2', Mul/normal_mul(s1).c:11) [707]  (0 ns)
	'xor' operation ('tmp_158', Mul/normal_mul(s1).c:13) [713]  (1.12 ns)
	'getelementptr' operation ('A_addr_26', Mul/normal_mul(s1).c:13) [716]  (0 ns)
	'load' operation ('A_load_26', Mul/normal_mul(s1).c:13) on array 'A' [721]  (3.26 ns)

 <State 107>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_26', Mul/normal_mul(s1).c:13) on array 'A' [721]  (3.26 ns)

 <State 108>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_2', Mul/normal_mul(s1).c:13) [723]  (8.47 ns)

 <State 109>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_2', Mul/normal_mul(s1).c:13) [725]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_2', Mul/normal_mul(s1).c:13 on array 'C' [726]  (3.26 ns)

 <State 110>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_3', Mul/normal_mul(s1).c:11) [733]  (0 ns)
	'xor' operation ('tmp_162', Mul/normal_mul(s1).c:13) [739]  (1.12 ns)
	'getelementptr' operation ('A_addr_27', Mul/normal_mul(s1).c:13) [742]  (0 ns)
	'load' operation ('A_load_27', Mul/normal_mul(s1).c:13) on array 'A' [747]  (3.26 ns)

 <State 111>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_27', Mul/normal_mul(s1).c:13) on array 'A' [747]  (3.26 ns)

 <State 112>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_3', Mul/normal_mul(s1).c:13) [749]  (8.47 ns)

 <State 113>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_3', Mul/normal_mul(s1).c:13) [751]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_3', Mul/normal_mul(s1).c:13 on array 'C' [752]  (3.26 ns)

 <State 114>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_4', Mul/normal_mul(s1).c:11) [759]  (0 ns)
	'xor' operation ('tmp_166', Mul/normal_mul(s1).c:13) [765]  (1.12 ns)
	'getelementptr' operation ('A_addr_28', Mul/normal_mul(s1).c:13) [768]  (0 ns)
	'load' operation ('A_load_28', Mul/normal_mul(s1).c:13) on array 'A' [773]  (3.26 ns)

 <State 115>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_28', Mul/normal_mul(s1).c:13) on array 'A' [773]  (3.26 ns)

 <State 116>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_4', Mul/normal_mul(s1).c:13) [775]  (8.47 ns)

 <State 117>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_4', Mul/normal_mul(s1).c:13) [777]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_4', Mul/normal_mul(s1).c:13 on array 'C' [778]  (3.26 ns)

 <State 118>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_5', Mul/normal_mul(s1).c:11) [785]  (0 ns)
	'xor' operation ('tmp_170', Mul/normal_mul(s1).c:13) [791]  (1.12 ns)
	'getelementptr' operation ('A_addr_29', Mul/normal_mul(s1).c:13) [794]  (0 ns)
	'load' operation ('A_load_29', Mul/normal_mul(s1).c:13) on array 'A' [799]  (3.26 ns)

 <State 119>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_29', Mul/normal_mul(s1).c:13) on array 'A' [799]  (3.26 ns)

 <State 120>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_5', Mul/normal_mul(s1).c:13) [801]  (8.47 ns)

 <State 121>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_5', Mul/normal_mul(s1).c:13) [803]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_5', Mul/normal_mul(s1).c:13 on array 'C' [804]  (3.26 ns)

 <State 122>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_6', Mul/normal_mul(s1).c:11) [811]  (0 ns)
	'xor' operation ('tmp_174', Mul/normal_mul(s1).c:13) [817]  (1.12 ns)
	'getelementptr' operation ('A_addr_30', Mul/normal_mul(s1).c:13) [820]  (0 ns)
	'load' operation ('A_load_30', Mul/normal_mul(s1).c:13) on array 'A' [825]  (3.26 ns)

 <State 123>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_30', Mul/normal_mul(s1).c:13) on array 'A' [825]  (3.26 ns)

 <State 124>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_6', Mul/normal_mul(s1).c:13) [827]  (8.47 ns)

 <State 125>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_6', Mul/normal_mul(s1).c:13) [829]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_6', Mul/normal_mul(s1).c:13 on array 'C' [830]  (3.26 ns)

 <State 126>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_3_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_3_7', Mul/normal_mul(s1).c:11) [837]  (0 ns)
	'xor' operation ('tmp_178', Mul/normal_mul(s1).c:13) [843]  (1.12 ns)
	'getelementptr' operation ('A_addr_31', Mul/normal_mul(s1).c:13) [846]  (0 ns)
	'load' operation ('A_load_31', Mul/normal_mul(s1).c:13) on array 'A' [851]  (3.26 ns)

 <State 127>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_31', Mul/normal_mul(s1).c:13) on array 'A' [851]  (3.26 ns)

 <State 128>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_7', Mul/normal_mul(s1).c:13) [853]  (8.47 ns)

 <State 129>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_3_7', Mul/normal_mul(s1).c:13) [855]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_3_7', Mul/normal_mul(s1).c:13 on array 'C' [856]  (3.26 ns)

 <State 130>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4', Mul/normal_mul(s1).c:11) [863]  (0 ns)
	'getelementptr' operation ('A_addr_32', Mul/normal_mul(s1).c:13) [870]  (0 ns)
	'load' operation ('A_load_32', Mul/normal_mul(s1).c:13) on array 'A' [874]  (3.26 ns)

 <State 131>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_32', Mul/normal_mul(s1).c:13) on array 'A' [874]  (3.26 ns)

 <State 132>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4', Mul/normal_mul(s1).c:13) [876]  (8.47 ns)

 <State 133>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4', Mul/normal_mul(s1).c:13) [878]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4', Mul/normal_mul(s1).c:13 on array 'C' [879]  (3.26 ns)

 <State 134>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_1', Mul/normal_mul(s1).c:11) [886]  (0 ns)
	'or' operation ('tmp_187', Mul/normal_mul(s1).c:11) [895]  (0 ns)
	'getelementptr' operation ('B_addr_33', Mul/normal_mul(s1).c:13) [897]  (0 ns)
	'load' operation ('B_load_33', Mul/normal_mul(s1).c:13) on array 'B' [899]  (3.26 ns)

 <State 135>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_33', Mul/normal_mul(s1).c:13) on array 'A' [898]  (3.26 ns)

 <State 136>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_1', Mul/normal_mul(s1).c:13) [900]  (8.47 ns)

 <State 137>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_1', Mul/normal_mul(s1).c:13) [902]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_1', Mul/normal_mul(s1).c:13 on array 'C' [903]  (3.26 ns)

 <State 138>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_2', Mul/normal_mul(s1).c:11) [910]  (0 ns)
	'getelementptr' operation ('A_addr_34', Mul/normal_mul(s1).c:13) [917]  (0 ns)
	'load' operation ('A_load_34', Mul/normal_mul(s1).c:13) on array 'A' [922]  (3.26 ns)

 <State 139>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_34', Mul/normal_mul(s1).c:13) on array 'A' [922]  (3.26 ns)

 <State 140>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_2', Mul/normal_mul(s1).c:13) [924]  (8.47 ns)

 <State 141>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_2', Mul/normal_mul(s1).c:13) [926]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_2', Mul/normal_mul(s1).c:13 on array 'C' [927]  (3.26 ns)

 <State 142>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_3', Mul/normal_mul(s1).c:11) [934]  (0 ns)
	'or' operation ('tmp_195', Mul/normal_mul(s1).c:11) [943]  (0 ns)
	'getelementptr' operation ('B_addr_35', Mul/normal_mul(s1).c:13) [945]  (0 ns)
	'load' operation ('B_load_35', Mul/normal_mul(s1).c:13) on array 'B' [947]  (3.26 ns)

 <State 143>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_35', Mul/normal_mul(s1).c:13) on array 'A' [946]  (3.26 ns)

 <State 144>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_3', Mul/normal_mul(s1).c:13) [948]  (8.47 ns)

 <State 145>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_3', Mul/normal_mul(s1).c:13) [950]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_3', Mul/normal_mul(s1).c:13 on array 'C' [951]  (3.26 ns)

 <State 146>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_4', Mul/normal_mul(s1).c:11) [958]  (0 ns)
	'or' operation ('tmp_199', Mul/normal_mul(s1).c:11) [967]  (0 ns)
	'getelementptr' operation ('B_addr_36', Mul/normal_mul(s1).c:13) [969]  (0 ns)
	'load' operation ('B_load_36', Mul/normal_mul(s1).c:13) on array 'B' [971]  (3.26 ns)

 <State 147>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_36', Mul/normal_mul(s1).c:13) on array 'A' [970]  (3.26 ns)

 <State 148>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_4', Mul/normal_mul(s1).c:13) [972]  (8.47 ns)

 <State 149>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_4', Mul/normal_mul(s1).c:13) [974]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_4', Mul/normal_mul(s1).c:13 on array 'C' [975]  (3.26 ns)

 <State 150>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_5', Mul/normal_mul(s1).c:11) [982]  (0 ns)
	'or' operation ('tmp_203', Mul/normal_mul(s1).c:11) [991]  (0 ns)
	'getelementptr' operation ('B_addr_37', Mul/normal_mul(s1).c:13) [993]  (0 ns)
	'load' operation ('B_load_37', Mul/normal_mul(s1).c:13) on array 'B' [995]  (3.26 ns)

 <State 151>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_37', Mul/normal_mul(s1).c:13) on array 'A' [994]  (3.26 ns)

 <State 152>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_5', Mul/normal_mul(s1).c:13) [996]  (8.47 ns)

 <State 153>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_5', Mul/normal_mul(s1).c:13) [998]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_5', Mul/normal_mul(s1).c:13 on array 'C' [999]  (3.26 ns)

 <State 154>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_6', Mul/normal_mul(s1).c:11) [1006]  (0 ns)
	'getelementptr' operation ('A_addr_38', Mul/normal_mul(s1).c:13) [1013]  (0 ns)
	'load' operation ('A_load_38', Mul/normal_mul(s1).c:13) on array 'A' [1018]  (3.26 ns)

 <State 155>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_38', Mul/normal_mul(s1).c:13) on array 'A' [1018]  (3.26 ns)

 <State 156>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_6', Mul/normal_mul(s1).c:13) [1020]  (8.47 ns)

 <State 157>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_6', Mul/normal_mul(s1).c:13) [1022]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_6', Mul/normal_mul(s1).c:13 on array 'C' [1023]  (3.26 ns)

 <State 158>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_4_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_4_7', Mul/normal_mul(s1).c:11) [1030]  (0 ns)
	'or' operation ('tmp_211', Mul/normal_mul(s1).c:11) [1039]  (0 ns)
	'getelementptr' operation ('B_addr_39', Mul/normal_mul(s1).c:13) [1041]  (0 ns)
	'load' operation ('B_load_39', Mul/normal_mul(s1).c:13) on array 'B' [1043]  (3.26 ns)

 <State 159>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_39', Mul/normal_mul(s1).c:13) on array 'A' [1042]  (3.26 ns)

 <State 160>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4_7', Mul/normal_mul(s1).c:13) [1044]  (8.47 ns)

 <State 161>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_4_7', Mul/normal_mul(s1).c:13) [1046]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_4_7', Mul/normal_mul(s1).c:13 on array 'C' [1047]  (3.26 ns)

 <State 162>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5', Mul/normal_mul(s1).c:11) [1054]  (0 ns)
	'add' operation ('tmp_213', Mul/normal_mul(s1).c:13) [1061]  (1.95 ns)
	'getelementptr' operation ('A_addr_40', Mul/normal_mul(s1).c:13) [1063]  (0 ns)
	'load' operation ('A_load_40', Mul/normal_mul(s1).c:13) on array 'A' [1067]  (3.26 ns)

 <State 163>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_40', Mul/normal_mul(s1).c:13) on array 'A' [1067]  (3.26 ns)

 <State 164>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5', Mul/normal_mul(s1).c:13) [1069]  (8.47 ns)

 <State 165>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5', Mul/normal_mul(s1).c:13) [1071]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5', Mul/normal_mul(s1).c:13 on array 'C' [1072]  (3.26 ns)

 <State 166>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_1', Mul/normal_mul(s1).c:11) [1079]  (0 ns)
	'add' operation ('tmp_216', Mul/normal_mul(s1).c:13) [1086]  (1.95 ns)
	'getelementptr' operation ('A_addr_41', Mul/normal_mul(s1).c:13) [1088]  (0 ns)
	'load' operation ('A_load_41', Mul/normal_mul(s1).c:13) on array 'A' [1093]  (3.26 ns)

 <State 167>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_41', Mul/normal_mul(s1).c:13) on array 'A' [1093]  (3.26 ns)

 <State 168>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_1', Mul/normal_mul(s1).c:13) [1095]  (8.47 ns)

 <State 169>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_1', Mul/normal_mul(s1).c:13) [1097]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_1', Mul/normal_mul(s1).c:13 on array 'C' [1098]  (3.26 ns)

 <State 170>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_2', Mul/normal_mul(s1).c:11) [1105]  (0 ns)
	'add' operation ('tmp_220', Mul/normal_mul(s1).c:13) [1112]  (1.95 ns)
	'getelementptr' operation ('A_addr_42', Mul/normal_mul(s1).c:13) [1114]  (0 ns)
	'load' operation ('A_load_42', Mul/normal_mul(s1).c:13) on array 'A' [1119]  (3.26 ns)

 <State 171>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_42', Mul/normal_mul(s1).c:13) on array 'A' [1119]  (3.26 ns)

 <State 172>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_2', Mul/normal_mul(s1).c:13) [1121]  (8.47 ns)

 <State 173>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_2', Mul/normal_mul(s1).c:13) [1123]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_2', Mul/normal_mul(s1).c:13 on array 'C' [1124]  (3.26 ns)

 <State 174>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_3', Mul/normal_mul(s1).c:11) [1131]  (0 ns)
	'add' operation ('tmp_224', Mul/normal_mul(s1).c:13) [1138]  (1.95 ns)
	'getelementptr' operation ('A_addr_43', Mul/normal_mul(s1).c:13) [1140]  (0 ns)
	'load' operation ('A_load_43', Mul/normal_mul(s1).c:13) on array 'A' [1145]  (3.26 ns)

 <State 175>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_43', Mul/normal_mul(s1).c:13) on array 'A' [1145]  (3.26 ns)

 <State 176>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_3', Mul/normal_mul(s1).c:13) [1147]  (8.47 ns)

 <State 177>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_3', Mul/normal_mul(s1).c:13) [1149]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_3', Mul/normal_mul(s1).c:13 on array 'C' [1150]  (3.26 ns)

 <State 178>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_4', Mul/normal_mul(s1).c:11) [1157]  (0 ns)
	'add' operation ('tmp_228', Mul/normal_mul(s1).c:13) [1164]  (1.95 ns)
	'getelementptr' operation ('A_addr_44', Mul/normal_mul(s1).c:13) [1166]  (0 ns)
	'load' operation ('A_load_44', Mul/normal_mul(s1).c:13) on array 'A' [1171]  (3.26 ns)

 <State 179>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_44', Mul/normal_mul(s1).c:13) on array 'A' [1171]  (3.26 ns)

 <State 180>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_4', Mul/normal_mul(s1).c:13) [1173]  (8.47 ns)

 <State 181>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_4', Mul/normal_mul(s1).c:13) [1175]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_4', Mul/normal_mul(s1).c:13 on array 'C' [1176]  (3.26 ns)

 <State 182>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_5', Mul/normal_mul(s1).c:11) [1183]  (0 ns)
	'add' operation ('tmp_232', Mul/normal_mul(s1).c:13) [1190]  (1.95 ns)
	'getelementptr' operation ('A_addr_45', Mul/normal_mul(s1).c:13) [1192]  (0 ns)
	'load' operation ('A_load_45', Mul/normal_mul(s1).c:13) on array 'A' [1197]  (3.26 ns)

 <State 183>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_45', Mul/normal_mul(s1).c:13) on array 'A' [1197]  (3.26 ns)

 <State 184>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_5', Mul/normal_mul(s1).c:13) [1199]  (8.47 ns)

 <State 185>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_5', Mul/normal_mul(s1).c:13) [1201]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_5', Mul/normal_mul(s1).c:13 on array 'C' [1202]  (3.26 ns)

 <State 186>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_6', Mul/normal_mul(s1).c:11) [1209]  (0 ns)
	'add' operation ('tmp_236', Mul/normal_mul(s1).c:13) [1216]  (1.95 ns)
	'getelementptr' operation ('A_addr_46', Mul/normal_mul(s1).c:13) [1218]  (0 ns)
	'load' operation ('A_load_46', Mul/normal_mul(s1).c:13) on array 'A' [1223]  (3.26 ns)

 <State 187>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_46', Mul/normal_mul(s1).c:13) on array 'A' [1223]  (3.26 ns)

 <State 188>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_6', Mul/normal_mul(s1).c:13) [1225]  (8.47 ns)

 <State 189>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_6', Mul/normal_mul(s1).c:13) [1227]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_6', Mul/normal_mul(s1).c:13 on array 'C' [1228]  (3.26 ns)

 <State 190>: 5.2ns
The critical path consists of the following:
	'phi' operation ('k_5_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_5_7', Mul/normal_mul(s1).c:11) [1235]  (0 ns)
	'add' operation ('tmp_240', Mul/normal_mul(s1).c:13) [1242]  (1.95 ns)
	'getelementptr' operation ('A_addr_47', Mul/normal_mul(s1).c:13) [1244]  (0 ns)
	'load' operation ('A_load_47', Mul/normal_mul(s1).c:13) on array 'A' [1249]  (3.26 ns)

 <State 191>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_47', Mul/normal_mul(s1).c:13) on array 'A' [1249]  (3.26 ns)

 <State 192>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_5_7', Mul/normal_mul(s1).c:13) [1251]  (8.47 ns)

 <State 193>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_5_7', Mul/normal_mul(s1).c:13) [1253]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_5_7', Mul/normal_mul(s1).c:13 on array 'C' [1254]  (3.26 ns)

 <State 194>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6', Mul/normal_mul(s1).c:11) [1261]  (0 ns)
	'getelementptr' operation ('B_addr_48', Mul/normal_mul(s1).c:13) [1271]  (0 ns)
	'load' operation ('B_load_48', Mul/normal_mul(s1).c:13) on array 'B' [1273]  (3.26 ns)

 <State 195>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_48', Mul/normal_mul(s1).c:13) on array 'A' [1272]  (3.26 ns)

 <State 196>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6', Mul/normal_mul(s1).c:13) [1274]  (8.47 ns)

 <State 197>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6', Mul/normal_mul(s1).c:13) [1276]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6', Mul/normal_mul(s1).c:13 on array 'C' [1277]  (3.26 ns)

 <State 198>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_1', Mul/normal_mul(s1).c:11) [1284]  (0 ns)
	'getelementptr' operation ('A_addr_49', Mul/normal_mul(s1).c:13) [1291]  (0 ns)
	'load' operation ('A_load_49', Mul/normal_mul(s1).c:13) on array 'A' [1296]  (3.26 ns)

 <State 199>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_49', Mul/normal_mul(s1).c:13) on array 'A' [1296]  (3.26 ns)

 <State 200>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_1', Mul/normal_mul(s1).c:13) [1298]  (8.47 ns)

 <State 201>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_1', Mul/normal_mul(s1).c:13) [1300]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_1', Mul/normal_mul(s1).c:13 on array 'C' [1301]  (3.26 ns)

 <State 202>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_2', Mul/normal_mul(s1).c:11) [1308]  (0 ns)
	'getelementptr' operation ('A_addr_50', Mul/normal_mul(s1).c:13) [1315]  (0 ns)
	'load' operation ('A_load_50', Mul/normal_mul(s1).c:13) on array 'A' [1320]  (3.26 ns)

 <State 203>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_50', Mul/normal_mul(s1).c:13) on array 'A' [1320]  (3.26 ns)

 <State 204>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_2', Mul/normal_mul(s1).c:13) [1322]  (8.47 ns)

 <State 205>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_2', Mul/normal_mul(s1).c:13) [1324]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_2', Mul/normal_mul(s1).c:13 on array 'C' [1325]  (3.26 ns)

 <State 206>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_3', Mul/normal_mul(s1).c:11) [1332]  (0 ns)
	'or' operation ('tmp_257', Mul/normal_mul(s1).c:11) [1341]  (0 ns)
	'getelementptr' operation ('B_addr_51', Mul/normal_mul(s1).c:13) [1343]  (0 ns)
	'load' operation ('B_load_51', Mul/normal_mul(s1).c:13) on array 'B' [1345]  (3.26 ns)

 <State 207>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_51', Mul/normal_mul(s1).c:13) on array 'A' [1344]  (3.26 ns)

 <State 208>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_3', Mul/normal_mul(s1).c:13) [1346]  (8.47 ns)

 <State 209>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_3', Mul/normal_mul(s1).c:13) [1348]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_3', Mul/normal_mul(s1).c:13 on array 'C' [1349]  (3.26 ns)

 <State 210>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_4', Mul/normal_mul(s1).c:11) [1356]  (0 ns)
	'getelementptr' operation ('A_addr_52', Mul/normal_mul(s1).c:13) [1363]  (0 ns)
	'load' operation ('A_load_52', Mul/normal_mul(s1).c:13) on array 'A' [1368]  (3.26 ns)

 <State 211>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_52', Mul/normal_mul(s1).c:13) on array 'A' [1368]  (3.26 ns)

 <State 212>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_4', Mul/normal_mul(s1).c:13) [1370]  (8.47 ns)

 <State 213>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_4', Mul/normal_mul(s1).c:13) [1372]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_4', Mul/normal_mul(s1).c:13 on array 'C' [1373]  (3.26 ns)

 <State 214>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_5', Mul/normal_mul(s1).c:11) [1380]  (0 ns)
	'or' operation ('tmp_265', Mul/normal_mul(s1).c:11) [1389]  (0 ns)
	'getelementptr' operation ('B_addr_53', Mul/normal_mul(s1).c:13) [1391]  (0 ns)
	'load' operation ('B_load_53', Mul/normal_mul(s1).c:13) on array 'B' [1393]  (3.26 ns)

 <State 215>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_53', Mul/normal_mul(s1).c:13) on array 'A' [1392]  (3.26 ns)

 <State 216>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_5', Mul/normal_mul(s1).c:13) [1394]  (8.47 ns)

 <State 217>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_5', Mul/normal_mul(s1).c:13) [1396]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_5', Mul/normal_mul(s1).c:13 on array 'C' [1397]  (3.26 ns)

 <State 218>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_6', Mul/normal_mul(s1).c:11) [1404]  (0 ns)
	'or' operation ('tmp_269', Mul/normal_mul(s1).c:11) [1413]  (0 ns)
	'getelementptr' operation ('B_addr_54', Mul/normal_mul(s1).c:13) [1415]  (0 ns)
	'load' operation ('B_load_54', Mul/normal_mul(s1).c:13) on array 'B' [1417]  (3.26 ns)

 <State 219>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_54', Mul/normal_mul(s1).c:13) on array 'A' [1416]  (3.26 ns)

 <State 220>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_6', Mul/normal_mul(s1).c:13) [1418]  (8.47 ns)

 <State 221>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_6', Mul/normal_mul(s1).c:13) [1420]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_6', Mul/normal_mul(s1).c:13 on array 'C' [1421]  (3.26 ns)

 <State 222>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k_6_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_6_7', Mul/normal_mul(s1).c:11) [1428]  (0 ns)
	'or' operation ('tmp_273', Mul/normal_mul(s1).c:11) [1437]  (0 ns)
	'getelementptr' operation ('B_addr_55', Mul/normal_mul(s1).c:13) [1439]  (0 ns)
	'load' operation ('B_load_55', Mul/normal_mul(s1).c:13) on array 'B' [1441]  (3.26 ns)

 <State 223>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_55', Mul/normal_mul(s1).c:13) on array 'A' [1440]  (3.26 ns)

 <State 224>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_6_7', Mul/normal_mul(s1).c:13) [1442]  (8.47 ns)

 <State 225>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_6_7', Mul/normal_mul(s1).c:13) [1444]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_6_7', Mul/normal_mul(s1).c:13 on array 'C' [1445]  (3.26 ns)

 <State 226>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7', Mul/normal_mul(s1).c:11) [1452]  (0 ns)
	'xor' operation ('tmp_275', Mul/normal_mul(s1).c:13) [1458]  (1.12 ns)
	'getelementptr' operation ('A_addr_56', Mul/normal_mul(s1).c:13) [1461]  (0 ns)
	'load' operation ('A_load_56', Mul/normal_mul(s1).c:13) on array 'A' [1465]  (3.26 ns)

 <State 227>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_56', Mul/normal_mul(s1).c:13) on array 'A' [1465]  (3.26 ns)

 <State 228>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7', Mul/normal_mul(s1).c:13) [1467]  (8.47 ns)

 <State 229>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7', Mul/normal_mul(s1).c:13) [1469]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7', Mul/normal_mul(s1).c:13 on array 'C' [1470]  (3.26 ns)

 <State 230>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_1', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_1', Mul/normal_mul(s1).c:11) [1477]  (0 ns)
	'xor' operation ('tmp_278', Mul/normal_mul(s1).c:13) [1483]  (1.12 ns)
	'getelementptr' operation ('A_addr_57', Mul/normal_mul(s1).c:13) [1486]  (0 ns)
	'load' operation ('A_load_57', Mul/normal_mul(s1).c:13) on array 'A' [1491]  (3.26 ns)

 <State 231>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_57', Mul/normal_mul(s1).c:13) on array 'A' [1491]  (3.26 ns)

 <State 232>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_1', Mul/normal_mul(s1).c:13) [1493]  (8.47 ns)

 <State 233>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_1', Mul/normal_mul(s1).c:13) [1495]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_1', Mul/normal_mul(s1).c:13 on array 'C' [1496]  (3.26 ns)

 <State 234>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_2', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_2', Mul/normal_mul(s1).c:11) [1503]  (0 ns)
	'xor' operation ('tmp_282', Mul/normal_mul(s1).c:13) [1509]  (1.12 ns)
	'getelementptr' operation ('A_addr_58', Mul/normal_mul(s1).c:13) [1512]  (0 ns)
	'load' operation ('A_load_58', Mul/normal_mul(s1).c:13) on array 'A' [1517]  (3.26 ns)

 <State 235>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_58', Mul/normal_mul(s1).c:13) on array 'A' [1517]  (3.26 ns)

 <State 236>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_2', Mul/normal_mul(s1).c:13) [1519]  (8.47 ns)

 <State 237>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_2', Mul/normal_mul(s1).c:13) [1521]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_2', Mul/normal_mul(s1).c:13 on array 'C' [1522]  (3.26 ns)

 <State 238>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_3', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_3', Mul/normal_mul(s1).c:11) [1529]  (0 ns)
	'xor' operation ('tmp_286', Mul/normal_mul(s1).c:13) [1535]  (1.12 ns)
	'getelementptr' operation ('A_addr_59', Mul/normal_mul(s1).c:13) [1538]  (0 ns)
	'load' operation ('A_load_59', Mul/normal_mul(s1).c:13) on array 'A' [1543]  (3.26 ns)

 <State 239>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_59', Mul/normal_mul(s1).c:13) on array 'A' [1543]  (3.26 ns)

 <State 240>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_3', Mul/normal_mul(s1).c:13) [1545]  (8.47 ns)

 <State 241>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_3', Mul/normal_mul(s1).c:13) [1547]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_3', Mul/normal_mul(s1).c:13 on array 'C' [1548]  (3.26 ns)

 <State 242>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_4', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_4', Mul/normal_mul(s1).c:11) [1555]  (0 ns)
	'xor' operation ('tmp_290', Mul/normal_mul(s1).c:13) [1561]  (1.12 ns)
	'getelementptr' operation ('A_addr_60', Mul/normal_mul(s1).c:13) [1564]  (0 ns)
	'load' operation ('A_load_60', Mul/normal_mul(s1).c:13) on array 'A' [1569]  (3.26 ns)

 <State 243>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_60', Mul/normal_mul(s1).c:13) on array 'A' [1569]  (3.26 ns)

 <State 244>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_4', Mul/normal_mul(s1).c:13) [1571]  (8.47 ns)

 <State 245>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_4', Mul/normal_mul(s1).c:13) [1573]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_4', Mul/normal_mul(s1).c:13 on array 'C' [1574]  (3.26 ns)

 <State 246>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_5', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_5', Mul/normal_mul(s1).c:11) [1581]  (0 ns)
	'xor' operation ('tmp_294', Mul/normal_mul(s1).c:13) [1587]  (1.12 ns)
	'getelementptr' operation ('A_addr_61', Mul/normal_mul(s1).c:13) [1590]  (0 ns)
	'load' operation ('A_load_61', Mul/normal_mul(s1).c:13) on array 'A' [1595]  (3.26 ns)

 <State 247>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_61', Mul/normal_mul(s1).c:13) on array 'A' [1595]  (3.26 ns)

 <State 248>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_5', Mul/normal_mul(s1).c:13) [1597]  (8.47 ns)

 <State 249>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_5', Mul/normal_mul(s1).c:13) [1599]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_5', Mul/normal_mul(s1).c:13 on array 'C' [1600]  (3.26 ns)

 <State 250>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_6', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_6', Mul/normal_mul(s1).c:11) [1607]  (0 ns)
	'xor' operation ('tmp_298', Mul/normal_mul(s1).c:13) [1613]  (1.12 ns)
	'getelementptr' operation ('A_addr_62', Mul/normal_mul(s1).c:13) [1616]  (0 ns)
	'load' operation ('A_load_62', Mul/normal_mul(s1).c:13) on array 'A' [1621]  (3.26 ns)

 <State 251>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_62', Mul/normal_mul(s1).c:13) on array 'A' [1621]  (3.26 ns)

 <State 252>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_6', Mul/normal_mul(s1).c:13) [1623]  (8.47 ns)

 <State 253>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_6', Mul/normal_mul(s1).c:13) [1625]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_6', Mul/normal_mul(s1).c:13 on array 'C' [1626]  (3.26 ns)

 <State 254>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k_7_7', Mul/normal_mul(s1).c:11) with incoming values : ('k_1_7_7', Mul/normal_mul(s1).c:11) [1633]  (0 ns)
	'xor' operation ('tmp_302', Mul/normal_mul(s1).c:13) [1639]  (1.12 ns)
	'getelementptr' operation ('A_addr_63', Mul/normal_mul(s1).c:13) [1642]  (0 ns)
	'load' operation ('A_load_63', Mul/normal_mul(s1).c:13) on array 'A' [1647]  (3.26 ns)

 <State 255>: 3.26ns
The critical path consists of the following:
	'load' operation ('A_load_63', Mul/normal_mul(s1).c:13) on array 'A' [1647]  (3.26 ns)

 <State 256>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5_7_7', Mul/normal_mul(s1).c:13) [1649]  (8.47 ns)

 <State 257>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6_7_7', Mul/normal_mul(s1).c:13) [1651]  (2.7 ns)
	'store' operation (Mul/normal_mul(s1).c:13) of variable 'tmp_6_7_7', Mul/normal_mul(s1).c:13 on array 'C' [1652]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
