PPA Report for shift_register_reset
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 16
IO Count: 20
Cell Count: 46

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 925.07 MHz
Reg-to-Reg Critical Path Delay: 0.939 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
