#block name x y subblk  block number
#---------- --  --  ------  ------------
ResetShiftReg[1]~FF	60	92	0	#0
ResetShiftReg[0]~FF	60	93	0	#1
Axi0ResetReg[0]~FF	18	58	0	#2
DdrCtrl_CFG_RST_N~FF	60	90	0	#3
PowerOnResetCnt[0]~FF	60	95	0	#4
Axi0ResetReg[1]~FF	18	49	0	#5
Axi0ResetReg[2]~FF	36	43	0	#6
DdrInitDone~FF	10	62	0	#7
DdrCtrl_CFG_SEQ_START~FF	128	182	0	#8
U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF	124	183	0	#9
U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF	122	180	0	#10
U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF	122	178	0	#11
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF	6	61	0	#12
U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF	124	184	0	#13
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF	6	62	0	#14
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF	6	63	0	#15
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF	6	64	0	#16
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF	6	65	0	#17
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF	6	66	0	#18
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF	6	67	0	#19
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF	6	68	0	#20
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF	6	69	0	#21
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF	6	70	0	#22
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF	6	71	0	#23
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF	6	72	0	#24
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF	6	73	0	#25
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF	6	74	0	#26
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF	6	75	0	#27
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF	6	76	0	#28
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF	6	77	0	#29
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF	6	78	0	#30
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF	6	79	0	#31
U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF	6	80	0	#32
u_VsyHsyGenerator/pCnt_value[0]~FF	48	34	0	#33
u_VsyHsyGenerator/frameCnt_value[0]~FF	46	63	0	#34
u_VsyHsyGenerator/vsynDl[0]~FF	52	61	0	#35
u_VsyHsyGenerator/pCntInc~FF	52	47	0	#36
u_VsyHsyGenerator/hsynDl[0]~FF	54	47	0	#37
u_VsyHsyGenerator/hsynCnt_value[0]~FF	46	51	0	#38
u_VsyHsyGenerator/pCnt_value[1]~FF	50	35	0	#39
u_VsyHsyGenerator/pCnt_value[2]~FF	50	37	0	#40
u_VsyHsyGenerator/pCnt_value[3]~FF	52	37	0	#41
u_VsyHsyGenerator/pCnt_value[4]~FF	50	41	0	#42
u_VsyHsyGenerator/pCnt_value[5]~FF	50	38	0	#43
u_VsyHsyGenerator/pCnt_value[6]~FF	48	37	0	#44
u_VsyHsyGenerator/pCnt_value[7]~FF	52	41	0	#45
u_VsyHsyGenerator/pCnt_value[8]~FF	52	42	0	#46
u_VsyHsyGenerator/pCnt_value[9]~FF	48	44	0	#47
u_VsyHsyGenerator/pCnt_value[10]~FF	52	44	0	#48
u_VsyHsyGenerator/frameCnt_value[1]~FF	50	63	0	#49
u_VsyHsyGenerator/frameCnt_value[2]~FF	50	64	0	#50
u_VsyHsyGenerator/frameCnt_value[3]~FF	48	65	0	#51
u_VsyHsyGenerator/frameCnt_value[4]~FF	44	66	0	#52
u_VsyHsyGenerator/frameCnt_value[5]~FF	48	67	0	#53
u_VsyHsyGenerator/frameCnt_value[6]~FF	44	68	0	#54
u_VsyHsyGenerator/frameCnt_value[7]~FF	48	69	0	#55
u_VsyHsyGenerator/frameCnt_value[8]~FF	44	64	0	#56
u_VsyHsyGenerator/frameCnt_value[9]~FF	46	69	0	#57
u_VsyHsyGenerator/vsynDl[1]~FF	54	61	0	#58
u_VsyHsyGenerator/vsynDl[2]~FF	56	63	0	#59
XYCrop_frame_vsync~FF	58	64	0	#60
u_VsyHsyGenerator/hsynDl[1]~FF	50	47	0	#61
u_VsyHsyGenerator/hsynDl[2]~FF	50	48	0	#62
XYCrop_frame_href~FF	52	48	0	#63
u_VsyHsyGenerator/hsynCnt_value[1]~FF	48	51	0	#64
u_VsyHsyGenerator/hsynCnt_value[2]~FF	48	52	0	#65
u_VsyHsyGenerator/hsynCnt_value[3]~FF	48	53	0	#66
u_VsyHsyGenerator/hsynCnt_value[4]~FF	50	54	0	#67
u_VsyHsyGenerator/hsynCnt_value[5]~FF	46	54	0	#68
u_VsyHsyGenerator/hsynCnt_value[6]~FF	46	56	0	#69
u_VsyHsyGenerator/hsynCnt_value[7]~FF	46	58	0	#70
u_VsyHsyGenerator/hsynCnt_value[8]~FF	50	58	0	#71
u_VsyHsyGenerator/hsynCnt_value[9]~FF	46	59	0	#72
u_axi4_ctrl/wframe_vsync_dly[0]~FF	58	85	0	#73
u_axi4_ctrl/wframe_index[1]~FF	114	124	0	#74
u_axi4_ctrl/rframe_vsync_dly[0]~FF	38	45	0	#75
u_axi4_ctrl/wfifo_cnt[0]~FF	84	119	0	#76
u_axi4_ctrl/wfifo_rst~FF	82	119	0	#77
u_axi4_ctrl/wframe_index[0]~FF	114	125	0	#78
u_axi4_ctrl/rframe_index[0]~FF	116	125	0	#79
u_axi4_ctrl/state[0]~FF	110	84	0	#80
u_axi4_ctrl/wframe_vsync_dly[1]~FF	62	112	0	#81
DdrCtrl_WSTRB_0[15]~FF	128	77	0	#82
DdrCtrl_ATYPE_0~FF	126	97	0	#83
u_axi4_ctrl/wframe_vsync_dly[3]~FF	90	123	0	#84
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF	82	93	0	#85
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF	82	92	0	#86
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF	82	94	0	#87
u_axi4_ctrl/wfifo_cnt[4]~FF	82	123	0	#88
u_axi4_ctrl/wfifo_cnt[3]~FF	82	122	0	#89
u_axi4_ctrl/wdata_cnt_dly[0]~FF	114	64	0	#90
u_axi4_ctrl/rdata_cnt_dly[1]~FF	108	93	0	#91
u_axi4_ctrl/rdata_cnt_dly[0]~FF	110	93	0	#92
u_axi4_ctrl/wfifo_cnt[2]~FF	84	122	0	#93
u_axi4_ctrl/wfifo_cnt[1]~FF	82	120	0	#94
u_axi4_ctrl/rframe_vsync_dly[3]~FF	106	124	0	#95
u_axi4_ctrl/rframe_vsync_dly[2]~FF	104	126	0	#96
u_axi4_ctrl/rfifo_wenb~FF	112	88	0	#97
u_axi4_ctrl/rframe_vsync_dly[1]~FF	50	123	0	#98
u_axi4_ctrl/rfifo_wdata[0]~FF	128	10	0	#99
u_axi4_ctrl/wframe_vsync_dly[2]~FF	86	118	0	#100
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF	78	78	0	#101
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF	78	81	0	#102
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF	84	82	0	#103
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF	78	82	0	#104
u_axi4_ctrl/wfifo_empty~FF	98	74	0	#105
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF	78	89	0	#106
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF	78	80	0	#107
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF	78	88	0	#108
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF	100	87	0	#109
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF	78	87	0	#110
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF	100	76	0	#111
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF	70	76	0	#112
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF	78	86	0	#113
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF	100	74	0	#114
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF	78	85	0	#115
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF	78	84	0	#116
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF	78	83	0	#117
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF	78	79	0	#118
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF	102	85	0	#119
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF	102	86	0	#120
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF	102	87	0	#121
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF	102	88	0	#122
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF	102	89	0	#123
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF	102	90	0	#124
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF	102	91	0	#125
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF	102	92	0	#126
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF	102	93	0	#127
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF	84	76	0	#128
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF	92	75	0	#129
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF	102	75	0	#130
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF	88	74	0	#131
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF	84	83	0	#132
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF	94	81	0	#133
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF	92	84	0	#134
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF	86	80	0	#135
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF	96	85	0	#136
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF	70	77	0	#137
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF	72	77	0	#138
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF	72	82	0	#139
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF	72	84	0	#140
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF	72	80	0	#141
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF	72	83	0	#142
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF	72	88	0	#143
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF	72	86	0	#144
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF	74	87	0	#145
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF	96	73	0	#146
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF	96	74	0	#147
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF	96	76	0	#148
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF	96	78	0	#149
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF	94	78	0	#150
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF	94	79	0	#151
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF	94	80	0	#152
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF	94	82	0	#153
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF	96	83	0	#154
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF	98	83	0	#155
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF	90	75	0	#156
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF	86	75	0	#157
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF	84	81	0	#158
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF	90	90	0	#159
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF	88	83	0	#160
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF	92	85	0	#161
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF	92	90	0	#162
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF	88	84	0	#163
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF	96	84	0	#164
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF	90	71	0	#165
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF	86	78	0	#166
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF	90	73	0	#167
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF	90	77	0	#168
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF	84	75	0	#169
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF	90	94	0	#170
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF	88	71	0	#171
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF	90	85	0	#172
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF	82	83	0	#173
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF	82	82	0	#174
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF	86	85	0	#175
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF	82	90	0	#176
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF	80	79	0	#177
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF	80	75	0	#178
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF	84	85	0	#179
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF	86	74	0	#180
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF	82	75	0	#181
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF	74	90	0	#182
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF	74	88	0	#183
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF	80	86	0	#184
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF	78	74	0	#185
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF	72	76	0	#186
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF	74	75	0	#187
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF	76	79	0	#188
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF	72	89	0	#189
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF	76	85	0	#190
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF	74	85	0	#191
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF	74	91	0	#192
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF	74	89	0	#193
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF	74	86	0	#194
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF	90	74	0	#195
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF	86	73	0	#196
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF	90	72	0	#197
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF	94	77	0	#198
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF	88	76	0	#199
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF	92	92	0	#200
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF	92	71	0	#201
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF	90	82	0	#202
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF	86	82	0	#203
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF	88	82	0	#204
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF	94	72	0	#205
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF	94	73	0	#206
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF	94	74	0	#207
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF	96	77	0	#208
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF	92	76	0	#209
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF	94	88	0	#210
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF	94	75	0	#211
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF	92	82	0	#212
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF	94	83	0	#213
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF	96	82	0	#214
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF	82	95	0	#215
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF	36	41	0	#216
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF	36	40	0	#217
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF	104	37	0	#218
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF	110	20	0	#219
u_axi4_ctrl/rfifo_empty~FF	84	22	0	#220
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF	100	24	0	#221
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF	94	25	0	#222
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF	106	23	0	#223
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF	112	21	0	#224
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF	112	22	0	#225
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF	112	23	0	#226
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF	112	24	0	#227
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF	112	25	0	#228
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF	112	26	0	#229
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF	112	27	0	#230
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF	112	28	0	#231
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF	106	12	0	#232
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF	106	13	0	#233
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF	106	14	0	#234
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF	106	15	0	#235
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF	106	16	0	#236
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF	106	17	0	#237
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF	106	18	0	#238
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF	106	19	0	#239
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF	106	20	0	#240
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF	106	21	0	#241
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF	106	22	0	#242
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF	100	15	0	#243
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF	102	14	0	#244
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF	88	16	0	#245
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF	88	14	0	#246
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF	92	13	0	#247
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF	96	17	0	#248
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF	104	21	0	#249
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF	92	27	0	#250
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF	100	27	0	#251
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF	106	31	0	#252
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF	106	32	0	#253
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF	106	36	0	#254
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF	106	38	0	#255
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF	108	35	0	#256
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF	108	36	0	#257
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF	108	32	0	#258
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF	108	34	0	#259
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF	108	29	0	#260
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF	94	26	0	#261
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF	92	26	0	#262
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF	92	24	0	#263
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF	90	24	0	#264
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF	90	21	0	#265
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF	96	21	0	#266
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF	98	20	0	#267
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF	96	20	0	#268
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF	102	15	0	#269
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF	94	17	0	#270
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF	86	18	0	#271
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF	86	21	0	#272
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF	96	15	0	#273
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF	102	27	0	#274
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF	100	29	0	#275
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF	100	30	0	#276
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF	100	28	0	#277
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF	106	25	0	#278
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF	108	24	0	#279
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF	112	31	0	#280
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF	104	28	0	#281
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF	102	26	0	#282
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF	104	30	0	#283
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF	104	23	0	#284
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF	108	23	0	#285
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF	86	24	0	#286
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF	94	29	0	#287
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF	102	19	0	#288
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF	86	34	0	#289
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF	104	15	0	#290
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF	102	31	0	#291
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF	100	32	0	#292
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF	102	30	0	#293
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF	100	31	0	#294
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF	104	31	0	#295
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF	98	31	0	#296
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF	86	35	0	#297
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF	88	36	0	#298
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF	104	35	0	#299
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF	106	35	0	#300
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF	102	32	0	#301
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF	106	33	0	#302
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF	106	30	0	#303
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF	102	25	0	#304
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF	104	27	0	#305
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF	112	29	0	#306
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF	108	25	0	#307
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF	104	32	0	#308
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF	106	24	0	#309
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF	106	27	0	#310
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF	104	22	0	#311
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF	108	21	0	#312
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF	96	24	0	#313
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF	96	27	0	#314
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF	100	26	0	#315
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF	106	28	0	#316
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF	104	26	0	#317
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF	92	25	0	#318
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF	96	29	0	#319
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF	100	22	0	#320
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF	100	21	0	#321
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF	104	38	0	#322
u_axi4_ctrl/rframe_index[1]~FF	116	124	0	#323
u_axi4_ctrl/state[1]~FF	114	86	0	#324
u_axi4_ctrl/state[2]~FF	112	91	0	#325
u_axi4_ctrl/awaddr[10]~FF	112	110	0	#326
u_axi4_ctrl/awaddr[11]~FF	112	111	0	#327
u_axi4_ctrl/awaddr[12]~FF	112	112	0	#328
u_axi4_ctrl/awaddr[13]~FF	112	113	0	#329
u_axi4_ctrl/awaddr[14]~FF	112	114	0	#330
u_axi4_ctrl/awaddr[15]~FF	112	115	0	#331
u_axi4_ctrl/awaddr[16]~FF	112	116	0	#332
u_axi4_ctrl/awaddr[17]~FF	112	117	0	#333
u_axi4_ctrl/awaddr[18]~FF	112	118	0	#334
u_axi4_ctrl/awaddr[19]~FF	112	119	0	#335
u_axi4_ctrl/awaddr[20]~FF	112	120	0	#336
u_axi4_ctrl/awaddr[21]~FF	112	121	0	#337
u_axi4_ctrl/awaddr[22]~FF	112	122	0	#338
u_axi4_ctrl/awaddr[23]~FF	112	123	0	#339
u_axi4_ctrl/araddr[10]~FF	116	110	0	#340
u_axi4_ctrl/araddr[11]~FF	116	111	0	#341
u_axi4_ctrl/araddr[12]~FF	116	112	0	#342
u_axi4_ctrl/araddr[13]~FF	116	113	0	#343
u_axi4_ctrl/araddr[14]~FF	116	114	0	#344
u_axi4_ctrl/araddr[15]~FF	116	115	0	#345
u_axi4_ctrl/araddr[16]~FF	116	116	0	#346
u_axi4_ctrl/araddr[17]~FF	116	117	0	#347
u_axi4_ctrl/araddr[18]~FF	116	118	0	#348
u_axi4_ctrl/araddr[19]~FF	116	119	0	#349
u_axi4_ctrl/araddr[20]~FF	116	120	0	#350
u_axi4_ctrl/araddr[21]~FF	116	121	0	#351
u_axi4_ctrl/araddr[22]~FF	116	122	0	#352
u_axi4_ctrl/araddr[23]~FF	116	123	0	#353
DdrCtrl_AADDR_0[10]~FF	112	109	0	#354
DdrCtrl_AADDR_0[11]~FF	114	111	0	#355
DdrCtrl_AADDR_0[12]~FF	114	112	0	#356
DdrCtrl_AADDR_0[13]~FF	120	113	0	#357
DdrCtrl_AADDR_0[14]~FF	114	114	0	#358
DdrCtrl_AADDR_0[15]~FF	118	115	0	#359
DdrCtrl_AADDR_0[16]~FF	118	116	0	#360
DdrCtrl_AADDR_0[17]~FF	120	117	0	#361
DdrCtrl_AADDR_0[18]~FF	114	118	0	#362
DdrCtrl_AADDR_0[19]~FF	120	120	0	#363
DdrCtrl_AADDR_0[20]~FF	114	120	0	#364
DdrCtrl_AADDR_0[21]~FF	120	121	0	#365
DdrCtrl_AADDR_0[22]~FF	120	122	0	#366
DdrCtrl_AADDR_0[23]~FF	118	123	0	#367
DdrCtrl_AADDR_0[24]~FF	118	125	0	#368
DdrCtrl_AADDR_0[25]~FF	118	124	0	#369
u_axi4_ctrl/wdata_cnt_dly[1]~FF	112	64	0	#370
u_axi4_ctrl/wdata_cnt_dly[2]~FF	112	62	0	#371
u_axi4_ctrl/wdata_cnt_dly[3]~FF	112	63	0	#372
u_axi4_ctrl/wdata_cnt_dly[4]~FF	108	64	0	#373
u_axi4_ctrl/wdata_cnt_dly[5]~FF	108	65	0	#374
u_axi4_ctrl/wdata_cnt_dly[6]~FF	110	66	0	#375
u_axi4_ctrl/wdata_cnt_dly[7]~FF	110	64	0	#376
u_axi4_ctrl/wdata_cnt_dly[8]~FF	110	65	0	#377
u_axi4_ctrl/rdata_cnt_dly[2]~FF	108	94	0	#378
u_axi4_ctrl/rdata_cnt_dly[3]~FF	110	94	0	#379
u_axi4_ctrl/rdata_cnt_dly[4]~FF	108	95	0	#380
u_axi4_ctrl/rdata_cnt_dly[5]~FF	110	95	0	#381
u_axi4_ctrl/rdata_cnt_dly[6]~FF	108	97	0	#382
u_axi4_ctrl/rdata_cnt_dly[7]~FF	106	96	0	#383
u_axi4_ctrl/rdata_cnt_dly[8]~FF	106	97	0	#384
u_axi4_ctrl/rfifo_wdata[1]~FF	128	11	0	#385
u_axi4_ctrl/rfifo_wdata[2]~FF	126	10	0	#386
u_axi4_ctrl/rfifo_wdata[3]~FF	124	11	0	#387
u_axi4_ctrl/rfifo_wdata[4]~FF	126	26	0	#388
u_axi4_ctrl/rfifo_wdata[5]~FF	124	19	0	#389
u_axi4_ctrl/rfifo_wdata[6]~FF	118	10	0	#390
u_axi4_ctrl/rfifo_wdata[7]~FF	126	11	0	#391
u_axi4_ctrl/rfifo_wdata[8]~FF	120	20	0	#392
u_axi4_ctrl/rfifo_wdata[9]~FF	120	22	0	#393
u_axi4_ctrl/rfifo_wdata[10]~FF	122	10	0	#394
u_axi4_ctrl/rfifo_wdata[11]~FF	116	11	0	#395
u_axi4_ctrl/rfifo_wdata[12]~FF	126	24	0	#396
u_axi4_ctrl/rfifo_wdata[13]~FF	116	28	0	#397
u_axi4_ctrl/rfifo_wdata[14]~FF	122	26	0	#398
u_axi4_ctrl/rfifo_wdata[15]~FF	118	27	0	#399
u_axi4_ctrl/rfifo_wdata[16]~FF	128	21	0	#400
u_axi4_ctrl/rfifo_wdata[17]~FF	124	21	0	#401
u_axi4_ctrl/rfifo_wdata[18]~FF	126	30	0	#402
u_axi4_ctrl/rfifo_wdata[19]~FF	126	21	0	#403
u_axi4_ctrl/rfifo_wdata[20]~FF	124	33	0	#404
u_axi4_ctrl/rfifo_wdata[21]~FF	128	41	0	#405
u_axi4_ctrl/rfifo_wdata[22]~FF	114	20	0	#406
u_axi4_ctrl/rfifo_wdata[23]~FF	118	21	0	#407
u_axi4_ctrl/rfifo_wdata[24]~FF	112	37	0	#408
u_axi4_ctrl/rfifo_wdata[25]~FF	116	36	0	#409
u_axi4_ctrl/rfifo_wdata[26]~FF	118	25	0	#410
u_axi4_ctrl/rfifo_wdata[27]~FF	128	35	0	#411
u_axi4_ctrl/rfifo_wdata[28]~FF	114	36	0	#412
u_axi4_ctrl/rfifo_wdata[29]~FF	104	41	0	#413
u_axi4_ctrl/rfifo_wdata[30]~FF	118	37	0	#414
u_axi4_ctrl/rfifo_wdata[31]~FF	124	37	0	#415
u_axi4_ctrl/rfifo_wdata[32]~FF	124	35	0	#416
u_axi4_ctrl/rfifo_wdata[33]~FF	128	19	0	#417
u_axi4_ctrl/rfifo_wdata[34]~FF	118	31	0	#418
u_axi4_ctrl/rfifo_wdata[35]~FF	118	28	0	#419
u_axi4_ctrl/rfifo_wdata[36]~FF	128	38	0	#420
u_axi4_ctrl/rfifo_wdata[37]~FF	128	39	0	#421
u_axi4_ctrl/rfifo_wdata[38]~FF	118	41	0	#422
u_axi4_ctrl/rfifo_wdata[39]~FF	108	40	0	#423
u_axi4_ctrl/rfifo_wdata[40]~FF	104	39	0	#424
u_axi4_ctrl/rfifo_wdata[41]~FF	112	39	0	#425
u_axi4_ctrl/rfifo_wdata[42]~FF	96	43	0	#426
u_axi4_ctrl/rfifo_wdata[43]~FF	100	43	0	#427
u_axi4_ctrl/rfifo_wdata[44]~FF	106	43	0	#428
u_axi4_ctrl/rfifo_wdata[45]~FF	102	44	0	#429
u_axi4_ctrl/rfifo_wdata[46]~FF	120	45	0	#430
u_axi4_ctrl/rfifo_wdata[47]~FF	122	39	0	#431
u_axi4_ctrl/rfifo_wdata[48]~FF	126	16	0	#432
u_axi4_ctrl/rfifo_wdata[49]~FF	128	46	0	#433
u_axi4_ctrl/rfifo_wdata[50]~FF	124	18	0	#434
u_axi4_ctrl/rfifo_wdata[51]~FF	118	44	0	#435
u_axi4_ctrl/rfifo_wdata[52]~FF	124	45	0	#436
u_axi4_ctrl/rfifo_wdata[53]~FF	124	50	0	#437
u_axi4_ctrl/rfifo_wdata[54]~FF	122	51	0	#438
u_axi4_ctrl/rfifo_wdata[55]~FF	104	50	0	#439
u_axi4_ctrl/rfifo_wdata[56]~FF	112	50	0	#440
u_axi4_ctrl/rfifo_wdata[57]~FF	114	54	0	#441
u_axi4_ctrl/rfifo_wdata[58]~FF	98	45	0	#442
u_axi4_ctrl/rfifo_wdata[59]~FF	96	46	0	#443
u_axi4_ctrl/rfifo_wdata[60]~FF	118	57	0	#444
u_axi4_ctrl/rfifo_wdata[61]~FF	100	41	0	#445
u_axi4_ctrl/rfifo_wdata[62]~FF	126	58	0	#446
u_axi4_ctrl/rfifo_wdata[63]~FF	118	58	0	#447
u_axi4_ctrl/rfifo_wdata[64]~FF	124	61	0	#448
u_axi4_ctrl/rfifo_wdata[65]~FF	128	62	0	#449
u_axi4_ctrl/rfifo_wdata[66]~FF	118	12	0	#450
u_axi4_ctrl/rfifo_wdata[67]~FF	118	55	0	#451
u_axi4_ctrl/rfifo_wdata[68]~FF	124	46	0	#452
u_axi4_ctrl/rfifo_wdata[69]~FF	126	66	0	#453
u_axi4_ctrl/rfifo_wdata[70]~FF	106	66	0	#454
u_axi4_ctrl/rfifo_wdata[71]~FF	116	64	0	#455
u_axi4_ctrl/rfifo_wdata[72]~FF	100	61	0	#456
u_axi4_ctrl/rfifo_wdata[73]~FF	102	68	0	#457
u_axi4_ctrl/rfifo_wdata[74]~FF	86	65	0	#458
u_axi4_ctrl/rfifo_wdata[75]~FF	94	52	0	#459
u_axi4_ctrl/rfifo_wdata[76]~FF	96	63	0	#460
u_axi4_ctrl/rfifo_wdata[77]~FF	108	69	0	#461
u_axi4_ctrl/rfifo_wdata[78]~FF	118	62	0	#462
u_axi4_ctrl/rfifo_wdata[79]~FF	118	52	0	#463
u_axi4_ctrl/rfifo_wdata[80]~FF	124	67	0	#464
u_axi4_ctrl/rfifo_wdata[81]~FF	128	9	0	#465
u_axi4_ctrl/rfifo_wdata[82]~FF	128	6	0	#466
u_axi4_ctrl/rfifo_wdata[83]~FF	118	80	0	#467
u_axi4_ctrl/rfifo_wdata[84]~FF	126	81	0	#468
u_axi4_ctrl/rfifo_wdata[85]~FF	124	65	0	#469
u_axi4_ctrl/rfifo_wdata[86]~FF	114	82	0	#470
u_axi4_ctrl/rfifo_wdata[87]~FF	114	84	0	#471
u_axi4_ctrl/rfifo_wdata[88]~FF	100	85	0	#472
u_axi4_ctrl/rfifo_wdata[89]~FF	112	83	0	#473
u_axi4_ctrl/rfifo_wdata[90]~FF	86	79	0	#474
u_axi4_ctrl/rfifo_wdata[91]~FF	96	88	0	#475
u_axi4_ctrl/rfifo_wdata[92]~FF	94	89	0	#476
u_axi4_ctrl/rfifo_wdata[93]~FF	94	90	0	#477
u_axi4_ctrl/rfifo_wdata[94]~FF	118	78	0	#478
u_axi4_ctrl/rfifo_wdata[95]~FF	116	80	0	#479
u_axi4_ctrl/rfifo_wdata[96]~FF	124	59	0	#480
u_axi4_ctrl/rfifo_wdata[97]~FF	128	7	0	#481
u_axi4_ctrl/rfifo_wdata[98]~FF	118	95	0	#482
u_axi4_ctrl/rfifo_wdata[99]~FF	118	93	0	#483
u_axi4_ctrl/rfifo_wdata[100]~FF	124	81	0	#484
u_axi4_ctrl/rfifo_wdata[101]~FF	124	75	0	#485
u_axi4_ctrl/rfifo_wdata[102]~FF	114	99	0	#486
u_axi4_ctrl/rfifo_wdata[103]~FF	114	87	0	#487
u_axi4_ctrl/rfifo_wdata[104]~FF	112	101	0	#488
u_axi4_ctrl/rfifo_wdata[105]~FF	88	102	0	#489
u_axi4_ctrl/rfifo_wdata[106]~FF	82	100	0	#490
u_axi4_ctrl/rfifo_wdata[107]~FF	76	105	0	#491
u_axi4_ctrl/rfifo_wdata[108]~FF	94	106	0	#492
u_axi4_ctrl/rfifo_wdata[109]~FF	94	104	0	#493
u_axi4_ctrl/rfifo_wdata[110]~FF	118	91	0	#494
u_axi4_ctrl/rfifo_wdata[111]~FF	118	98	0	#495
u_axi4_ctrl/rfifo_wdata[112]~FF	126	2	0	#496
u_axi4_ctrl/rfifo_wdata[113]~FF	126	68	0	#497
u_axi4_ctrl/rfifo_wdata[114]~FF	118	87	0	#498
u_axi4_ctrl/rfifo_wdata[115]~FF	118	105	0	#499
u_axi4_ctrl/rfifo_wdata[116]~FF	124	99	0	#500
u_axi4_ctrl/rfifo_wdata[117]~FF	124	89	0	#501
u_axi4_ctrl/rfifo_wdata[118]~FF	102	106	0	#502
u_axi4_ctrl/rfifo_wdata[119]~FF	100	116	0	#503
u_axi4_ctrl/rfifo_wdata[120]~FF	100	115	0	#504
u_axi4_ctrl/rfifo_wdata[121]~FF	100	131	0	#505
u_axi4_ctrl/rfifo_wdata[122]~FF	60	119	0	#506
u_axi4_ctrl/rfifo_wdata[123]~FF	68	120	0	#507
u_axi4_ctrl/rfifo_wdata[124]~FF	84	121	0	#508
u_axi4_ctrl/rfifo_wdata[125]~FF	86	136	0	#509
u_axi4_ctrl/rfifo_wdata[126]~FF	118	101	0	#510
u_axi4_ctrl/rfifo_wdata[127]~FF	118	102	0	#511
u_lcd_driver/vcnt[0]~FF	36	45	0	#512
u_lcd_driver/hcnt[0]~FF	36	49	0	#513
u_lcd_driver/vcnt[1]~FF	34	42	0	#514
u_lcd_driver/vcnt[2]~FF	34	43	0	#515
u_lcd_driver/vcnt[3]~FF	34	46	0	#516
u_lcd_driver/vcnt[4]~FF	36	42	0	#517
u_lcd_driver/vcnt[5]~FF	26	43	0	#518
u_lcd_driver/vcnt[6]~FF	36	39	0	#519
u_lcd_driver/vcnt[7]~FF	40	43	0	#520
u_lcd_driver/vcnt[8]~FF	38	43	0	#521
u_lcd_driver/vcnt[9]~FF	18	43	0	#522
u_lcd_driver/vcnt[10]~FF	36	44	0	#523
u_lcd_driver/vcnt[11]~FF	36	35	0	#524
u_lcd_driver/hcnt[1]~FF	44	43	0	#525
u_lcd_driver/hcnt[2]~FF	36	54	0	#526
u_lcd_driver/hcnt[3]~FF	36	57	0	#527
u_lcd_driver/hcnt[4]~FF	36	19	0	#528
u_lcd_driver/hcnt[5]~FF	52	43	0	#529
u_lcd_driver/hcnt[6]~FF	36	38	0	#530
u_lcd_driver/hcnt[7]~FF	36	48	0	#531
u_lcd_driver/hcnt[8]~FF	36	46	0	#532
u_lcd_driver/hcnt[9]~FF	36	61	0	#533
u_lcd_driver/hcnt[10]~FF	36	53	0	#534
u_lcd_driver/hcnt[11]~FF	36	52	0	#535
PowerOnResetCnt[1]~FF	60	96	0	#536
PowerOnResetCnt[2]~FF	60	97	0	#537
PowerOnResetCnt[3]~FF	60	98	0	#538
PowerOnResetCnt[4]~FF	60	99	0	#539
PowerOnResetCnt[5]~FF	60	100	0	#540
PowerOnResetCnt[6]~FF	60	101	0	#541
PowerOnResetCnt[7]~FF	60	102	0	#542
clk_12M_i	130	481	1	#543
Axi_Clk	130	238	1	#544
tx_slowclk	130	239	1	#545
tx_fastclk	130	240	1	#546
PllLocked[1]	126	0	3	#547
PllLocked[0]	122	483	3	#548
DdrCtrl_CFG_RST_N	130	181	0	#549
DdrCtrl_CFG_SEQ_RST	130	183	0	#550
DdrCtrl_CFG_SEQ_START	130	182	0	#551
DdrCtrl_AID_0[7]	130	81	0	#552
DdrCtrl_AID_0[6]	130	80	0	#553
DdrCtrl_AID_0[5]	130	79	0	#554
DdrCtrl_AID_0[4]	130	78	0	#555
DdrCtrl_AID_0[3]	130	77	0	#556
DdrCtrl_AID_0[2]	130	76	0	#557
DdrCtrl_AID_0[1]	130	75	0	#558
DdrCtrl_AID_0[0]	130	74	0	#559
DdrCtrl_AADDR_0[31]	130	130	0	#560
DdrCtrl_AADDR_0[30]	130	129	0	#561
DdrCtrl_AADDR_0[29]	130	128	0	#562
DdrCtrl_AADDR_0[28]	130	127	0	#563
DdrCtrl_AADDR_0[27]	130	126	0	#564
DdrCtrl_AADDR_0[26]	130	125	0	#565
DdrCtrl_AADDR_0[25]	130	124	0	#566
DdrCtrl_AADDR_0[24]	130	123	0	#567
DdrCtrl_AADDR_0[23]	130	122	0	#568
DdrCtrl_AADDR_0[22]	130	121	0	#569
DdrCtrl_AADDR_0[21]	130	120	0	#570
DdrCtrl_AADDR_0[20]	130	119	0	#571
DdrCtrl_AADDR_0[19]	130	118	0	#572
DdrCtrl_AADDR_0[18]	130	117	0	#573
DdrCtrl_AADDR_0[17]	130	116	0	#574
DdrCtrl_AADDR_0[16]	130	115	0	#575
DdrCtrl_AADDR_0[15]	130	114	0	#576
DdrCtrl_AADDR_0[14]	130	113	0	#577
DdrCtrl_AADDR_0[13]	130	112	0	#578
DdrCtrl_AADDR_0[12]	130	111	0	#579
DdrCtrl_AADDR_0[11]	130	110	0	#580
DdrCtrl_AADDR_0[10]	130	109	0	#581
DdrCtrl_AADDR_0[9]	130	108	0	#582
DdrCtrl_AADDR_0[8]	130	107	0	#583
DdrCtrl_AADDR_0[7]	130	106	0	#584
DdrCtrl_AADDR_0[6]	130	105	0	#585
DdrCtrl_AADDR_0[5]	130	104	0	#586
DdrCtrl_AADDR_0[4]	130	103	0	#587
DdrCtrl_AADDR_0[3]	130	102	0	#588
DdrCtrl_AADDR_0[2]	130	101	0	#589
DdrCtrl_AADDR_0[1]	130	100	0	#590
DdrCtrl_AADDR_0[0]	130	99	0	#591
DdrCtrl_ALEN_0[7]	130	93	0	#592
DdrCtrl_ALEN_0[6]	130	92	0	#593
DdrCtrl_ALEN_0[5]	130	91	0	#594
DdrCtrl_ALEN_0[4]	130	90	0	#595
DdrCtrl_ALEN_0[3]	130	89	0	#596
DdrCtrl_ALEN_0[2]	130	88	0	#597
DdrCtrl_ALEN_0[1]	130	87	0	#598
DdrCtrl_ALEN_0[0]	130	86	0	#599
DdrCtrl_ASIZE_0[2]	130	96	0	#600
DdrCtrl_ASIZE_0[1]	130	95	0	#601
DdrCtrl_ASIZE_0[0]	130	94	0	#602
DdrCtrl_ABURST_0[1]	130	83	0	#603
DdrCtrl_ABURST_0[0]	130	82	0	#604
DdrCtrl_ALOCK_0[1]	130	85	0	#605
DdrCtrl_ALOCK_0[0]	130	84	0	#606
DdrCtrl_AVALID_0	130	98	0	#607
DdrCtrl_AREADY_0	130	86	1	#608
DdrCtrl_ATYPE_0	130	97	0	#609
DdrCtrl_WID_0[7]	130	26	2	#610
DdrCtrl_WID_0[6]	130	25	2	#611
DdrCtrl_WID_0[5]	130	24	2	#612
DdrCtrl_WID_0[4]	130	23	2	#613
DdrCtrl_WID_0[3]	130	22	2	#614
DdrCtrl_WID_0[2]	130	21	2	#615
DdrCtrl_WID_0[1]	130	20	2	#616
DdrCtrl_WID_0[0]	130	19	2	#617
DdrCtrl_WDATA_0[127]	130	130	2	#618
DdrCtrl_WDATA_0[126]	130	129	2	#619
DdrCtrl_WDATA_0[125]	130	128	2	#620
DdrCtrl_WDATA_0[124]	130	127	2	#621
DdrCtrl_WDATA_0[123]	130	126	2	#622
DdrCtrl_WDATA_0[122]	130	125	2	#623
DdrCtrl_WDATA_0[121]	130	124	2	#624
DdrCtrl_WDATA_0[120]	130	123	2	#625
DdrCtrl_WDATA_0[119]	130	122	2	#626
DdrCtrl_WDATA_0[118]	130	121	2	#627
DdrCtrl_WDATA_0[117]	130	120	2	#628
DdrCtrl_WDATA_0[116]	130	119	2	#629
DdrCtrl_WDATA_0[115]	130	118	2	#630
DdrCtrl_WDATA_0[114]	130	117	2	#631
DdrCtrl_WDATA_0[113]	130	116	2	#632
DdrCtrl_WDATA_0[112]	130	115	2	#633
DdrCtrl_WDATA_0[111]	130	114	2	#634
DdrCtrl_WDATA_0[110]	130	113	2	#635
DdrCtrl_WDATA_0[109]	130	112	2	#636
DdrCtrl_WDATA_0[108]	130	111	2	#637
DdrCtrl_WDATA_0[107]	130	110	2	#638
DdrCtrl_WDATA_0[106]	130	109	2	#639
DdrCtrl_WDATA_0[105]	130	108	2	#640
DdrCtrl_WDATA_0[104]	130	107	2	#641
DdrCtrl_WDATA_0[103]	130	106	2	#642
DdrCtrl_WDATA_0[102]	130	105	2	#643
DdrCtrl_WDATA_0[101]	130	104	2	#644
DdrCtrl_WDATA_0[100]	130	103	2	#645
DdrCtrl_WDATA_0[99]	130	102	2	#646
DdrCtrl_WDATA_0[98]	130	101	2	#647
DdrCtrl_WDATA_0[97]	130	100	2	#648
DdrCtrl_WDATA_0[96]	130	99	2	#649
DdrCtrl_WDATA_0[95]	130	98	2	#650
DdrCtrl_WDATA_0[94]	130	97	2	#651
DdrCtrl_WDATA_0[93]	130	96	2	#652
DdrCtrl_WDATA_0[92]	130	95	2	#653
DdrCtrl_WDATA_0[91]	130	94	2	#654
DdrCtrl_WDATA_0[90]	130	93	2	#655
DdrCtrl_WDATA_0[89]	130	92	2	#656
DdrCtrl_WDATA_0[88]	130	91	2	#657
DdrCtrl_WDATA_0[87]	130	90	2	#658
DdrCtrl_WDATA_0[86]	130	89	2	#659
DdrCtrl_WDATA_0[85]	130	88	2	#660
DdrCtrl_WDATA_0[84]	130	87	2	#661
DdrCtrl_WDATA_0[83]	130	86	2	#662
DdrCtrl_WDATA_0[82]	130	85	2	#663
DdrCtrl_WDATA_0[81]	130	84	2	#664
DdrCtrl_WDATA_0[80]	130	83	2	#665
DdrCtrl_WDATA_0[79]	130	82	2	#666
DdrCtrl_WDATA_0[78]	130	81	2	#667
DdrCtrl_WDATA_0[77]	130	80	2	#668
DdrCtrl_WDATA_0[76]	130	79	2	#669
DdrCtrl_WDATA_0[75]	130	78	2	#670
DdrCtrl_WDATA_0[74]	130	77	2	#671
DdrCtrl_WDATA_0[73]	130	76	2	#672
DdrCtrl_WDATA_0[72]	130	75	2	#673
DdrCtrl_WDATA_0[71]	130	74	2	#674
DdrCtrl_WDATA_0[70]	130	73	2	#675
DdrCtrl_WDATA_0[69]	130	72	2	#676
DdrCtrl_WDATA_0[68]	130	71	2	#677
DdrCtrl_WDATA_0[67]	130	70	2	#678
DdrCtrl_WDATA_0[66]	130	69	2	#679
DdrCtrl_WDATA_0[65]	130	68	2	#680
DdrCtrl_WDATA_0[64]	130	67	2	#681
DdrCtrl_WDATA_0[63]	130	66	2	#682
DdrCtrl_WDATA_0[62]	130	65	2	#683
DdrCtrl_WDATA_0[61]	130	64	2	#684
DdrCtrl_WDATA_0[60]	130	63	2	#685
DdrCtrl_WDATA_0[59]	130	62	2	#686
DdrCtrl_WDATA_0[58]	130	61	2	#687
DdrCtrl_WDATA_0[57]	130	60	2	#688
DdrCtrl_WDATA_0[56]	130	59	2	#689
DdrCtrl_WDATA_0[55]	130	58	2	#690
DdrCtrl_WDATA_0[54]	130	57	2	#691
DdrCtrl_WDATA_0[53]	130	56	2	#692
DdrCtrl_WDATA_0[52]	130	55	2	#693
DdrCtrl_WDATA_0[51]	130	54	2	#694
DdrCtrl_WDATA_0[50]	130	53	2	#695
DdrCtrl_WDATA_0[49]	130	52	2	#696
DdrCtrl_WDATA_0[48]	130	52	0	#697
DdrCtrl_WDATA_0[47]	130	51	2	#698
DdrCtrl_WDATA_0[46]	130	51	0	#699
DdrCtrl_WDATA_0[45]	130	50	2	#700
DdrCtrl_WDATA_0[44]	130	50	0	#701
DdrCtrl_WDATA_0[43]	130	49	2	#702
DdrCtrl_WDATA_0[42]	130	49	0	#703
DdrCtrl_WDATA_0[41]	130	48	2	#704
DdrCtrl_WDATA_0[40]	130	48	0	#705
DdrCtrl_WDATA_0[39]	130	47	2	#706
DdrCtrl_WDATA_0[38]	130	47	0	#707
DdrCtrl_WDATA_0[37]	130	46	2	#708
DdrCtrl_WDATA_0[36]	130	46	0	#709
DdrCtrl_WDATA_0[35]	130	45	2	#710
DdrCtrl_WDATA_0[34]	130	45	0	#711
DdrCtrl_WDATA_0[33]	130	44	2	#712
DdrCtrl_WDATA_0[32]	130	44	0	#713
DdrCtrl_WDATA_0[31]	130	43	2	#714
DdrCtrl_WDATA_0[30]	130	43	0	#715
DdrCtrl_WDATA_0[29]	130	42	2	#716
DdrCtrl_WDATA_0[28]	130	42	0	#717
DdrCtrl_WDATA_0[27]	130	41	2	#718
DdrCtrl_WDATA_0[26]	130	41	0	#719
DdrCtrl_WDATA_0[25]	130	40	2	#720
DdrCtrl_WDATA_0[24]	130	40	0	#721
DdrCtrl_WDATA_0[23]	130	39	2	#722
DdrCtrl_WDATA_0[22]	130	39	0	#723
DdrCtrl_WDATA_0[21]	130	38	2	#724
DdrCtrl_WDATA_0[20]	130	38	0	#725
DdrCtrl_WDATA_0[19]	130	37	2	#726
DdrCtrl_WDATA_0[18]	130	37	0	#727
DdrCtrl_WDATA_0[17]	130	36	2	#728
DdrCtrl_WDATA_0[16]	130	36	0	#729
DdrCtrl_WDATA_0[15]	130	35	2	#730
DdrCtrl_WDATA_0[14]	130	35	0	#731
DdrCtrl_WDATA_0[13]	130	34	2	#732
DdrCtrl_WDATA_0[12]	130	34	0	#733
DdrCtrl_WDATA_0[11]	130	33	2	#734
DdrCtrl_WDATA_0[10]	130	33	0	#735
DdrCtrl_WDATA_0[9]	130	32	2	#736
DdrCtrl_WDATA_0[8]	130	32	0	#737
DdrCtrl_WDATA_0[7]	130	31	2	#738
DdrCtrl_WDATA_0[6]	130	31	0	#739
DdrCtrl_WDATA_0[5]	130	30	2	#740
DdrCtrl_WDATA_0[4]	130	30	0	#741
DdrCtrl_WDATA_0[3]	130	29	2	#742
DdrCtrl_WDATA_0[2]	130	29	0	#743
DdrCtrl_WDATA_0[1]	130	28	2	#744
DdrCtrl_WDATA_0[0]	130	28	0	#745
DdrCtrl_WSTRB_0[15]	130	27	0	#746
DdrCtrl_WSTRB_0[14]	130	26	0	#747
DdrCtrl_WSTRB_0[13]	130	25	0	#748
DdrCtrl_WSTRB_0[12]	130	24	0	#749
DdrCtrl_WSTRB_0[11]	130	23	0	#750
DdrCtrl_WSTRB_0[10]	130	22	0	#751
DdrCtrl_WSTRB_0[9]	130	21	0	#752
DdrCtrl_WSTRB_0[8]	130	20	0	#753
DdrCtrl_WSTRB_0[7]	130	19	0	#754
DdrCtrl_WSTRB_0[6]	130	18	0	#755
DdrCtrl_WSTRB_0[5]	130	17	0	#756
DdrCtrl_WSTRB_0[4]	130	16	0	#757
DdrCtrl_WSTRB_0[3]	130	15	0	#758
DdrCtrl_WSTRB_0[2]	130	14	0	#759
DdrCtrl_WSTRB_0[1]	130	13	0	#760
DdrCtrl_WSTRB_0[0]	130	12	0	#761
DdrCtrl_WLAST_0	130	17	2	#762
DdrCtrl_WVALID_0	130	14	2	#763
DdrCtrl_WREADY_0	130	85	1	#764
DdrCtrl_RDATA_0[127]	130	124	3	#765
DdrCtrl_RDATA_0[126]	130	123	3	#766
DdrCtrl_RDATA_0[125]	130	122	3	#767
DdrCtrl_RDATA_0[124]	130	121	3	#768
DdrCtrl_RDATA_0[123]	130	120	3	#769
DdrCtrl_RDATA_0[122]	130	119	3	#770
DdrCtrl_RDATA_0[121]	130	118	3	#771
DdrCtrl_RDATA_0[120]	130	117	3	#772
DdrCtrl_RDATA_0[119]	130	116	3	#773
DdrCtrl_RDATA_0[118]	130	115	3	#774
DdrCtrl_RDATA_0[117]	130	114	3	#775
DdrCtrl_RDATA_0[116]	130	113	3	#776
DdrCtrl_RDATA_0[115]	130	112	3	#777
DdrCtrl_RDATA_0[114]	130	111	3	#778
DdrCtrl_RDATA_0[113]	130	110	3	#779
DdrCtrl_RDATA_0[112]	130	109	3	#780
DdrCtrl_RDATA_0[111]	130	108	3	#781
DdrCtrl_RDATA_0[110]	130	107	3	#782
DdrCtrl_RDATA_0[109]	130	106	3	#783
DdrCtrl_RDATA_0[108]	130	105	3	#784
DdrCtrl_RDATA_0[107]	130	104	3	#785
DdrCtrl_RDATA_0[106]	130	103	3	#786
DdrCtrl_RDATA_0[105]	130	102	3	#787
DdrCtrl_RDATA_0[104]	130	101	3	#788
DdrCtrl_RDATA_0[103]	130	100	3	#789
DdrCtrl_RDATA_0[102]	130	99	3	#790
DdrCtrl_RDATA_0[101]	130	98	3	#791
DdrCtrl_RDATA_0[100]	130	97	3	#792
DdrCtrl_RDATA_0[99]	130	96	3	#793
DdrCtrl_RDATA_0[98]	130	95	3	#794
DdrCtrl_RDATA_0[97]	130	94	3	#795
DdrCtrl_RDATA_0[96]	130	93	3	#796
DdrCtrl_RDATA_0[95]	130	92	3	#797
DdrCtrl_RDATA_0[94]	130	91	3	#798
DdrCtrl_RDATA_0[93]	130	90	3	#799
DdrCtrl_RDATA_0[92]	130	89	3	#800
DdrCtrl_RDATA_0[91]	130	88	3	#801
DdrCtrl_RDATA_0[90]	130	87	3	#802
DdrCtrl_RDATA_0[89]	130	86	3	#803
DdrCtrl_RDATA_0[88]	130	85	3	#804
DdrCtrl_RDATA_0[87]	130	84	3	#805
DdrCtrl_RDATA_0[86]	130	83	3	#806
DdrCtrl_RDATA_0[85]	130	82	3	#807
DdrCtrl_RDATA_0[84]	130	81	3	#808
DdrCtrl_RDATA_0[83]	130	80	3	#809
DdrCtrl_RDATA_0[82]	130	79	3	#810
DdrCtrl_RDATA_0[81]	130	78	3	#811
DdrCtrl_RDATA_0[80]	130	77	3	#812
DdrCtrl_RDATA_0[79]	130	76	3	#813
DdrCtrl_RDATA_0[78]	130	75	3	#814
DdrCtrl_RDATA_0[77]	130	74	3	#815
DdrCtrl_RDATA_0[76]	130	73	3	#816
DdrCtrl_RDATA_0[75]	130	72	3	#817
DdrCtrl_RDATA_0[74]	130	71	3	#818
DdrCtrl_RDATA_0[73]	130	70	3	#819
DdrCtrl_RDATA_0[72]	130	69	3	#820
DdrCtrl_RDATA_0[71]	130	68	3	#821
DdrCtrl_RDATA_0[70]	130	67	3	#822
DdrCtrl_RDATA_0[69]	130	66	3	#823
DdrCtrl_RDATA_0[68]	130	65	3	#824
DdrCtrl_RDATA_0[67]	130	64	3	#825
DdrCtrl_RDATA_0[66]	130	63	3	#826
DdrCtrl_RDATA_0[65]	130	62	3	#827
DdrCtrl_RDATA_0[64]	130	61	3	#828
DdrCtrl_RDATA_0[63]	130	60	3	#829
DdrCtrl_RDATA_0[62]	130	59	3	#830
DdrCtrl_RDATA_0[61]	130	58	3	#831
DdrCtrl_RDATA_0[60]	130	57	3	#832
DdrCtrl_RDATA_0[59]	130	56	3	#833
DdrCtrl_RDATA_0[58]	130	55	3	#834
DdrCtrl_RDATA_0[57]	130	54	3	#835
DdrCtrl_RDATA_0[56]	130	53	3	#836
DdrCtrl_RDATA_0[55]	130	52	3	#837
DdrCtrl_RDATA_0[54]	130	51	3	#838
DdrCtrl_RDATA_0[53]	130	50	3	#839
DdrCtrl_RDATA_0[52]	130	49	3	#840
DdrCtrl_RDATA_0[51]	130	48	3	#841
DdrCtrl_RDATA_0[50]	130	47	3	#842
DdrCtrl_RDATA_0[49]	130	46	3	#843
DdrCtrl_RDATA_0[48]	130	46	1	#844
DdrCtrl_RDATA_0[47]	130	45	3	#845
DdrCtrl_RDATA_0[46]	130	45	1	#846
DdrCtrl_RDATA_0[45]	130	44	3	#847
DdrCtrl_RDATA_0[44]	130	44	1	#848
DdrCtrl_RDATA_0[43]	130	43	3	#849
DdrCtrl_RDATA_0[42]	130	43	1	#850
DdrCtrl_RDATA_0[41]	130	42	3	#851
DdrCtrl_RDATA_0[40]	130	42	1	#852
DdrCtrl_RDATA_0[39]	130	41	3	#853
DdrCtrl_RDATA_0[38]	130	41	1	#854
DdrCtrl_RDATA_0[37]	130	40	3	#855
DdrCtrl_RDATA_0[36]	130	40	1	#856
DdrCtrl_RDATA_0[35]	130	39	3	#857
DdrCtrl_RDATA_0[34]	130	39	1	#858
DdrCtrl_RDATA_0[33]	130	38	3	#859
DdrCtrl_RDATA_0[32]	130	38	1	#860
DdrCtrl_RDATA_0[31]	130	37	3	#861
DdrCtrl_RDATA_0[30]	130	37	1	#862
DdrCtrl_RDATA_0[29]	130	36	3	#863
DdrCtrl_RDATA_0[28]	130	36	1	#864
DdrCtrl_RDATA_0[27]	130	35	3	#865
DdrCtrl_RDATA_0[26]	130	35	1	#866
DdrCtrl_RDATA_0[25]	130	34	3	#867
DdrCtrl_RDATA_0[24]	130	34	1	#868
DdrCtrl_RDATA_0[23]	130	33	3	#869
DdrCtrl_RDATA_0[22]	130	33	1	#870
DdrCtrl_RDATA_0[21]	130	32	3	#871
DdrCtrl_RDATA_0[20]	130	32	1	#872
DdrCtrl_RDATA_0[19]	130	31	3	#873
DdrCtrl_RDATA_0[18]	130	30	3	#874
DdrCtrl_RDATA_0[17]	130	29	3	#875
DdrCtrl_RDATA_0[16]	130	28	3	#876
DdrCtrl_RDATA_0[15]	130	27	3	#877
DdrCtrl_RDATA_0[14]	130	26	3	#878
DdrCtrl_RDATA_0[13]	130	25	3	#879
DdrCtrl_RDATA_0[12]	130	24	3	#880
DdrCtrl_RDATA_0[11]	130	23	3	#881
DdrCtrl_RDATA_0[10]	130	22	3	#882
DdrCtrl_RDATA_0[9]	130	21	3	#883
DdrCtrl_RDATA_0[8]	130	20	3	#884
DdrCtrl_RDATA_0[7]	130	19	3	#885
DdrCtrl_RDATA_0[6]	130	18	3	#886
DdrCtrl_RDATA_0[5]	130	17	3	#887
DdrCtrl_RDATA_0[4]	130	16	3	#888
DdrCtrl_RDATA_0[3]	130	15	3	#889
DdrCtrl_RDATA_0[2]	130	14	3	#890
DdrCtrl_RDATA_0[1]	130	13	3	#891
DdrCtrl_RDATA_0[0]	130	12	3	#892
DdrCtrl_RVALID_0	130	100	1	#893
DdrCtrl_RREADY_0	130	71	0	#894
DdrCtrl_BVALID_0	130	84	1	#895
DdrCtrl_BREADY_0	130	70	0	#896
LED[7]	0	102	0	#897
LED[6]	0	105	0	#898
LED[5]	0	109	0	#899
LED[4]	0	128	0	#900
LED[3]	0	107	0	#901
LED[2]	0	123	0	#902
LED[1]	0	133	0	#903
LED[0]	0	112	0	#904
lcd_pwm	17	483	0	#905
lvds_tx_clk_DATA[6]	20	0	0	#906
lvds_tx_clk_DATA[5]	19	0	2	#907
lvds_tx_clk_DATA[4]	19	0	0	#908
lvds_tx_clk_DATA[3]	18	0	0	#909
lvds_tx_clk_DATA[2]	17	0	2	#910
lvds_tx_clk_DATA[1]	17	0	0	#911
lvds_tx_clk_DATA[0]	16	0	0	#912
lvds_tx0_DATA[6]	38	0	0	#913
lvds_tx0_DATA[5]	37	0	2	#914
lvds_tx0_DATA[4]	37	0	0	#915
lvds_tx0_DATA[3]	36	0	0	#916
lvds_tx0_DATA[2]	35	0	2	#917
lvds_tx0_DATA[1]	35	0	0	#918
lvds_tx0_DATA[0]	34	0	0	#919
lvds_tx1_DATA[6]	32	0	0	#920
lvds_tx1_DATA[5]	31	0	2	#921
lvds_tx1_DATA[4]	31	0	0	#922
lvds_tx1_DATA[3]	30	0	0	#923
lvds_tx1_DATA[2]	29	0	2	#924
lvds_tx1_DATA[1]	29	0	0	#925
lvds_tx1_DATA[0]	28	0	0	#926
lvds_tx2_DATA[6]	26	0	0	#927
lvds_tx2_DATA[5]	25	0	2	#928
lvds_tx2_DATA[4]	25	0	0	#929
lvds_tx2_DATA[3]	24	0	0	#930
lvds_tx2_DATA[2]	23	0	2	#931
lvds_tx2_DATA[1]	23	0	0	#932
lvds_tx2_DATA[0]	22	0	0	#933
lvds_tx3_DATA[6]	14	0	0	#934
lvds_tx3_DATA[5]	13	0	2	#935
lvds_tx3_DATA[4]	13	0	0	#936
lvds_tx3_DATA[3]	12	0	0	#937
lvds_tx3_DATA[2]	11	0	2	#938
lvds_tx3_DATA[1]	11	0	0	#939
lvds_tx3_DATA[0]	10	0	0	#940
GND	20	156	0	#941
LUT__3686	111	84	0	#942
u_VsyHsyGenerator/add_24/i1	47	50	0	#943
u_VsyHsyGenerator/add_31/i1	49	34	0	#944
u_VsyHsyGenerator/add_39/i1	45	62	0	#945
u_lcd_driver/add_17/i12	33	46	0	#946
u_lcd_driver/add_17/i11	33	45	0	#947
u_lcd_driver/add_17/i10	33	44	0	#948
u_lcd_driver/add_17/i9	33	43	0	#949
u_lcd_driver/add_17/i8	33	42	0	#950
u_lcd_driver/add_17/i7	33	41	0	#951
u_lcd_driver/add_17/i6	33	40	0	#952
u_lcd_driver/add_17/i5	33	39	0	#953
u_lcd_driver/add_17/i4	33	38	0	#954
u_lcd_driver/add_17/i3	33	37	0	#955
u_lcd_driver/add_7/i12	39	54	0	#956
u_lcd_driver/add_7/i11	39	53	0	#957
u_lcd_driver/add_7/i10	39	52	0	#958
u_lcd_driver/add_7/i9	39	51	0	#959
u_lcd_driver/add_7/i8	39	50	0	#960
u_lcd_driver/add_7/i7	39	49	0	#961
u_lcd_driver/add_7/i6	39	48	0	#962
u_lcd_driver/add_7/i5	39	47	0	#963
u_lcd_driver/add_7/i4	39	46	0	#964
u_lcd_driver/add_7/i3	39	45	0	#965
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8	109	38	0	#966
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7	109	37	0	#967
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6	109	36	0	#968
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5	109	35	0	#969
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4	109	34	0	#970
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3	109	33	0	#971
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2	109	32	0	#972
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i9	103	84	0	#973
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8	103	83	0	#974
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7	103	82	0	#975
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6	103	81	0	#976
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5	103	80	0	#977
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4	103	79	0	#978
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3	103	78	0	#979
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2	103	77	0	#980
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14	105	84	0	#981
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13	105	83	0	#982
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12	105	82	0	#983
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11	105	81	0	#984
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10	105	80	0	#985
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9	105	79	0	#986
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8	105	78	0	#987
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7	105	77	0	#988
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6	105	76	0	#989
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5	105	75	0	#990
u_axi4_ctrl/sub_21/add_2/i2	83	120	0	#991
u_axi4_ctrl/sub_21/add_2/i1	83	119	0	#992
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4	105	74	0	#993
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1	103	76	0	#994
u_axi4_ctrl/sub_21/add_2/i5	83	123	0	#995
u_axi4_ctrl/sub_21/add_2/i4	83	122	0	#996
u_axi4_ctrl/sub_21/add_2/i3	83	121	0	#997
u_VsyHsyGenerator/add_39/i10	45	71	0	#998
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1	109	31	0	#999
u_VsyHsyGenerator/add_39/i9	45	70	0	#1000
u_lcd_driver/add_7/i2	39	44	0	#1001
u_VsyHsyGenerator/add_39/i8	45	69	0	#1002
u_VsyHsyGenerator/add_39/i7	45	68	0	#1003
u_VsyHsyGenerator/add_39/i6	45	67	0	#1004
u_VsyHsyGenerator/add_39/i5	45	66	0	#1005
u_VsyHsyGenerator/add_39/i4	45	65	0	#1006
u_VsyHsyGenerator/add_39/i3	45	64	0	#1007
u_VsyHsyGenerator/add_39/i2	45	63	0	#1008
u_VsyHsyGenerator/add_31/i11	49	44	0	#1009
u_VsyHsyGenerator/add_31/i10	49	43	0	#1010
u_VsyHsyGenerator/add_31/i9	49	42	0	#1011
u_VsyHsyGenerator/add_31/i8	49	41	0	#1012
u_VsyHsyGenerator/add_31/i7	49	40	0	#1013
u_VsyHsyGenerator/add_31/i6	49	39	0	#1014
u_VsyHsyGenerator/add_31/i5	49	38	0	#1015
u_VsyHsyGenerator/add_31/i4	49	37	0	#1016
u_VsyHsyGenerator/add_31/i3	49	36	0	#1017
u_VsyHsyGenerator/add_31/i2	49	35	0	#1018
u_VsyHsyGenerator/add_24/i10	47	59	0	#1019
u_VsyHsyGenerator/add_24/i9	47	58	0	#1020
u_VsyHsyGenerator/add_24/i8	47	57	0	#1021
u_VsyHsyGenerator/add_24/i7	47	56	0	#1022
u_VsyHsyGenerator/add_24/i6	47	55	0	#1023
u_VsyHsyGenerator/add_24/i5	47	54	0	#1024
u_VsyHsyGenerator/add_24/i4	47	53	0	#1025
u_VsyHsyGenerator/add_24/i3	47	52	0	#1026
u_VsyHsyGenerator/add_24/i2	47	51	0	#1027
u_lcd_driver/add_17/i2	33	36	0	#1028
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12	117	62	0	#1029
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12	117	102	0	#1030
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12	101	82	0	#1031
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12	123	82	0	#1032
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1	95	82	0	#1033
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2	95	62	0	#1034
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12	101	42	0	#1035
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12	117	82	0	#1036
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12	95	42	0	#1037
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12	101	62	0	#1038
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12	73	42	0	#1039
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12	117	42	0	#1040
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12	123	102	0	#1041
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2	123	2	0	#1042
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12	123	42	0	#1043
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12	79	42	0	#1044
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12	123	22	0	#1045
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12	123	62	0	#1046
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12	101	2	0	#1047
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12	95	2	0	#1048
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12	95	22	0	#1049
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1	117	22	0	#1050
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12	101	22	0	#1051
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12	117	2	0	#1052
LUT__3687	111	72	0	#1053
LUT__3688	111	63	0	#1054
LUT__3689	111	64	0	#1055
LUT__3690	109	66	0	#1056
LUT__3691	109	65	0	#1057
LUT__3692	109	63	0	#1058
LUT__3693	108	67	0	#1059
LUT__3695	109	50	0	#1060
LUT__3696	111	86	0	#1061
LUT__3697	112	87	0	#1062
LUT__3698	34	37	0	#1063
LUT__3699	36	37	0	#1064
LUT__3700	38	42	0	#1065
LUT__3701	37	42	0	#1066
LUT__3702	32	43	0	#1067
LUT__3703	37	44	0	#1068
LUT__3704	33	47	0	#1069
LUT__3705	42	48	0	#1070
LUT__3706	37	51	0	#1071
LUT__3707	37	35	0	#1072
LUT__3708	49	13	0	#1073
LUT__3709	59	32	0	#1074
LUT__3710	66	33	0	#1075
LUT__3711	34	33	0	#1076
LUT__3712	53	12	0	#1077
LUT__3713	68	13	0	#1078
LUT__3714	28	24	0	#1079
LUT__3715	42	2	0	#1080
LUT__3716	45	4	0	#1081
LUT__3717	33	2	0	#1082
LUT__3718	22	32	0	#1083
LUT__3719	50	33	0	#1084
LUT__3720	83	33	0	#1085
LUT__3721	33	12	0	#1086
LUT__3722	43	3	0	#1087
LUT__3723	82	29	0	#1088
LUT__3724	61	99	0	#1089
LUT__3725	60	94	0	#1090
LUT__3727	62	95	0	#1091
LUT__3728	5	67	0	#1092
LUT__3729	5	63	0	#1093
LUT__3730	5	78	0	#1094
LUT__3731	5	74	0	#1095
LUT__3732	5	66	0	#1096
LUT__3733	5	70	0	#1097
LUT__3734	9	66	0	#1098
LUT__3735	124	182	0	#1099
LUT__3737	46	55	0	#1100
LUT__3738	49	57	0	#1101
LUT__3739	53	55	0	#1102
LUT__3740	56	59	0	#1103
LUT__3741	50	42	0	#1104
LUT__3742	54	39	0	#1105
LUT__3743	54	46	0	#1106
LUT__3744	52	35	0	#1107
LUT__3745	54	44	0	#1108
LUT__3747	52	36	0	#1109
LUT__3748	55	39	0	#1110
LUT__3749	55	42	0	#1111
LUT__3750	54	50	0	#1112
LUT__3752	48	55	0	#1113
LUT__3753	53	49	0	#1114
LUT__3754	49	52	0	#1115
LUT__3755	53	52	0	#1116
LUT__3756	54	52	0	#1117
LUT__3757	111	83	0	#1118
LUT__3758	106	79	0	#1119
LUT__3759	106	75	0	#1120
LUT__3760	106	80	0	#1121
LUT__3761	106	74	0	#1122
LUT__3762	106	70	0	#1123
LUT__3763	48	56	0	#1124
LUT__3764	52	52	0	#1125
LUT__3765	49	51	0	#1126
LUT__3766	49	53	0	#1127
LUT__3767	56	56	0	#1128
LUT__3768	53	41	0	#1129
LUT__3769	56	38	0	#1130
LUT__3770	52	40	0	#1131
LUT__3771	56	41	0	#1132
LUT__3772	55	40	0	#1133
LUT__3773	46	53	0	#1134
LUT__3774	50	51	0	#1135
LUT__3775	55	35	0	#1136
LUT__3776	56	44	0	#1137
LUT__3777	59	47	0	#1138
LUT__3778	59	56	0	#1139
LUT__3779	68	76	0	#1140
LUT__3780	71	82	0	#1141
LUT__3781	74	84	0	#1142
LUT__3782	64	86	0	#1143
LUT__3783	64	77	0	#1144
LUT__3784	64	82	0	#1145
LUT__3785	58	81	0	#1146
LUT__3787	47	64	0	#1147
LUT__3788	43	68	0	#1148
LUT__3789	47	67	0	#1149
LUT__3792	55	61	0	#1150
LUT__3794	52	46	0	#1151
LUT__3796	88	85	0	#1152
LUT__3797	93	84	0	#1153
LUT__3798	93	81	0	#1154
LUT__3799	91	83	0	#1155
LUT__3800	90	79	0	#1156
LUT__3801	104	76	0	#1157
LUT__3802	92	77	0	#1158
LUT__3803	90	76	0	#1159
LUT__3823	54	59	0	#1160
LUT__3837	92	123	0	#1161
LUT__3838	34	45	0	#1162
LUT__3839	37	45	0	#1163
LUT__3841	82	121	0	#1164
LUT__3844	91	123	0	#1165
LUT__3846	48	41	0	#1166
LUT__3847	48	42	0	#1167
LUT__3848	48	39	0	#1168
LUT__3849	58	39	0	#1169
LUT__3850	60	51	0	#1170
LUT__3852	109	124	0	#1171
LUT__3853	111	67	0	#1172
LUT__3854	110	83	0	#1173
LUT__3855	110	69	0	#1174
LUT__3856	112	36	0	#1175
LUT__3857	112	33	0	#1176
LUT__3858	112	46	0	#1177
LUT__3859	112	86	0	#1178
LUT__3860	105	86	0	#1179
LUT__3861	111	87	0	#1180
LUT__3862	110	87	0	#1181
LUT__3863	106	98	0	#1182
LUT__3864	109	94	0	#1183
LUT__3865	109	95	0	#1184
LUT__3867	109	96	0	#1185
LUT__3868	110	88	0	#1186
LUT__3870	112	94	0	#1187
LUT__3871	120	99	0	#1188
LUT__3872	56	55	0	#1189
LUT__3873	56	37	0	#1190
LUT__3874	58	47	0	#1191
LUT__3875	60	48	0	#1192
LUT__3876	61	45	0	#1193
LUT__3882	92	20	0	#1194
LUT__3883	91	21	0	#1195
LUT__3884	91	17	0	#1196
LUT__3885	91	20	0	#1197
LUT__3886	94	23	0	#1198
LUT__3887	89	21	0	#1199
LUT__3888	84	28	0	#1200
LUT__3889	111	31	0	#1201
LUT__3890	113	32	0	#1202
LUT__3891	108	30	0	#1203
LUT__3892	111	33	0	#1204
LUT__3893	111	36	0	#1205
LUT__3894	113	35	0	#1206
LUT__3895	112	35	0	#1207
LUT__3896	106	73	0	#1208
LUT__3901	99	75	0	#1209
LUT__3937	84	26	0	#1210
LUT__3957	100	14	0	#1211
LUT__3959	94	14	0	#1212
LUT__3961	86	15	0	#1213
LUT__3963	86	14	0	#1214
LUT__3965	93	15	0	#1215
LUT__3967	102	20	0	#1216
LUT__3969	99	28	0	#1217
LUT__3981	112	85	0	#1218
LUT__3983	114	85	0	#1219
LUT__3985	112	102	0	#1220
LUT__3986	108	124	0	#1221
LUT__3988	114	107	0	#1222
LUT__4009	111	66	0	#1223
LUT__4016	108	96	0	#1224
LUT__4020	32	42	0	#1225
LUT__4021	32	44	0	#1226
LUT__4022	30	44	0	#1227
LUT__4024	40	48	0	#1228
LUT__4025	40	49	0	#1229
LUT__4026	38	49	0	#1230
LUT__4027	33	51	0	#1231
LUT__4028	38	51	0	#1232
LUT__4029	38	52	0	#1233
LUT__4030	38	55	0	#1234
LUT__4122	125	183	0	#1235
LUT__3685	113	85	0	#1236
CLKBUF__2	129	239	0	#1237
CLKBUF__1	1	239	0	#1238
CLKBUF__0	129	238	0	#1239
AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1	109	30	0	#1240
AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1	103	75	0	#1241
AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4	105	73	0	#1242
AUX_ADD_CI__u_axi4_ctrl/sub_21/add_2/i1	83	118	0	#1243
AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1	6	60	0	#1244
tx_fastclk~CLKBUF	129	240	0	#1245
tx_fastclk~CLKOUT~12~1	12	0	4	#1246
tx_slowclk~CLKOUT~13~1	13	0	4	#1247
tx_fastclk~CLKOUT~18~1	18	0	4	#1248
tx_slowclk~CLKOUT~19~1	19	0	4	#1249
tx_fastclk~CLKOUT~24~1	24	0	4	#1250
tx_slowclk~CLKOUT~25~1	25	0	4	#1251
tx_fastclk~CLKOUT~30~1	30	0	4	#1252
tx_slowclk~CLKOUT~31~1	31	0	4	#1253
tx_fastclk~CLKOUT~36~1	36	0	4	#1254
tx_slowclk~CLKOUT~37~1	37	0	4	#1255
Axi_Clk~CLKOUT~129~28	130	28	4	#1256
