/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* THER_GND */
#define THER_GND_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define THER_GND_0_INBUF_ENABLED 0u
#define THER_GND_0_INIT_DRIVESTATE 0u
#define THER_GND_0_INIT_MUXSEL 0u
#define THER_GND_0_INPUT_SYNC 2u
#define THER_GND_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_GND_0_NUM 3u
#define THER_GND_0_PORT GPIO_PRT10
#define THER_GND_0_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_GND_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define THER_GND_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define THER_GND_INBUF_ENABLED 0u
#define THER_GND_INIT_DRIVESTATE 0u
#define THER_GND_INIT_MUXSEL 0u
#define THER_GND_INPUT_SYNC 2u
#define THER_GND_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_GND_NUM 3u
#define THER_GND_PORT GPIO_PRT10
#define THER_GND_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_GND_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* THER_VDD */
#define THER_VDD_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define THER_VDD_0_INBUF_ENABLED 0u
#define THER_VDD_0_INIT_DRIVESTATE 1u
#define THER_VDD_0_INIT_MUXSEL 0u
#define THER_VDD_0_INPUT_SYNC 2u
#define THER_VDD_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_VDD_0_NUM 0u
#define THER_VDD_0_PORT GPIO_PRT10
#define THER_VDD_0_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_VDD_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define THER_VDD_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define THER_VDD_INBUF_ENABLED 0u
#define THER_VDD_INIT_DRIVESTATE 1u
#define THER_VDD_INIT_MUXSEL 0u
#define THER_VDD_INPUT_SYNC 2u
#define THER_VDD_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_VDD_NUM 0u
#define THER_VDD_PORT GPIO_PRT10
#define THER_VDD_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_VDD_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* THER_OUT_1 */
#define THER_OUT_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define THER_OUT_1_0_INBUF_ENABLED 0u
#define THER_OUT_1_0_INIT_DRIVESTATE 1u
#define THER_OUT_1_0_INIT_MUXSEL 0u
#define THER_OUT_1_0_INPUT_SYNC 2u
#define THER_OUT_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_OUT_1_0_NUM 1u
#define THER_OUT_1_0_PORT GPIO_PRT10
#define THER_OUT_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_OUT_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define THER_OUT_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define THER_OUT_1_INBUF_ENABLED 0u
#define THER_OUT_1_INIT_DRIVESTATE 1u
#define THER_OUT_1_INIT_MUXSEL 0u
#define THER_OUT_1_INPUT_SYNC 2u
#define THER_OUT_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_OUT_1_NUM 1u
#define THER_OUT_1_PORT GPIO_PRT10
#define THER_OUT_1_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_OUT_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* THER_OUT_2 */
#define THER_OUT_2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define THER_OUT_2_0_INBUF_ENABLED 0u
#define THER_OUT_2_0_INIT_DRIVESTATE 1u
#define THER_OUT_2_0_INIT_MUXSEL 0u
#define THER_OUT_2_0_INPUT_SYNC 2u
#define THER_OUT_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_OUT_2_0_NUM 2u
#define THER_OUT_2_0_PORT GPIO_PRT10
#define THER_OUT_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_OUT_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define THER_OUT_2_DRIVEMODE CY_GPIO_DM_ANALOG
#define THER_OUT_2_INBUF_ENABLED 0u
#define THER_OUT_2_INIT_DRIVESTATE 1u
#define THER_OUT_2_INIT_MUXSEL 0u
#define THER_OUT_2_INPUT_SYNC 2u
#define THER_OUT_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define THER_OUT_2_NUM 2u
#define THER_OUT_2_PORT GPIO_PRT10
#define THER_OUT_2_SLEWRATE CY_GPIO_SLEW_FAST
#define THER_OUT_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_LED_Red */
#define Pin_LED_Red_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_LED_Red_0_INBUF_ENABLED 0u
#define Pin_LED_Red_0_INIT_DRIVESTATE 1u
#define Pin_LED_Red_0_INIT_MUXSEL 0u
#define Pin_LED_Red_0_INPUT_SYNC 2u
#define Pin_LED_Red_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LED_Red_0_NUM 7u
#define Pin_LED_Red_0_PORT GPIO_PRT13
#define Pin_LED_Red_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LED_Red_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LED_Red_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_LED_Red_INBUF_ENABLED 0u
#define Pin_LED_Red_INIT_DRIVESTATE 1u
#define Pin_LED_Red_INIT_MUXSEL 0u
#define Pin_LED_Red_INPUT_SYNC 2u
#define Pin_LED_Red_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LED_Red_NUM 7u
#define Pin_LED_Red_PORT GPIO_PRT13
#define Pin_LED_Red_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LED_Red_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_Miso */
#define CY_EINK_Miso_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CY_EINK_Miso_0_INBUF_ENABLED 1u
#define CY_EINK_Miso_0_INIT_DRIVESTATE 0u
#define CY_EINK_Miso_0_INIT_MUXSEL 20u
#define CY_EINK_Miso_0_INPUT_SYNC 2u
#define CY_EINK_Miso_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Miso_0_NUM 1u
#define CY_EINK_Miso_0_PORT GPIO_PRT12
#define CY_EINK_Miso_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Miso_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_Miso_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CY_EINK_Miso_INBUF_ENABLED 1u
#define CY_EINK_Miso_INIT_DRIVESTATE 0u
#define CY_EINK_Miso_INIT_MUXSEL 20u
#define CY_EINK_Miso_INPUT_SYNC 2u
#define CY_EINK_Miso_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Miso_NUM 1u
#define CY_EINK_Miso_PORT GPIO_PRT12
#define CY_EINK_Miso_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Miso_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_Mosi */
#define CY_EINK_Mosi_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Mosi_0_INBUF_ENABLED 0u
#define CY_EINK_Mosi_0_INIT_DRIVESTATE 1u
#define CY_EINK_Mosi_0_INIT_MUXSEL 20u
#define CY_EINK_Mosi_0_INPUT_SYNC 2u
#define CY_EINK_Mosi_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Mosi_0_NUM 0u
#define CY_EINK_Mosi_0_PORT GPIO_PRT12
#define CY_EINK_Mosi_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Mosi_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_Mosi_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Mosi_INBUF_ENABLED 0u
#define CY_EINK_Mosi_INIT_DRIVESTATE 1u
#define CY_EINK_Mosi_INIT_MUXSEL 20u
#define CY_EINK_Mosi_INPUT_SYNC 2u
#define CY_EINK_Mosi_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Mosi_NUM 0u
#define CY_EINK_Mosi_PORT GPIO_PRT12
#define CY_EINK_Mosi_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Mosi_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_Sclk */
#define CY_EINK_Sclk_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Sclk_0_INBUF_ENABLED 0u
#define CY_EINK_Sclk_0_INIT_DRIVESTATE 1u
#define CY_EINK_Sclk_0_INIT_MUXSEL 20u
#define CY_EINK_Sclk_0_INPUT_SYNC 2u
#define CY_EINK_Sclk_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Sclk_0_NUM 2u
#define CY_EINK_Sclk_0_PORT GPIO_PRT12
#define CY_EINK_Sclk_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Sclk_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_Sclk_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Sclk_INBUF_ENABLED 0u
#define CY_EINK_Sclk_INIT_DRIVESTATE 1u
#define CY_EINK_Sclk_INIT_MUXSEL 20u
#define CY_EINK_Sclk_INPUT_SYNC 2u
#define CY_EINK_Sclk_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Sclk_NUM 2u
#define CY_EINK_Sclk_PORT GPIO_PRT12
#define CY_EINK_Sclk_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Sclk_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_Ssel */
#define CY_EINK_Ssel_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Ssel_0_INBUF_ENABLED 0u
#define CY_EINK_Ssel_0_INIT_DRIVESTATE 0u
#define CY_EINK_Ssel_0_INIT_MUXSEL 0u
#define CY_EINK_Ssel_0_INPUT_SYNC 2u
#define CY_EINK_Ssel_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Ssel_0_NUM 3u
#define CY_EINK_Ssel_0_PORT GPIO_PRT12
#define CY_EINK_Ssel_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Ssel_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_Ssel_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Ssel_INBUF_ENABLED 0u
#define CY_EINK_Ssel_INIT_DRIVESTATE 0u
#define CY_EINK_Ssel_INIT_MUXSEL 0u
#define CY_EINK_Ssel_INPUT_SYNC 2u
#define CY_EINK_Ssel_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Ssel_NUM 3u
#define CY_EINK_Ssel_PORT GPIO_PRT12
#define CY_EINK_Ssel_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Ssel_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DEBUG_UART_rx */
#define DEBUG_UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define DEBUG_UART_rx_0_INBUF_ENABLED 1u
#define DEBUG_UART_rx_0_INIT_DRIVESTATE 1u
#define DEBUG_UART_rx_0_INIT_MUXSEL 18u
#define DEBUG_UART_rx_0_INPUT_SYNC 2u
#define DEBUG_UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DEBUG_UART_rx_0_NUM 0u
#define DEBUG_UART_rx_0_PORT GPIO_PRT5
#define DEBUG_UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DEBUG_UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DEBUG_UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define DEBUG_UART_rx_INBUF_ENABLED 1u
#define DEBUG_UART_rx_INIT_DRIVESTATE 1u
#define DEBUG_UART_rx_INIT_MUXSEL 18u
#define DEBUG_UART_rx_INPUT_SYNC 2u
#define DEBUG_UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DEBUG_UART_rx_NUM 0u
#define DEBUG_UART_rx_PORT GPIO_PRT5
#define DEBUG_UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define DEBUG_UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DEBUG_UART_tx */
#define DEBUG_UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DEBUG_UART_tx_0_INBUF_ENABLED 0u
#define DEBUG_UART_tx_0_INIT_DRIVESTATE 1u
#define DEBUG_UART_tx_0_INIT_MUXSEL 18u
#define DEBUG_UART_tx_0_INPUT_SYNC 2u
#define DEBUG_UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DEBUG_UART_tx_0_NUM 1u
#define DEBUG_UART_tx_0_PORT GPIO_PRT5
#define DEBUG_UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DEBUG_UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DEBUG_UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DEBUG_UART_tx_INBUF_ENABLED 0u
#define DEBUG_UART_tx_INIT_DRIVESTATE 1u
#define DEBUG_UART_tx_INIT_MUXSEL 18u
#define DEBUG_UART_tx_INPUT_SYNC 2u
#define DEBUG_UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DEBUG_UART_tx_NUM 1u
#define DEBUG_UART_tx_PORT GPIO_PRT5
#define DEBUG_UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define DEBUG_UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_Advertise */
#define Pin_Advertise_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define Pin_Advertise_0_INBUF_ENABLED 1u
#define Pin_Advertise_0_INIT_DRIVESTATE 1u
#define Pin_Advertise_0_INIT_MUXSEL 0u
#define Pin_Advertise_0_INPUT_SYNC 2u
#define Pin_Advertise_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Pin_Advertise_0_NUM 4u
#define Pin_Advertise_0_PORT GPIO_PRT0
#define Pin_Advertise_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Advertise_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_Advertise_DRIVEMODE CY_GPIO_DM_PULLUP
#define Pin_Advertise_INBUF_ENABLED 1u
#define Pin_Advertise_INIT_DRIVESTATE 1u
#define Pin_Advertise_INIT_MUXSEL 0u
#define Pin_Advertise_INPUT_SYNC 2u
#define Pin_Advertise_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Pin_Advertise_NUM 4u
#define Pin_Advertise_PORT GPIO_PRT0
#define Pin_Advertise_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Advertise_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_Border */
#define CY_EINK_Border_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Border_0_INBUF_ENABLED 0u
#define CY_EINK_Border_0_INIT_DRIVESTATE 0u
#define CY_EINK_Border_0_INIT_MUXSEL 0u
#define CY_EINK_Border_0_INPUT_SYNC 2u
#define CY_EINK_Border_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Border_0_NUM 6u
#define CY_EINK_Border_0_PORT GPIO_PRT5
#define CY_EINK_Border_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Border_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_Border_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Border_INBUF_ENABLED 0u
#define CY_EINK_Border_INIT_DRIVESTATE 0u
#define CY_EINK_Border_INIT_MUXSEL 0u
#define CY_EINK_Border_INPUT_SYNC 2u
#define CY_EINK_Border_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Border_NUM 6u
#define CY_EINK_Border_PORT GPIO_PRT5
#define CY_EINK_Border_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Border_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_DispEn */
#define CY_EINK_DispEn_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_DispEn_0_INBUF_ENABLED 0u
#define CY_EINK_DispEn_0_INIT_DRIVESTATE 0u
#define CY_EINK_DispEn_0_INIT_MUXSEL 0u
#define CY_EINK_DispEn_0_INPUT_SYNC 2u
#define CY_EINK_DispEn_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispEn_0_NUM 4u
#define CY_EINK_DispEn_0_PORT GPIO_PRT5
#define CY_EINK_DispEn_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispEn_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_DispEn_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_DispEn_INBUF_ENABLED 0u
#define CY_EINK_DispEn_INIT_DRIVESTATE 0u
#define CY_EINK_DispEn_INIT_MUXSEL 0u
#define CY_EINK_DispEn_INPUT_SYNC 2u
#define CY_EINK_DispEn_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispEn_NUM 4u
#define CY_EINK_DispEn_PORT GPIO_PRT5
#define CY_EINK_DispEn_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispEn_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_LED_Orange */
#define Pin_LED_Orange_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_LED_Orange_0_INBUF_ENABLED 0u
#define Pin_LED_Orange_0_INIT_DRIVESTATE 1u
#define Pin_LED_Orange_0_INIT_MUXSEL 0u
#define Pin_LED_Orange_0_INPUT_SYNC 2u
#define Pin_LED_Orange_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LED_Orange_0_NUM 5u
#define Pin_LED_Orange_0_PORT GPIO_PRT1
#define Pin_LED_Orange_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LED_Orange_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LED_Orange_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_LED_Orange_INBUF_ENABLED 0u
#define Pin_LED_Orange_INIT_DRIVESTATE 1u
#define Pin_LED_Orange_INIT_MUXSEL 0u
#define Pin_LED_Orange_INPUT_SYNC 2u
#define Pin_LED_Orange_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LED_Orange_NUM 5u
#define Pin_LED_Orange_PORT GPIO_PRT1
#define Pin_LED_Orange_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LED_Orange_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_DispRst */
#define CY_EINK_DispRst_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_DispRst_0_INBUF_ENABLED 0u
#define CY_EINK_DispRst_0_INIT_DRIVESTATE 0u
#define CY_EINK_DispRst_0_INIT_MUXSEL 0u
#define CY_EINK_DispRst_0_INPUT_SYNC 2u
#define CY_EINK_DispRst_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispRst_0_NUM 2u
#define CY_EINK_DispRst_0_PORT GPIO_PRT5
#define CY_EINK_DispRst_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispRst_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_DispRst_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_DispRst_INBUF_ENABLED 0u
#define CY_EINK_DispRst_INIT_DRIVESTATE 0u
#define CY_EINK_DispRst_INIT_MUXSEL 0u
#define CY_EINK_DispRst_INPUT_SYNC 2u
#define CY_EINK_DispRst_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispRst_NUM 2u
#define CY_EINK_DispRst_PORT GPIO_PRT5
#define CY_EINK_DispRst_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispRst_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_DispBusy */
#define CY_EINK_DispBusy_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CY_EINK_DispBusy_0_INBUF_ENABLED 1u
#define CY_EINK_DispBusy_0_INIT_DRIVESTATE 0u
#define CY_EINK_DispBusy_0_INIT_MUXSEL 0u
#define CY_EINK_DispBusy_0_INPUT_SYNC 2u
#define CY_EINK_DispBusy_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispBusy_0_NUM 3u
#define CY_EINK_DispBusy_0_PORT GPIO_PRT5
#define CY_EINK_DispBusy_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispBusy_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_DispBusy_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CY_EINK_DispBusy_INBUF_ENABLED 1u
#define CY_EINK_DispBusy_INIT_DRIVESTATE 0u
#define CY_EINK_DispBusy_INIT_MUXSEL 0u
#define CY_EINK_DispBusy_INPUT_SYNC 2u
#define CY_EINK_DispBusy_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispBusy_NUM 3u
#define CY_EINK_DispBusy_PORT GPIO_PRT5
#define CY_EINK_DispBusy_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispBusy_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_DispIoEn */
#define CY_EINK_DispIoEn_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_DispIoEn_0_INBUF_ENABLED 0u
#define CY_EINK_DispIoEn_0_INIT_DRIVESTATE 0u
#define CY_EINK_DispIoEn_0_INIT_MUXSEL 0u
#define CY_EINK_DispIoEn_0_INPUT_SYNC 2u
#define CY_EINK_DispIoEn_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispIoEn_0_NUM 2u
#define CY_EINK_DispIoEn_0_PORT GPIO_PRT0
#define CY_EINK_DispIoEn_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispIoEn_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_DispIoEn_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_DispIoEn_INBUF_ENABLED 0u
#define CY_EINK_DispIoEn_INIT_DRIVESTATE 0u
#define CY_EINK_DispIoEn_INIT_MUXSEL 0u
#define CY_EINK_DispIoEn_INPUT_SYNC 2u
#define CY_EINK_DispIoEn_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_DispIoEn_NUM 2u
#define CY_EINK_DispIoEn_PORT GPIO_PRT0
#define CY_EINK_DispIoEn_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_DispIoEn_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CY_EINK_Discharge */
#define CY_EINK_Discharge_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Discharge_0_INBUF_ENABLED 0u
#define CY_EINK_Discharge_0_INIT_DRIVESTATE 0u
#define CY_EINK_Discharge_0_INIT_MUXSEL 0u
#define CY_EINK_Discharge_0_INPUT_SYNC 2u
#define CY_EINK_Discharge_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Discharge_0_NUM 5u
#define CY_EINK_Discharge_0_PORT GPIO_PRT5
#define CY_EINK_Discharge_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Discharge_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CY_EINK_Discharge_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CY_EINK_Discharge_INBUF_ENABLED 0u
#define CY_EINK_Discharge_INIT_DRIVESTATE 0u
#define CY_EINK_Discharge_INIT_MUXSEL 0u
#define CY_EINK_Discharge_INPUT_SYNC 2u
#define CY_EINK_Discharge_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CY_EINK_Discharge_NUM 5u
#define CY_EINK_Discharge_PORT GPIO_PRT5
#define CY_EINK_Discharge_SLEWRATE CY_GPIO_SLEW_FAST
#define CY_EINK_Discharge_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
