/*
 * Copyright (C) 2020, Advanced Micro Devices, Inc. All Rights Reserved
 */
 
#ifndef BLIS_CONFIG_H
#define BLIS_CONFIG_H



//This macro is enabled only for ZEN family configurations.
//This enables us to use different cache-blocking sizes for TRSM instead of common level-3 cache-block sizes.
#cmakedefine AOCL_BLIS_ZEN

#cmakedefine BLIS_ENABLE_OPENMP

#cmakedefine BLIS_ENABLE_JRIR_SLAB

#cmakedefine BLIS_ENABLE_JRIR_RR

#cmakedefine BLIS_ENABLE_PBA_POOLS

#cmakedefine BLIS_ENABLE_SBA_POOLS

#cmakedefine BLIS_ENABLE_MEM_TRACING

#cmakedefine BLIS_INT_TYPE_SIZE @INT_TYPE_SIZE@

#cmakedefine BLIS_BLAS_INT_TYPE_SIZE @BLAS_INT_TYPE_SIZE@

#cmakedefine BLIS_ENABLE_BLAS

#cmakedefine BLIS_ENABLE_CBLAS

#cmakedefine BLIS_ENABLE_MIXED_DT

#cmakedefine BLIS_ENABLE_MIXED_DT_EXTRA_MEM

#cmakedefine BLIS_ENABLE_SUP_HANDLING

#cmakedefine BLIS_ENABLE_MEMKIND

#cmakedefine BLIS_ENABLE_PRAGMA_OMP_SIMD

#cmakedefine BLIS_ENABLE_SANDBOX

#cmakedefine BLIS_ENABLE_SHARED

#cmakedefine BLIS_ENABLE_TRSM_PREINVERSION

#endif 