

================================================================
== Vitis HLS Report for 'cl_box'
================================================================
* Date:           Fri Oct 18 05:34:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cl_box
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.404 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cl_box_Pipeline_1_fu_173                |cl_box_Pipeline_1                |        7|        7|  28.000 ns|  28.000 ns|    7|    7|       no|
        |grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179  |cl_box_Pipeline_VITIS_LOOP_22_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.73ns)   --->   "%cmd_array = alloca i64 1" [./cl_box.cpp:15]   --->   Operation 9 'alloca' 'cmd_array' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cl_box_Pipeline_1, i32 %cmd_array"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cl_box_Pipeline_1, i32 %cmd_array"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (1.46ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ctl_cmd_stream" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 13 [1/1] (1.14ns)   --->   "%add_ln22 = add i32 %tmp, i32 4294967295" [./cl_box.cpp:22]   --->   Operation 13 'add' 'add_ln22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (1.26ns)   --->   "%call_ln22 = call void @cl_box_Pipeline_VITIS_LOOP_22_1, i32 %add_ln22, i32 %ctl_cmd_stream, i32 %cmd_array" [./cl_box.cpp:22]   --->   Operation 15 'call' 'call_ln22' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln22 = call void @cl_box_Pipeline_VITIS_LOOP_22_1, i32 %add_ln22, i32 %ctl_cmd_stream, i32 %cmd_array" [./cl_box.cpp:22]   --->   Operation 16 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%cmd_array_addr = getelementptr i32 %cmd_array, i64 0, i64 0" [./cl_box.cpp:27]   --->   Operation 17 'getelementptr' 'cmd_array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.73ns)   --->   "%cmd_array_load = load i3 %cmd_array_addr" [./cl_box.cpp:27]   --->   Operation 18 'load' 'cmd_array_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%cmd_array_addr_1 = getelementptr i32 %cmd_array, i64 0, i64 1" [./cl_box.cpp:28]   --->   Operation 19 'getelementptr' 'cmd_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.73ns)   --->   "%cmd_array_load_1 = load i3 %cmd_array_addr_1" [./cl_box.cpp:28]   --->   Operation 20 'load' 'cmd_array_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 21 [1/2] (0.73ns)   --->   "%cmd_array_load = load i3 %cmd_array_addr" [./cl_box.cpp:27]   --->   Operation 21 'load' 'cmd_array_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_baseaddr, i32 %cmd_array_load" [./cl_box.cpp:27]   --->   Operation 22 'write' 'write_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.73ns)   --->   "%cmd_array_load_1 = load i3 %cmd_array_addr_1" [./cl_box.cpp:28]   --->   Operation 23 'load' 'cmd_array_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_baseaddr, i32 %cmd_array_load_1" [./cl_box.cpp:28]   --->   Operation 24 'write' 'write_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%cmd_array_addr_2 = getelementptr i32 %cmd_array, i64 0, i64 2" [./cl_box.cpp:29]   --->   Operation 25 'getelementptr' 'cmd_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [2/2] (0.73ns)   --->   "%cmd_array_load_2 = load i3 %cmd_array_addr_2" [./cl_box.cpp:29]   --->   Operation 26 'load' 'cmd_array_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%cmd_array_addr_3 = getelementptr i32 %cmd_array, i64 0, i64 3" [./cl_box.cpp:30]   --->   Operation 27 'getelementptr' 'cmd_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [2/2] (0.73ns)   --->   "%cmd_array_load_3 = load i3 %cmd_array_addr_3" [./cl_box.cpp:30]   --->   Operation 28 'load' 'cmd_array_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 29 [1/2] (0.73ns)   --->   "%cmd_array_load_2 = load i3 %cmd_array_addr_2" [./cl_box.cpp:29]   --->   Operation 29 'load' 'cmd_array_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_baseaddr, i32 %cmd_array_load_2" [./cl_box.cpp:29]   --->   Operation 30 'write' 'write_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/2] (0.73ns)   --->   "%cmd_array_load_3 = load i3 %cmd_array_addr_3" [./cl_box.cpp:30]   --->   Operation 31 'load' 'cmd_array_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %cmd_array_load_3" [./cl_box.cpp:30]   --->   Operation 32 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %cmd_array_load_3, i32 16, i32 31" [./cl_box.cpp:30]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %lshr_ln" [./cl_box.cpp:30]   --->   Operation 34 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_row, i32 %zext_ln30" [./cl_box.cpp:30]   --->   Operation 35 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i16 %trunc_ln30" [./cl_box.cpp:31]   --->   Operation 36 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_col, i32 %zext_ln31" [./cl_box.cpp:31]   --->   Operation 37 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%cmd_array_addr_4 = getelementptr i32 %cmd_array, i64 0, i64 4" [./cl_box.cpp:32]   --->   Operation 38 'getelementptr' 'cmd_array_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [2/2] (0.73ns)   --->   "%cmd_array_load_4 = load i3 %cmd_array_addr_4" [./cl_box.cpp:32]   --->   Operation 39 'load' 'cmd_array_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 8 <SV = 7> <Delay = 0.73>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 40 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctl_cmd_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctl_cmd_stream"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_baseaddr"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_baseaddr, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_baseaddr"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_baseaddr, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_baseaddr"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_baseaddr, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_row"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_row, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_col"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_col, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_col"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_col, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %work_id"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %work_id, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/2] (0.73ns)   --->   "%cmd_array_load_4 = load i3 %cmd_array_addr_4" [./cl_box.cpp:32]   --->   Operation 58 'load' 'cmd_array_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %cmd_array_load_4" [./cl_box.cpp:32]   --->   Operation 59 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %cmd_array_load_4, i32 16, i32 31" [./cl_box.cpp:32]   --->   Operation 60 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i16 %lshr_ln1" [./cl_box.cpp:32]   --->   Operation 61 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_col, i32 %zext_ln32" [./cl_box.cpp:32]   --->   Operation 62 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i16 %trunc_ln32" [./cl_box.cpp:33]   --->   Operation 63 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %work_id, i32 %zext_ln33" [./cl_box.cpp:33]   --->   Operation 64 'write' 'write_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [./cl_box.cpp:56]   --->   Operation 65 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctl_cmd_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_baseaddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_baseaddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_baseaddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ work_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cmd_array         (alloca       ) [ 001111110]
call_ln0          (call         ) [ 000000000]
tmp               (read         ) [ 000100000]
add_ln22          (add          ) [ 000010000]
empty             (wait         ) [ 000000000]
call_ln22         (call         ) [ 000000000]
cmd_array_addr    (getelementptr) [ 000000100]
cmd_array_addr_1  (getelementptr) [ 000000100]
cmd_array_load    (load         ) [ 000000000]
write_ln27        (write        ) [ 000000000]
cmd_array_load_1  (load         ) [ 000000000]
write_ln28        (write        ) [ 000000000]
cmd_array_addr_2  (getelementptr) [ 000000010]
cmd_array_addr_3  (getelementptr) [ 000000010]
cmd_array_load_2  (load         ) [ 000000000]
write_ln29        (write        ) [ 000000000]
cmd_array_load_3  (load         ) [ 000000000]
trunc_ln30        (trunc        ) [ 000000000]
lshr_ln           (partselect   ) [ 000000000]
zext_ln30         (zext         ) [ 000000000]
write_ln30        (write        ) [ 000000000]
zext_ln31         (zext         ) [ 000000000]
write_ln31        (write        ) [ 000000000]
cmd_array_addr_4  (getelementptr) [ 000000001]
spectopmodule_ln0 (spectopmodule) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
cmd_array_load_4  (load         ) [ 000000000]
trunc_ln32        (trunc        ) [ 000000000]
lshr_ln1          (partselect   ) [ 000000000]
zext_ln32         (zext         ) [ 000000000]
write_ln32        (write        ) [ 000000000]
zext_ln33         (zext         ) [ 000000000]
write_ln33        (write        ) [ 000000000]
ret_ln56          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctl_cmd_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctl_cmd_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_baseaddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_baseaddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_baseaddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_baseaddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_baseaddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_baseaddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_row">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_col">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_col">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_col"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="work_id">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="work_id"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cl_box_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cl_box_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="cmd_array_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmd_array/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln27_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln28_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln29_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln30_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln31_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln32_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln33_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="cmd_array_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cmd_array_addr/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
<pin id="136" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cmd_array_load/5 cmd_array_load_1/5 cmd_array_load_2/6 cmd_array_load_3/6 cmd_array_load_4/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="cmd_array_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cmd_array_addr_1/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="cmd_array_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cmd_array_addr_2/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="cmd_array_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cmd_array_addr_3/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="cmd_array_addr_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cmd_array_addr_4/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_cl_box_Pipeline_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/7 lshr_ln1/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln22_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln30_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln30_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln31_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln32_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln32_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln33_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/8 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="236" class="1005" name="add_ln22_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="241" class="1005" name="cmd_array_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cmd_array_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="cmd_array_addr_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cmd_array_addr_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="cmd_array_addr_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cmd_array_addr_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="cmd_array_addr_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cmd_array_addr_3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="cmd_array_addr_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cmd_array_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="137"><net_src comp="128" pin="7"/><net_sink comp="72" pin=2"/></net>

<net id="138"><net_src comp="121" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="146"><net_src comp="128" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="128" pin="7"/><net_sink comp="86" pin=2"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="62" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="128" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="202"><net_src comp="197" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="206"><net_src comp="128" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="187" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="220"><net_src comp="128" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="187" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="234"><net_src comp="66" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="239"><net_src comp="197" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="244"><net_src comp="121" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="249"><net_src comp="139" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="254"><net_src comp="148" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="259"><net_src comp="157" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="264"><net_src comp="165" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_baseaddr | {6 }
	Port: b_baseaddr | {6 }
	Port: c_baseaddr | {7 }
	Port: a_row | {7 }
	Port: a_col | {7 }
	Port: b_col | {8 }
	Port: work_id | {8 }
 - Input state : 
	Port: cl_box : ctl_cmd_stream | {2 3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln22 : 1
	State 4
	State 5
		cmd_array_load : 1
		cmd_array_load_1 : 1
	State 6
		write_ln27 : 1
		write_ln28 : 1
		cmd_array_load_2 : 1
		cmd_array_load_3 : 1
	State 7
		write_ln29 : 1
		trunc_ln30 : 1
		lshr_ln : 1
		zext_ln30 : 2
		write_ln30 : 3
		zext_ln31 : 2
		write_ln31 : 3
		cmd_array_load_4 : 1
	State 8
		trunc_ln32 : 1
		lshr_ln1 : 1
		zext_ln32 : 2
		write_ln32 : 3
		zext_ln33 : 2
		write_ln33 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   call   |        grp_cl_box_Pipeline_1_fu_173        |    3    |    18   |
|          | grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179 |    64   |    59   |
|----------|--------------------------------------------|---------|---------|
|    add   |               add_ln22_fu_197              |    0    |    39   |
|----------|--------------------------------------------|---------|---------|
|   read   |               tmp_read_fu_66               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |           write_ln27_write_fu_72           |    0    |    0    |
|          |           write_ln28_write_fu_79           |    0    |    0    |
|          |           write_ln29_write_fu_86           |    0    |    0    |
|   write  |           write_ln30_write_fu_93           |    0    |    0    |
|          |           write_ln31_write_fu_100          |    0    |    0    |
|          |           write_ln32_write_fu_107          |    0    |    0    |
|          |           write_ln33_write_fu_114          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|                 grp_fu_187                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |              trunc_ln30_fu_203             |    0    |    0    |
|          |              trunc_ln32_fu_217             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln30_fu_207              |    0    |    0    |
|   zext   |              zext_ln31_fu_212              |    0    |    0    |
|          |              zext_ln32_fu_221              |    0    |    0    |
|          |              zext_ln33_fu_226              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    67   |   116   |
|----------|--------------------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|cmd_array|    0   |   64   |    3   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   64   |    3   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln22_reg_236    |   32   |
|cmd_array_addr_1_reg_246|    3   |
|cmd_array_addr_2_reg_251|    3   |
|cmd_array_addr_3_reg_256|    3   |
|cmd_array_addr_4_reg_261|    3   |
| cmd_array_addr_reg_241 |    3   |
|       tmp_reg_231      |   32   |
+------------------------+--------+
|          Total         |   79   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_128             |  p0  |   6  |   3  |   18   ||    31   |
|              grp_access_fu_128             |  p2  |   4  |   0  |    0   ||    20   |
| grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   82   || 1.63286 ||    60   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   67   |   116  |    -   |
|   Memory  |    0   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    1   |    -   |   60   |    -   |
|  Register |    -   |    -   |   79   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   210  |   179  |    0   |
+-----------+--------+--------+--------+--------+--------+
