# Lenia Verilog

![](architecture.png)

![](micropython.png)