{
  "id": "yosys",
  "name": "Yosys",
  "category": "hardware_verification",
  "subcategory": "synthesis",

  "description": "Open source RTL synthesis and formal verification framework",
  "long_description": "Yosys is an open source framework for RTL synthesis and formal verification. It can read Verilog, perform synthesis passes, and output to various formats. With SymbiYosys, it provides formal verification capabilities using SMT solvers and SAT solvers.",

  "capabilities": [
    "verilog_parsing",
    "rtl_synthesis",
    "technology_mapping",
    "optimization",
    "formal_verification",
    "equivalence_checking"
  ],
  "property_types": ["assertion", "cover", "assume"],
  "input_languages": ["verilog", "systemverilog", "rtlil"],
  "output_formats": ["blif", "edif", "json", "smtlib2"],

  "installation": {
    "methods": [
      {"type": "apt", "command": "apt install yosys"},
      {"type": "brew", "command": "brew install yosys"},
      {"type": "source", "command": "make && make install"}
    ],
    "dependencies": ["tcl", "abc"],
    "platforms": ["linux", "macos", "windows"]
  },

  "documentation": {
    "official": "https://yosyshq.net/yosys/",
    "tutorial": "https://yosyshq.readthedocs.io/",
    "api_reference": "https://yosyshq.net/yosys/documentation.html",
    "examples": "https://github.com/YosysHQ/yosys/tree/master/examples"
  },

  "tactics": [
    {
      "name": "synth",
      "description": "Run synthesis",
      "syntax": "synth",
      "when_to_use": "For generic synthesis",
      "examples": ["yosys -p 'synth' design.v"]
    },
    {
      "name": "sat",
      "description": "SAT-based verification",
      "syntax": "sat -verify -prove assert_name",
      "when_to_use": "For bounded checking",
      "examples": ["sat -verify -prove my_assert"]
    },
    {
      "name": "equiv_make",
      "description": "Equivalence checking",
      "syntax": "equiv_make gold gate equiv",
      "when_to_use": "For comparing designs",
      "examples": ["equiv_make gold_mod gate_mod equiv"]
    }
  ],

  "error_patterns": [
    {
      "pattern": "syntax error",
      "meaning": "Verilog parse error",
      "common_causes": ["Invalid syntax", "Unsupported construct"],
      "fixes": ["Fix syntax", "Check supported features"]
    },
    {
      "pattern": "SAT proof failed",
      "meaning": "Property doesn't hold",
      "common_causes": ["Bug in design", "Wrong property"],
      "fixes": ["Debug with counterexample"]
    }
  ],

  "integration": {
    "dashprove_backend": true,
    "usl_property_types": ["assertion", "invariant"],
    "cli_command": "dashprove verify --backend yosys"
  },

  "performance": {
    "typical_runtime": "seconds to hours",
    "scalability": "Good for RTL",
    "memory_usage": "Moderate"
  },

  "comparisons": {
    "similar_tools": ["vivado", "quartus", "symbiyosys"],
    "advantages": [
      "Open source",
      "Extensible",
      "Multiple backends"
    ],
    "disadvantages": [
      "SystemVerilog support limited",
      "Not as optimized as commercial tools"
    ]
  },

  "metadata": {
    "version": "0.36",
    "last_updated": "2025-12-21",
    "maintainer": "YosysHQ",
    "license": "ISC"
  }
}
