#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 10 00:53:46 2024
# Process ID: 4764
# Current directory: C:/Users/NTH417/Desktop/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9108 C:\Users\NTH417\Desktop\project_4\project_4.xpr
# Log file: C:/Users/NTH417/Desktop/project_4/vivado.log
# Journal file: C:/Users/NTH417/Desktop/project_4\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project C:/Users/NTH417/Desktop/project_4/project_4.xpr
WARNING: [Board 49-91] Board repository path 'C:XilinxVivadooard_files' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/tb_Enigma_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 10 00:58:52 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Enigma_behav -key {Behavioral:sim_1:Functional:tb_Enigma} -tclbatch {tb_Enigma.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Enigma.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Enigma_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.258 ; gain = 13.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Enigma_behav -key {Behavioral:sim_1:Functional:tb_Enigma} -tclbatch {tb_Enigma.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Enigma.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Enigma_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 894.637 ; gain = 40.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Enigma_behav -key {Behavioral:sim_1:Functional:tb_Enigma} -tclbatch {tb_Enigma.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Enigma.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Enigma_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 947.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Enigma' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Enigma_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_5bit_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction1_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tfunction2_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_2
INFO: [VRFC 10-2458] undeclared symbol borrow_xor_carry, assumed default net type wire [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turning_Function_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/counter_74163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_74163
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Desktop/project_4/project_4.srcs/sim_1/new/tb_Enigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Enigma
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NTH417/Desktop/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property is_enabled false [get_files  C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/LabMain.v]
set_property is_enabled false [get_files  C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2.v]
set_property is_enabled false [get_files  C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1.v]
undo
INFO: [Common 17-17] undo 'set_property is_enabled false [get_files  C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1.v]'
undo
INFO: [Common 17-17] undo 'set_property is_enabled false [get_files  C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2.v]'
undo
INFO: [Common 17-17] undo 'set_property is_enabled false [get_files  C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/LabMain.v]'
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Sep 10 01:54:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Sep 10 01:55:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Sep 10 01:57:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Sep 10 01:58:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Sep 10 01:59:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Sep 10 02:00:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B306BDA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Sep 10 02:02:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/Enigma_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/Enigma_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/Enigma_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/Enigma_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/Enigma_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/NTH417/Desktop/project_4/project_4.runs/impl_1/Enigma_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 02:47:47 2024...
