// Seed: 2717857544
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11
);
  assign id_4 = 1;
  wire id_13;
  wire id_14;
  assign id_6 = 0;
  assign id_0 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    output uwire id_5,
    input tri id_6
    , id_10,
    input supply1 id_7,
    output tri id_8
);
  id_11(
      .id_0(1), .id_1(id_5 * id_8 - ~id_10), .id_2(1'h0)
  ); module_0(
      id_8, id_5, id_1, id_6, id_8, id_1, id_5, id_5, id_2, id_7, id_2, id_8
  );
endmodule
