{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port S01_ARESETN -pg 1 -y 800 -defaultsOSRD
preplace port s_axi_frame_index -pg 1 -y 20 -defaultsOSRD
preplace port clk_vdma -pg 1 -y 400 -defaultsOSRD
preplace port s_axi_AXILite_raw_CHROMA -pg 1 -y 0 -defaultsOSRD
preplace port clk_in -pg 1 -y 380 -defaultsOSRD
preplace port AXIM_WRITER -pg 1 -y 340 -defaultsOSRD
preplace port s_axi_AXILiteS1 -pg 1 -y 700 -defaultsOSRD
preplace port s_axi_AXILiteS -pg 1 -y 50 -defaultsOSRD
preplace port AXIS_IN_RAW_LUMA -pg 1 -y 320 -defaultsOSRD
preplace port AXIS_IN_RAW_CHROMA -pg 1 -y 520 -defaultsOSRD
preplace port AXIM_READER -pg 1 -y 990 -defaultsOSRD
preplace port s_axi_AXILite_raw_LUMA -pg 1 -y 260 -defaultsOSRD
preplace port m_axi_frame_index -pg 1 -y 70 -defaultsOSRD
preplace port AXIS_IN -pg 1 -y 110 -defaultsOSRD
preplace portBus aresetn_in -pg 1 -y 340 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -y 780 -defaultsOSRD
preplace portBus aresetn_vdma -pg 1 -y 360 -defaultsOSRD
preplace portBus frame_index_V -pg 1 -y 1140 -defaultsOSRD
preplace inst axi_write_prova_0 -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst axis_data_fifo_raw_CHROMA -pg 1 -lvl 1 -y 560 -defaultsOSRD
preplace inst axi_mem_intercon_writer -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst axis_data_fifo_pipeline_to_writer -pg 1 -lvl 1 -y 150 -defaultsOSRD
preplace inst axis_data_fifo_raw_LUMA -pg 1 -lvl 1 -y 360 -defaultsOSRD
preplace inst axis_to_ddr_writer_LUMA -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst ddr_to_axis_reader_0 -pg 1 -lvl 2 -y 730 -defaultsOSRD
preplace inst axi_mem_intercon_reader -pg 1 -lvl 3 -y 990 -defaultsOSRD
preplace inst axis_to_ddr_writer_CHROMA -pg 1 -lvl 2 -y 540 -defaultsOSRD
preplace netloc Conn1 1 0 1 N
preplace netloc axi_write_prova_0_m_axi_frame_index 1 2 2 N 70 NJ
preplace netloc ddr_to_axis_reader_0_m_axi_base_ddr_addr 1 2 1 860
preplace netloc PCLK_1 1 0 1 20
preplace netloc AXIS_IN_RAW_LUMA_1 1 0 1 NJ
preplace netloc s_axi_AXILite_raw_CHROMA_1 1 0 2 NJ 0 390J
preplace netloc s_axi_AXILiteS_1 1 0 2 NJ 50 NJ
preplace netloc Filter_Convolution_0_out_img_V 1 0 1 NJ
preplace netloc S02_AXI_1 1 2 1 N
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 NJ
preplace netloc axi_write_prova_0_m_axi_base_ddr_addr 1 2 1 900
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 0 3 10 250 420 390 890
preplace netloc axis_to_ddr_writer_0_frame_index_V 1 1 3 430 640 870 870 1210J
preplace netloc aresetn_in_1 1 0 1 0
preplace netloc AXIS_IN_RAW_CHROMA_1 1 0 1 NJ
preplace netloc axis_data_fifo_pipeline_to_writer_M_AXIS 1 1 1 380
preplace netloc s_axi_AXILite_raw_LUMA_1 1 0 2 NJ 260 NJ
preplace netloc s_axi_AXILiteS1_1 1 0 2 NJ 700 NJ
preplace netloc axi_mem_intercon_reader_M00_AXI 1 3 1 NJ
preplace netloc S01_AXI_1 1 2 1 860
preplace netloc axis_data_fifo_1_M_AXIS 1 1 1 N
preplace netloc axis_data_fifo_0_M_AXIS 1 1 1 400
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 0 3 NJ 780 400J 820 900
preplace netloc CLOCK_100M_1 1 0 3 30 460 410 380 880
levelinfo -pg 1 -20 210 650 1060 1230 -top -20 -bot 1160
",
}

