<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USART_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">USART_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___e_z_r32_w_g___u_s_a_r_t.html">EZR32WG_USART</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f030x8.html">Stm32f030x8</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f042x6.html">Stm32f042x6</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f051x8.html">Stm32f051x8</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f070xb.html">Stm32f070xb</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f072xb.html">Stm32f072xb</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f091xc.html">Stm32f091xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f103xb.html">Stm32f103xb</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f103xe.html">Stm32f103xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f205xx.html">Stm32f205xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f207xx.html">Stm32f207xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f215xx.html">Stm32f215xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f217xx.html">Stm32f217xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f303x8.html">Stm32f303x8</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f303xe.html">Stm32f303xe</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f334x8.html">Stm32f334x8</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &raquo;  &#124; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a> &raquo;  &#124; <a class="el" href="group__cpu__specific___peripheral__registers__structures.html">Cpu_specific_Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Universal Synchronous Asynchronous Receiver Transmitter.  
 <a href="struct_u_s_a_r_t___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:a15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab364c1318a8e0d572ebd0b1f695e9611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ab364c1318a8e0d572ebd0b1f695e9611">FRAME</a></td></tr>
<tr class="separator:ab364c1318a8e0d572ebd0b1f695e9611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8f014867228209e48a830d983bae4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a3e8f014867228209e48a830d983bae4b">TRIGCTRL</a></td></tr>
<tr class="separator:a3e8f014867228209e48a830d983bae4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf812cbe5147d300507d59d4a55935d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a></td></tr>
<tr class="separator:adcf812cbe5147d300507d59d4a55935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece2c880dc5ba01a2fc9326dc080dc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">STATUS</a></td></tr>
<tr class="separator:aece2c880dc5ba01a2fc9326dc080dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a33dba1349d1ebe45133cb2789a5307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a2a33dba1349d1ebe45133cb2789a5307">CLKDIV</a></td></tr>
<tr class="separator:a2a33dba1349d1ebe45133cb2789a5307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311f72234885831ea0df8ecc23d6d8f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a311f72234885831ea0df8ecc23d6d8f1">RXDATAX</a></td></tr>
<tr class="separator:a311f72234885831ea0df8ecc23d6d8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d73f559dde37f86a6e43664c0163a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ab7d73f559dde37f86a6e43664c0163a4">RXDATA</a></td></tr>
<tr class="separator:ab7d73f559dde37f86a6e43664c0163a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85050d4f372172ce150c134def7ddb92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a85050d4f372172ce150c134def7ddb92">RXDOUBLEX</a></td></tr>
<tr class="separator:a85050d4f372172ce150c134def7ddb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53937b87084b76f6ecf6ed6215fd9ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a53937b87084b76f6ecf6ed6215fd9ea6">RXDOUBLE</a></td></tr>
<tr class="separator:a53937b87084b76f6ecf6ed6215fd9ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f4e3a0a169f295d80cecec85b9219e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ad8f4e3a0a169f295d80cecec85b9219e">RXDATAXP</a></td></tr>
<tr class="separator:ad8f4e3a0a169f295d80cecec85b9219e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab0061ce6658a94736fbf850844c79b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#abab0061ce6658a94736fbf850844c79b">RXDOUBLEXP</a></td></tr>
<tr class="separator:abab0061ce6658a94736fbf850844c79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686eb4c081776991f773fbbd2c98b686"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a686eb4c081776991f773fbbd2c98b686">TXDATAX</a></td></tr>
<tr class="separator:a686eb4c081776991f773fbbd2c98b686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bca9824fd4a347070ad343b1d3ef07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a96bca9824fd4a347070ad343b1d3ef07">TXDATA</a></td></tr>
<tr class="separator:a96bca9824fd4a347070ad343b1d3ef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d6f690ca1a7adb243a479fd0b647b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ac1d6f690ca1a7adb243a479fd0b647b9">TXDOUBLEX</a></td></tr>
<tr class="separator:ac1d6f690ca1a7adb243a479fd0b647b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e719a9e368b112a6f35d9a5b3ddc38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#af1e719a9e368b112a6f35d9a5b3ddc38">TXDOUBLE</a></td></tr>
<tr class="separator:af1e719a9e368b112a6f35d9a5b3ddc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845b107a946fce4c9b03439572ea04d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a845b107a946fce4c9b03439572ea04d4">IF</a></td></tr>
<tr class="separator:a845b107a946fce4c9b03439572ea04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ef35796daa090d53e00c760a77f465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a03ef35796daa090d53e00c760a77f465">IFS</a></td></tr>
<tr class="separator:a03ef35796daa090d53e00c760a77f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65f635e21c1984d0acb3f2f5a2b6cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#ae65f635e21c1984d0acb3f2f5a2b6cc4">IFC</a></td></tr>
<tr class="separator:ae65f635e21c1984d0acb3f2f5a2b6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cf929795f536b4187f4238d0ded2ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#aa6cf929795f536b4187f4238d0ded2ae">IEN</a></td></tr>
<tr class="separator:aa6cf929795f536b4187f4238d0ded2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b9b46715ebc5fd39cff7864a05b5cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#aa3b9b46715ebc5fd39cff7864a05b5cb">IRCTRL</a></td></tr>
<tr class="separator:aa3b9b46715ebc5fd39cff7864a05b5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c3f2ef20147c6c6a15e4e7aebcb2c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a50c3f2ef20147c6c6a15e4e7aebcb2c2">ROUTE</a></td></tr>
<tr class="separator:a50c3f2ef20147c6c6a15e4e7aebcb2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1183b7309958e9e04bd59b06407bf078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a1183b7309958e9e04bd59b06407bf078">INPUT</a></td></tr>
<tr class="separator:a1183b7309958e9e04bd59b06407bf078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23df4a565c3c6c93e081585343859fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#af23df4a565c3c6c93e081585343859fe">I2SCTRL</a></td></tr>
<tr class="separator:af23df4a565c3c6c93e081585343859fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gadd5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092e59d908b2ca112e31047e942340cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga092e59d908b2ca112e31047e942340cb">BRR</a></td></tr>
<tr class="separator:ga092e59d908b2ca112e31047e942340cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0cb6c861eaf26470f56f451c1edbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a></td></tr>
<tr class="separator:ga5dd0cb6c861eaf26470f56f451c1edbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf702fd1614d8606cf715e9f961f2e381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf702fd1614d8606cf715e9f961f2e381">RTOR</a></td></tr>
<tr class="separator:gaf702fd1614d8606cf715e9f961f2e381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a></td></tr>
<tr class="separator:gaab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3397c07a89d7e7c051e37b6d628fdbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac3397c07a89d7e7c051e37b6d628fdbb">RDR</a></td></tr>
<tr class="separator:gac3397c07a89d7e7c051e37b6d628fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8249a3955aace28d92109b391311eb30"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a></td></tr>
<tr class="separator:ga8249a3955aace28d92109b391311eb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e9b50601cf364203668775f3f9032b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad6e9b50601cf364203668775f3f9032b">TDR</a></td></tr>
<tr class="separator:gad6e9b50601cf364203668775f3f9032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5573848497a716a9947fd87487709feb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5573848497a716a9947fd87487709feb">RESERVED2</a></td></tr>
<tr class="separator:ga5573848497a716a9947fd87487709feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44962ea5442d203bf4954035d1bfeb9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a></td></tr>
<tr class="separator:a44962ea5442d203bf4954035d1bfeb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149feba01f9c4a49570c6d88619f504f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a></td></tr>
<tr class="separator:a149feba01f9c4a49570c6d88619f504f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1acc0425516ff7969709d118b96a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a></td></tr>
<tr class="separator:a0a1acc0425516ff7969709d118b96a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ba3d82d524fddbe0fb3309788e2954"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">BRR</a></td></tr>
<tr class="separator:af0ba3d82d524fddbe0fb3309788e2954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61400ce239355b62aa25c95fcc18a5e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a></td></tr>
<tr class="separator:a61400ce239355b62aa25c95fcc18a5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3b31022e6f59b800e9f5cc2a89d54c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a></td></tr>
<tr class="separator:a6c3b31022e6f59b800e9f5cc2a89d54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3e81bd118d1bc52d24a0b0772e6a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a></td></tr>
<tr class="separator:a2a3e81bd118d1bc52d24a0b0772e6a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0223808025f5bf9c056185038c9d545"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a></td></tr>
<tr class="separator:aa0223808025f5bf9c056185038c9d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9651ce2df8eec57b9cab2f27f6dbf3e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1">CR3</a></td></tr>
<tr class="separator:a9651ce2df8eec57b9cab2f27f6dbf3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd36010ac282682d1f3c641b183b1b6f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a></td></tr>
<tr class="separator:abd36010ac282682d1f3c641b183b1b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f8b74978e03c8a4c99c9395a6a524d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#a26f8b74978e03c8a4c99c9395a6a524d">GTPR</a></td></tr>
<tr class="separator:a26f8b74978e03c8a4c99c9395a6a524d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab502dde158ab7da8e7823d1f8a06edb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a></td></tr>
<tr class="separator:aab502dde158ab7da8e7823d1f8a06edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Universal Synchronous Asynchronous Receiver Transmitter. </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00042">42</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af0ba3d82d524fddbe0fb3309788e2954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ba3d82d524fddbe0fb3309788e2954">&#9670;&nbsp;</a></span>BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Baud rate register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00879">879</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a2a33dba1349d1ebe45133cb2789a5307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a33dba1349d1ebe45133cb2789a5307">&#9670;&nbsp;</a></span>CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Control Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00049">49</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="adcf812cbe5147d300507d59d4a55935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf812cbe5147d300507d59d4a55935d">&#9670;&nbsp;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00047">47</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a61400ce239355b62aa25c95fcc18a5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61400ce239355b62aa25c95fcc18a5e1">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 1, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00881">881</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a2a3e81bd118d1bc52d24a0b0772e6a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3e81bd118d1bc52d24a0b0772e6a0c">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 2, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00883">883</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a9651ce2df8eec57b9cab2f27f6dbf3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9651ce2df8eec57b9cab2f27f6dbf3e1">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 3, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00885">885</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00044">44</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&nbsp;</a></span>DR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Data register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00549">549</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a0a1acc0425516ff7969709d118b96a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1acc0425516ff7969709d118b96a3b">&#9670;&nbsp;</a></span>DR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Data register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00877">877</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ab364c1318a8e0d572ebd0b1f695e9611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab364c1318a8e0d572ebd0b1f695e9611">&#9670;&nbsp;</a></span>FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FRAME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Frame Format Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00045">45</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a26f8b74978e03c8a4c99c9395a6a524d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f8b74978e03c8a4c99c9395a6a524d">&#9670;&nbsp;</a></span>GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Guard time and prescaler register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00887">887</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="af23df4a565c3c6c93e081585343859fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23df4a565c3c6c93e081585343859fe">&#9670;&nbsp;</a></span>I2SCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Control Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00067">67</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="aa6cf929795f536b4187f4238d0ded2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cf929795f536b4187f4238d0ded2ae">&#9670;&nbsp;</a></span>IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00063">63</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a845b107a946fce4c9b03439572ea04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845b107a946fce4c9b03439572ea04d4">&#9670;&nbsp;</a></span>IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00060">60</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="ae65f635e21c1984d0acb3f2f5a2b6cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65f635e21c1984d0acb3f2f5a2b6cc4">&#9670;&nbsp;</a></span>IFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00062">62</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a03ef35796daa090d53e00c760a77f465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ef35796daa090d53e00c760a77f465">&#9670;&nbsp;</a></span>IFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00061">61</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a1183b7309958e9e04bd59b06407bf078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1183b7309958e9e04bd59b06407bf078">&#9670;&nbsp;</a></span>INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INPUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Input Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00066">66</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="aa3b9b46715ebc5fd39cff7864a05b5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b9b46715ebc5fd39cff7864a05b5cb">&#9670;&nbsp;</a></span>IRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA Control Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00064">64</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a149feba01f9c4a49570c6d88619f504f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149feba01f9c4a49570c6d88619f504f">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00876">876</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a6c3b31022e6f59b800e9f5cc2a89d54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3b31022e6f59b800e9f5cc2a89d54c">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00882">882</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aa0223808025f5bf9c056185038c9d545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0223808025f5bf9c056185038c9d545">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00884">884</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="abd36010ac282682d1f3c641b183b1b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd36010ac282682d1f3c641b183b1b6f">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00886">886</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aab502dde158ab7da8e7823d1f8a06edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab502dde158ab7da8e7823d1f8a06edb">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00888">888</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a50c3f2ef20147c6c6a15e4e7aebcb2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c3f2ef20147c6c6a15e4e7aebcb2c2">&#9670;&nbsp;</a></span>ROUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ROUTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O Routing Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00065">65</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="ab7d73f559dde37f86a6e43664c0163a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d73f559dde37f86a6e43664c0163a4">&#9670;&nbsp;</a></span>RXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Data Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00051">51</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a311f72234885831ea0df8ecc23d6d8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311f72234885831ea0df8ecc23d6d8f1">&#9670;&nbsp;</a></span>RXDATAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDATAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Data Extended Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00050">50</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="ad8f4e3a0a169f295d80cecec85b9219e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f4e3a0a169f295d80cecec85b9219e">&#9670;&nbsp;</a></span>RXDATAXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDATAXP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Data Extended Peek Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00054">54</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a53937b87084b76f6ecf6ed6215fd9ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53937b87084b76f6ecf6ed6215fd9ea6">&#9670;&nbsp;</a></span>RXDOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDOUBLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX FIFO Double Data Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00053">53</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a85050d4f372172ce150c134def7ddb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85050d4f372172ce150c134def7ddb92">&#9670;&nbsp;</a></span>RXDOUBLEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDOUBLEX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Double Data Extended Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00052">52</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="abab0061ce6658a94736fbf850844c79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abab0061ce6658a94736fbf850844c79b">&#9670;&nbsp;</a></span>RXDOUBLEXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXDOUBLEXP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Double Data Extended Peek Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00055">55</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f103xb_8h_source.html#l00548">548</a> of file <a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a>.</p>

</div>
</div>
<a id="a44962ea5442d203bf4954035d1bfeb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44962ea5442d203bf4954035d1bfeb9d">&#9670;&nbsp;</a></span>SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00875">875</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aece2c880dc5ba01a2fc9326dc080dc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece2c880dc5ba01a2fc9326dc080dc26">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Status Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00048">48</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a3e8f014867228209e48a830d983bae4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8f014867228209e48a830d983bae4b">&#9670;&nbsp;</a></span>TRIGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRIGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Trigger Control register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00046">46</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a96bca9824fd4a347070ad343b1d3ef07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bca9824fd4a347070ad343b1d3ef07">&#9670;&nbsp;</a></span>TXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Data Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00057">57</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="a686eb4c081776991f773fbbd2c98b686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686eb4c081776991f773fbbd2c98b686">&#9670;&nbsp;</a></span>TXDATAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDATAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Data Extended Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00056">56</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="af1e719a9e368b112a6f35d9a5b3ddc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e719a9e368b112a6f35d9a5b3ddc38">&#9670;&nbsp;</a></span>TXDOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDOUBLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Double Data Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00059">59</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<a id="ac1d6f690ca1a7adb243a479fd0b647b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d6f690ca1a7adb243a479fd0b647b9">&#9670;&nbsp;</a></span>TXDOUBLEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDOUBLEX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Double Data Extended Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__usart_8h_source.html#l00058">58</a> of file <a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/ezr32wg/include/<a class="el" href="ezr32wg__usart_8h_source.html">ezr32wg_usart.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f030x8_8h_source.html">stm32f030x8.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f042x6_8h_source.html">stm32f042x6.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f051x8_8h_source.html">stm32f051x8.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f070xb_8h_source.html">stm32f070xb.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f072xb_8h_source.html">stm32f072xb.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f091xc_8h_source.html">stm32f091xc.h</a></li>
<li>cpu/stm32f1/include/<a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a></li>
<li>cpu/stm32f1/include/<a class="el" href="stm32f103xe_8h_source.html">stm32f103xe.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f207xx_8h_source.html">stm32f207xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f215xx_8h_source.html">stm32f215xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f217xx_8h_source.html">stm32f217xx.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303x8_8h_source.html">stm32f303x8.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303xe_8h_source.html">stm32f303xe.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f334x8_8h_source.html">stm32f334x8.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>cpu/stm32l1/include/<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
