<html><body><samp><pre>
<!@TC:1652945032>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: IF11R205-14

# Thu May 19 10:23:50 2022

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-14

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1652945038> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-14

Implementation : impl1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1652945038> | Running in 64-bit mode 
@N: : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd:5:7:5:14:@N::@XP_MSG">JM2.vhd(5)</a><!@TM:1652945038> | Top entity is set to TOP_CNT.
File E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1652945038> | Using the VHDL 1993 Standard for file 'C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1652945038> | Using the VHDL 1993 Standard for file 'E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1652945038> | Using the VHDL 1993 Standard for file 'E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1652945038> | Using the VHDL 1993 Standard for file 'E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1652945038> | Using the VHDL 1993 Standard for file 'E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd'. 
VHDL syntax check successful!
File E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd:5:7:5:14:@N:CD630:@XP_MSG">JM2.vhd(5)</a><!@TM:1652945038> | Synthesizing work.top_cnt.struct.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd:16:7:16:8:@W:CD638:@XP_MSG">JM2.vhd(16)</a><!@TM:1652945038> | Signal c is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd:5:7:5:13:@N:CD630:@XP_MSG">cntr136.vhd(5)</a><!@TM:1652945038> | Synthesizing work.cnt136.rtl.
Post processing for work.cnt136.rtl
Running optimization stage 1 on CNT136 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr136.vhd(20)</a><!@TM:1652945038> | Feedback mux created for signal CNT_A[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr136.vhd(20)</a><!@TM:1652945038> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Finished optimization stage 1 on CNT136 (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd:5:7:5:12:@N:CD630:@XP_MSG">cntr49.vhd(5)</a><!@TM:1652945038> | Synthesizing work.cnt49.rtl.
Post processing for work.cnt49.rtl
Running optimization stage 1 on CNT49 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr49.vhd(20)</a><!@TM:1652945038> | Feedback mux created for signal CNT_A[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr49.vhd(20)</a><!@TM:1652945038> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Finished optimization stage 1 on CNT49 (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd:5:7:5:12:@N:CD630:@XP_MSG">cntr19.vhd(5)</a><!@TM:1652945038> | Synthesizing work.cnt19.rtl.
Post processing for work.cnt19.rtl
Running optimization stage 1 on CNT19 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr19.vhd(20)</a><!@TM:1652945038> | Feedback mux created for signal CNT_A[4:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr19.vhd(20)</a><!@TM:1652945038> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Finished optimization stage 1 on CNT19 (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
Post processing for work.top_cnt.struct
Running optimization stage 1 on TOP_CNT .......
Finished optimization stage 1 on TOP_CNT (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
Running optimization stage 2 on CNT19 .......
Finished optimization stage 2 on CNT19 (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
Running optimization stage 2 on CNT49 .......
Finished optimization stage 2 on CNT49 (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
Running optimization stage 2 on CNT136 .......
Finished optimization stage 2 on CNT136 (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)
Running optimization stage 2 on TOP_CNT .......
Finished optimization stage 2 on TOP_CNT (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 92MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 19 10:23:55 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-14

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1652945038> | Running in 64-bit mode 
File E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 19 10:23:56 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\labor4_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 19 10:23:56 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1652945032>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-14

Implementation : impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1652945042> | Running in 64-bit mode 
File E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\labor4_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 19 10:24:00 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1652945032>
# Thu May 19 10:24:02 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-14

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1652945052> | No constraint file specified. 
@L: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1_scck.rpt 
See clock summary report "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1652945052> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1652945052> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1652945052> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr136.vhd:20:2:20:4:@N:BN362:@XP_MSG">cntr136.vhd(20)</a><!@TM:1652945052> | Removing sequential instance CNT_C (in view: work.CNT136(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:MT462:@XP_MSG">cntr49.vhd(20)</a><!@TM:1652945052> | Net CNT_2.CNT_C (pin CNT_2.CNT_C.Q[0]) appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1652945052> | Incompatible asynchronous control logic preventing generated clock conversion. 

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1652945052> | Applying syn_allowed_resources blockrams=12 on top level netlist TOP_CNT  

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                           Requested     Requested     Clock                            Clock                   Clock
Level     Clock                           Frequency     Period        Type                             Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       System                          200.0 MHz     5.000         system                           system_clkgroup         8    
                                                                                                                                    
0 -       TOP_CNT|CLK_I                   200.0 MHz     5.000         inferred                         Inferred_clkgroup_0     8    
1 .         CNT19|CNT_C_derived_clock     200.0 MHz     5.000         derived (from TOP_CNT|CLK_I)     Inferred_clkgroup_0     7    
====================================================================================================================================



Clock Load Summary
***********************

                              Clock     Source                      Clock Pin              Non-clock Pin     Non-clock Pin
Clock                         Load      Pin                         Seq Example            Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------
System                        8         -                           CNT_3.CNT_A[7:0].C     -                 -            
                                                                                                                          
TOP_CNT|CLK_I                 8         CLK_I(port)                 RST_internal.C         -                 -            
CNT19|CNT_C_derived_clock     7         CNT_1.CNT_C.Q[0](dffse)     CNT_2.CNT_A[5:0].C     -                 -            
==========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr136.vhd:20:2:20:4:@W:MT531:@XP_MSG">cntr136.vhd(20)</a><!@TM:1652945052> | Found signal identified as System clock which controls 8 sequential elements including CNT_3.CNT_A[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr19.vhd:20:2:20:4:@W:MT529:@XP_MSG">cntr19.vhd(20)</a><!@TM:1652945052> | Found inferred clock TOP_CNT|CLK_I which controls 8 sequential elements including CNT_1.CNT_A[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 instances converted, 15 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\labor4_impl1_prem.srm@|S:CLK_I@|E:CNT_CO@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       CLK_I               port                   8          CNT_CO         
=======================================================================================
============================================================== Gated/Generated Clocks ==============================================================
Clock Tree ID     Driving Element      Drive Element Type     Unconverted Fanout     Sample Instance      Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\labor4_impl1_prem.srm@|S:CNT_2.CNT_C.Q[0]@|E:CNT_3.CNT_A[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       CNT_2.CNT_C.Q[0]     dffre                  8                      CNT_3.CNT_A[7:0]     Clock source is invalid for GCC           
<a href="@|L:E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\labor4_impl1_prem.srm@|S:CNT_1.CNT_C.Q[0]@|E:CNT_2.CNT_C@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       CNT_1.CNT_C.Q[0]     dffse                  7                      CNT_2.CNT_C          Derived clock on input (not legal for GCC)
====================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1652945052> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 91MB peak: 173MB)

Process took 0h:00m:08s realtime, 0h:00m:01s cputime
# Thu May 19 10:24:10 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1652945032>
# Thu May 19 10:24:13 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-14

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1652945064> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1652945064> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1652945064> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:MT462:@XP_MSG">cntr49.vhd(20)</a><!@TM:1652945064> | Net C2 (pin CNT_2.CNT_C.Q[0]) appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr136.vhd:20:2:20:4:@N:MO231:@XP_MSG">cntr136.vhd(20)</a><!@TM:1652945064> | Found counter in view:work.TOP_CNT(struct) instance CNT_3.CNT_A[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr19.vhd:20:2:20:4:@N:MO231:@XP_MSG">cntr19.vhd(20)</a><!@TM:1652945064> | Found counter in view:work.CNT19(rtl) instance CNT_A[4:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     1.05ns		  32 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1652945064> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 175MB)

Writing Analyst data base E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\labor4_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1652945064> | Writing EDF file: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1652945064> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 181MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1652945064> | Found inferred clock TOP_CNT|CLK_I with period 5.00ns. Please declare a user-defined clock on port CLK_I.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1652945064> | Found clock CNT19|CNT_C_derived_clock with period 5.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu May 19 10:24:20 2022
#


Top view:               TOP_CNT
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1652945064> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1652945064> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 0.472

                              Requested     Estimated     Requested     Estimated               Clock                            Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type                             Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CNT19|CNT_C_derived_clock     200.0 MHz     435.7 MHz     5.000         2.295         3.621     derived (from TOP_CNT|CLK_I)     Inferred_clkgroup_0
TOP_CNT|CLK_I                 200.0 MHz     231.6 MHz     5.000         4.317         0.682     inferred                         Inferred_clkgroup_0
System                        200.0 MHz     220.8 MHz     5.000         4.528         0.472     system                           system_clkgroup    
====================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  5.000       0.472  |  No paths    -      |  No paths    -      |  No paths    -    
System                     TOP_CNT|CLK_I              |  5.000       2.980  |  No paths    -      |  No paths    -      |  No paths    -    
TOP_CNT|CLK_I              TOP_CNT|CLK_I              |  5.000       0.682  |  No paths    -      |  No paths    -      |  No paths    -    
CNT19|CNT_C_derived_clock  TOP_CNT|CLK_I              |  5.000       3.621  |  No paths    -      |  No paths    -      |  No paths    -    
CNT19|CNT_C_derived_clock  CNT19|CNT_C_derived_clock  |  5.000       5.409  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: CNT19|CNT_C_derived_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                         Arrival          
Instance           Reference                     Type        Pin     Net            Time        Slack
                   Clock                                                                             
-----------------------------------------------------------------------------------------------------
CNT_2.CNT_A[1]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_2_O[1]     1.108       3.621
CNT_2.CNT_A[3]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_2_O[3]     1.075       3.653
CNT_2.CNT_A[0]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[0]       1.091       5.409
CNT_2.CNT_A[2]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[2]       1.067       5.434
CNT_2.CNT_A[4]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[4]       1.035       5.466
CNT_2.CNT_A[5]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[5]       0.994       5.506
CNT_2.CNT_C        CNT19|CNT_C_derived_clock     FD1S3DX     Q       C2             1.116       7.859
=====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                              Required          
Instance           Reference                     Type         Pin     Net                Time         Slack
                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------
CNT_CO_0io         CNT19|CNT_C_derived_clock     OFS1P3DX     D       un14_cnt_3_o       4.908        3.621
RST_internal       CNT19|CNT_C_derived_clock     FD1S3BX      D       un14_cnt_3_o       4.908        3.621
CNT_2.CNT_C        CNT19|CNT_C_derived_clock     FD1S3DX      D       N_67_0             9.389        5.409
CNT_2.CNT_A[4]     CNT19|CNT_C_derived_clock     FD1P3DX      D       CNT_A_4[4]         9.389        6.164
CNT_2.CNT_A[5]     CNT19|CNT_C_derived_clock     FD1P3DX      D       CNT_A_4[5]         9.389        6.164
CNT_2.CNT_A[0]     CNT19|CNT_C_derived_clock     FD1P3DX      D       CNT_A_4[0]         9.389        7.056
CNT_2.CNT_A[1]     CNT19|CNT_C_derived_clock     FD1P3DX      D       un4_cnt_a_1[1]     9.389        7.867
CNT_2.CNT_A[2]     CNT19|CNT_C_derived_clock     FD1P3DX      D       un4_cnt_a_1[2]     9.389        7.867
CNT_2.CNT_A[3]     CNT19|CNT_C_derived_clock     FD1P3DX      D       un4_cnt_a_1[3]     9.389        7.867
===========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.srr:srsfE:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.srs:fp:31870:32392:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.092
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.908

    - Propagation time:                      1.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.621

    Number of logic level(s):                1
    Starting point:                          CNT_2.CNT_A[1] / Q
    Ending point:                            CNT_CO_0io / D
    The start point is clocked by            CNT19|CNT_C_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=2.500 period=5.000) on pin SCLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
CNT_2.CNT_A[1]         FD1P3DX      Q        Out     1.108     1.108 r     -         
CNT_2_O[1]             Net          -        -       -         -           8         
CNT_1.un14_cnt_3_o     ORCALUT4     B        In      0.000     1.108 r     -         
CNT_1.un14_cnt_3_o     ORCALUT4     Z        Out     0.179     1.287 r     -         
un14_cnt_3_o           Net          -        -       -         -           2         
CNT_CO_0io             OFS1P3DX     D        In      0.000     1.287 r     -         
=====================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: TOP_CNT|CLK_I</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                             Arrival          
Instance           Reference         Type        Pin     Net            Time        Slack
                   Clock                                                                 
-----------------------------------------------------------------------------------------
CNT_1.CNT_A[0]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[0]       0.929       0.682
CNT_1.CNT_A[2]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_1_O[2]     0.994       0.691
CNT_1.CNT_A[1]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[1]       0.929       0.755
CNT_1.CNT_A[3]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[3]       1.091       2.024
CNT_1.CNT_A[4]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[4]       1.091       2.024
=========================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                Required          
Instance           Reference         Type         Pin     Net              Time         Slack
                   Clock                                                                     
---------------------------------------------------------------------------------------------
CNT_1.CNT_A[3]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_lm[3]      4.389        0.682
CNT_1.CNT_A[4]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_lm[4]      4.389        0.682
CNT_1.CNT_A[1]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_lm[1]      4.389        0.755
CNT_1.CNT_A[2]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_lm[2]      4.389        0.755
CNT_1.CNT_A[0]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_lm[0]      4.389        2.007
CNT_1.CNT_C        TOP_CNT|CLK_I     FD1P3BX      D       cnt_c2_0_0_i     4.389        2.007
CNT_CO_0io         TOP_CNT|CLK_I     OFS1P3DX     D       un14_cnt_3_o     4.908        2.980
RST_internal       TOP_CNT|CLK_I     FD1S3BX      D       un14_cnt_3_o     4.908        2.980
=============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.srr:srsfE:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.srs:fp:36056:37391:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      3.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.683

    Number of logic level(s):                4
    Starting point:                          CNT_1.CNT_A[0] / Q
    Ending point:                            CNT_1.CNT_A[4] / D
    The start point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_1.CNT_A[0]           FD1P3DX      Q        Out     0.929     0.929 r     -         
CNT_A[0]                 Net          -        -       -         -           2         
CNT_1.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     0.929 r     -         
CNT_1.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     1.985 r     -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     1.985 r     -         
CNT_1.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.058 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.058 r     -         
CNT_1.CNT_A_cry_0[3]     CCU2B        S1       Out     1.234     3.292 r     -         
CNT_A_s[4]               Net          -        -       -         -           1         
CNT_1.CNT_A_lm_0[4]      ORCALUT4     C        In      0.000     3.292 r     -         
CNT_1.CNT_A_lm_0[4]      ORCALUT4     Z        Out     0.415     3.707 r     -         
CNT_A_lm[4]              Net          -        -       -         -           1         
CNT_1.CNT_A[4]           FD1P3DX      D        In      0.000     3.707 r     -         
=======================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                         Arrival          
Instance           Reference     Type        Pin     Net            Time        Slack
                   Clock                                                             
-------------------------------------------------------------------------------------
CNT_3.CNT_A[0]     System        FD1P3DX     Q       CNT_3_O[0]     0.994       0.472
CNT_3.CNT_A[1]     System        FD1P3DX     Q       CNT_3_O[1]     0.994       0.545
CNT_3.CNT_A[2]     System        FD1P3DX     Q       CNT_A[2]       0.929       0.610
CNT_3.CNT_A[3]     System        FD1P3DX     Q       CNT_A[3]       0.929       0.682
CNT_3.CNT_A[4]     System        FD1P3DX     Q       CNT_A[4]       0.929       0.682
CNT_3.CNT_A[5]     System        FD1P3DX     Q       CNT_A[5]       0.929       0.755
CNT_3.CNT_A[6]     System        FD1P3DX     Q       CNT_A[6]       0.929       0.755
CNT_3.CNT_A[7]     System        FD1P3DX     Q       CNT_A[7]       1.116       2.000
=====================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                            Required          
Instance           Reference     Type         Pin     Net              Time         Slack
                   Clock                                                                 
-----------------------------------------------------------------------------------------
CNT_3.CNT_A[7]     System        FD1P3DX      D       CNT_A_lm[7]      4.389        0.472
CNT_3.CNT_A[5]     System        FD1P3DX      D       CNT_A_lm[5]      4.389        0.545
CNT_3.CNT_A[6]     System        FD1P3DX      D       CNT_A_lm[6]      4.389        0.545
CNT_3.CNT_A[3]     System        FD1P3DX      D       CNT_A_lm[3]      4.389        0.618
CNT_3.CNT_A[4]     System        FD1P3DX      D       CNT_A_lm[4]      4.389        0.618
CNT_3.CNT_A[1]     System        FD1P3DX      D       CNT_A_lm[1]      4.389        0.691
CNT_3.CNT_A[2]     System        FD1P3DX      D       CNT_A_lm[2]      4.389        0.691
CNT_3.CNT_A[0]     System        FD1P3DX      D       CNT_A_lm[0]      4.389        1.975
CNT_CO_0io         System        OFS1P3DX     D       un14_cnt_3_o     4.908        2.980
RST_internal       System        FD1S3BX      D       un14_cnt_3_o     4.908        2.980
=========================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.srr:srsfE:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\labor4_impl1.srs:fp:41418:43287:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.389

    - Propagation time:                      3.917
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     0.472

    Number of logic level(s):                6
    Starting point:                          CNT_3.CNT_A[0] / Q
    Ending point:                            CNT_3.CNT_A[7] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[0]           FD1P3DX      Q        Out     0.994     0.994 r     -         
CNT_3_O[0]               Net          -        -       -         -           3         
CNT_3.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     0.994 r     -         
CNT_3.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.050 r     -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.050 r     -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.123 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.123 r     -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.196 r     -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[5]     CCU2B        CIN      In      0.000     2.196 r     -         
CNT_3.CNT_A_cry_0[5]     CCU2B        COUT     Out     0.073     2.269 r     -         
CNT_A_cry[6]             Net          -        -       -         -           1         
CNT_3.CNT_A_s_0[7]       CCU2B        CIN      In      0.000     2.269 r     -         
CNT_3.CNT_A_s_0[7]       CCU2B        S0       Out     1.234     3.503 r     -         
CNT_A_s[7]               Net          -        -       -         -           1         
CNT_3.CNT_A_lm_0[7]      ORCALUT4     B        In      0.000     3.503 r     -         
CNT_3.CNT_A_lm_0[7]      ORCALUT4     Z        Out     0.415     3.917 r     -         
CNT_A_lm[7]              Net          -        -       -         -           1         
CNT_3.CNT_A[7]           FD1P3DX      D        In      0.000     3.917 r     -         
=======================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 181MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report</a>
Part: lfxp2_8e-6

Register bits: 23 of 8352 (0%)
PIC Latch:       0
I/O cells:       4


Details:
CCU2B:          8
FD1P3BX:        1
FD1P3DX:        19
FD1S3BX:        1
FD1S3DX:        1
GSR:            1
IB:             3
INV:            1
OB:             1
OFS1P3DX:       1
ORCALUT4:       32
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 65MB peak: 181MB)

Process took 0h:00m:08s realtime, 0h:00m:03s cputime
# Thu May 19 10:24:22 2022

###########################################################]

</pre></samp></body></html>
