module t(t,clk,rst,q);
	input t,clk,rst;
	output reg q;

	always @(posedge clk or posedge rst) begin 
	if (rst)
	q <=0;
	else
	begin 
	if(t)
		q<=~q;
	else
		q<=q;
	end
	end
endmodule

	

