\subsection{pulse\+\_\+gen Entity Reference}
\label{classpulse__gen}\index{pulse\+\_\+gen@{pulse\+\_\+gen}}


Collaboration diagram for pulse\+\_\+gen\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d3/ddd/classpulse__gen__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wait\+\_\+cycles}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pulse}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf pulse\+\_\+gen.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pulse\+\_\+gen@{pulse\+\_\+gen}!clk@{clk}}
\index{clk@{clk}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpulse__gen_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 17} of file {\bf pulse\+\_\+gen.\+vhd}.

\index{pulse\+\_\+gen@{pulse\+\_\+gen}!ieee@{ieee}}
\index{ieee@{ieee}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpulse__gen_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf pulse\+\_\+gen.\+vhd}.

\index{pulse\+\_\+gen@{pulse\+\_\+gen}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpulse__gen_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf pulse\+\_\+gen.\+vhd}.

\index{pulse\+\_\+gen@{pulse\+\_\+gen}!pulse@{pulse}}
\index{pulse@{pulse}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{pulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pulse} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpulse__gen_ae2328becd935ad4618403649a15be751}


Definition at line {\bf 21} of file {\bf pulse\+\_\+gen.\+vhd}.

\index{pulse\+\_\+gen@{pulse\+\_\+gen}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpulse__gen_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 18} of file {\bf pulse\+\_\+gen.\+vhd}.

\index{pulse\+\_\+gen@{pulse\+\_\+gen}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpulse__gen_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf pulse\+\_\+gen.\+vhd}.

\index{pulse\+\_\+gen@{pulse\+\_\+gen}!wait\+\_\+cycles@{wait\+\_\+cycles}}
\index{wait\+\_\+cycles@{wait\+\_\+cycles}!pulse\+\_\+gen@{pulse\+\_\+gen}}
\paragraph[{wait\+\_\+cycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wait\+\_\+cycles} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpulse__gen_acf236344a5eaf7a90c7d3c542101119f}


Definition at line {\bf 19} of file {\bf pulse\+\_\+gen.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/pulse\+\_\+gen/synth/{\bf pulse\+\_\+gen.\+vhd}\end{DoxyCompactItemize}
