library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity vga_gen is
  Port ( clk,rstn : in std_logic;
         pixrg :  in unsigned(7 downto 0);
         blank2 : in std_logic;
         vga_r :  out unsigned(9 downto 0);
         vga_g :  out unsigned(9 downto 0);
         vga_b :  out unsigned(9 downto 0);
         vga_blank : out std_logic;
         vga_sync  : out std_logic);
end vga_gen;

architecture behave of vga_gen is
begin
end behave;
