/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -40 -88 128 -72)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "Reset_L" (rect 5 0 60 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -120 -72 -40 -48))
)
(pin
	(input)
	(rect 1824 376 2042 392)
	(text "INPUT" (rect 15 0 51 13)(font "Arial" (font_size 6)))
	(text "DataInFromDram[15..0]" (rect 94 0 246 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 84 12)(pt 59 12))
		(line (pt 84 4)(pt 59 4))
		(line (pt 55 8)(pt 0 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 59 4)(pt 55 8))
		(line (pt 59 12)(pt 55 8))
	)
	(flipy)
	(text "VCC" (rect 20 7 44 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -96 -40 128 -24)
	(text "INPUT" (rect 181 0 217 13)(font "Arial" (font_size 6)))
	(text "DataBusInFrom68k[15..0]" (rect 5 0 170 15)(font "Arial" ))
	(pt 224 8)
	(drawing
		(line (pt 140 12)(pt 165 12))
		(line (pt 140 4)(pt 165 4))
		(line (pt 169 8)(pt 224 8))
		(line (pt 140 12)(pt 140 4))
		(line (pt 165 4)(pt 169 8))
		(line (pt 165 12)(pt 169 8))
	)
	(text "VCC" (rect 184 7 208 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 1840 -184 2034 -168)
	(text "INPUT" (rect 15 0 51 13)(font "Arial" (font_size 6)))
	(text "DtackFromDram_L" (rect 94 0 217 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 84 12)(pt 59 12))
		(line (pt 84 4)(pt 59 4))
		(line (pt 55 8)(pt 0 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 59 4)(pt 55 8))
		(line (pt 59 12)(pt 55 8))
	)
	(flipy)
	(text "VCC" (rect 20 7 44 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -88 -72 128 -56)
	(text "INPUT" (rect 173 0 209 13)(font "Arial" (font_size 6)))
	(text "DramSelectFrom68k_H" (rect 5 0 158 15)(font "Arial" ))
	(pt 216 8)
	(drawing
		(line (pt 132 12)(pt 157 12))
		(line (pt 132 4)(pt 157 4))
		(line (pt 161 8)(pt 216 8))
		(line (pt 132 12)(pt 132 4))
		(line (pt 157 4)(pt 161 8))
		(line (pt 157 12)(pt 161 8))
	)
	(text "VCC" (rect 176 7 200 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 1824 360 1992 376)
	(text "INPUT" (rect 15 0 51 13)(font "Arial" (font_size 6)))
	(text "CAS_Dram_L" (rect 94 0 183 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 84 12)(pt 59 12))
		(line (pt 84 4)(pt 59 4))
		(line (pt 55 8)(pt 0 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 59 4)(pt 55 8))
		(line (pt 59 12)(pt 55 8))
	)
	(flipy)
	(text "VCC" (rect 20 7 44 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -112 -56 128 -40)
	(text "INPUT" (rect 197 0 233 13)(font "Arial" (font_size 6)))
	(text "AddressBusInFrom68k[31..0]" (rect 5 0 193 15)(font "Arial" ))
	(pt 240 8)
	(drawing
		(line (pt 156 12)(pt 181 12))
		(line (pt 156 4)(pt 181 4))
		(line (pt 185 8)(pt 240 8))
		(line (pt 156 12)(pt 156 4))
		(line (pt 181 4)(pt 185 8))
		(line (pt 181 12)(pt 185 8))
	)
	(text "VCC" (rect 200 7 224 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 1824 344 1992 360)
	(text "INPUT" (rect 15 0 51 13)(font "Arial" (font_size 6)))
	(text "RAS_Dram_L" (rect 94 0 183 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 84 12)(pt 59 12))
		(line (pt 84 4)(pt 59 4))
		(line (pt 55 8)(pt 0 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 59 4)(pt 55 8))
		(line (pt 59 12)(pt 55 8))
	)
	(flipy)
	(text "VCC" (rect 20 7 44 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -40 -104 128 -88)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "Clock" (rect 5 0 41 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -40 24 128 40)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "AS_L" (rect 5 0 39 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -96 40 -40 64))
)
(pin
	(input)
	(rect -40 8 128 24)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "RW" (rect 5 0 28 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -96 24 -40 48))
)
(pin
	(input)
	(rect -40 -8 128 8)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "LDS_L" (rect 5 0 49 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -112 8 -40 32))
)
(pin
	(input)
	(rect -40 -24 128 -8)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "UDS_L" (rect 5 0 52 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -104 -8 -40 16))
)
(pin
	(output)
	(rect 1832 8 2008 24)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "DtackTo68k_L" (rect 90 0 183 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect -80 -272 144 -256)
	(text "OUTPUT" (rect 181 0 231 13)(font "Arial" (font_size 6)))
	(text "DataBusOutTo68k[15..0]" (rect 5 0 163 15)(font "Arial" ))
	(pt 224 8)
	(drawing
		(line (pt 220 8)(pt 168 8))
		(line (pt 168 4)(pt 142 4))
		(line (pt 168 12)(pt 142 12))
		(line (pt 168 12)(pt 168 4))
		(line (pt 142 4)(pt 138 8))
		(line (pt 138 8)(pt 142 12))
		(line (pt 142 12)(pt 138 8))
	)
	(flipy)
	(annotation_block (location)(rect 140 -256 204 -240))
)
(pin
	(output)
	(rect 1832 72 2057 88)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "AddressBusToDram[31..0]" (rect 90 0 262 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1824 464 2025 480)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "CacheDataOut[15..0]" (rect 90 0 224 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 184 2011 200)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "CacheState[4..0]" (rect 90 0 196 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 104 2020 120)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "WordAddress[2..0]" (rect 90 0 209 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 -88 2087 -72)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "DataOutToDramController[15..0]" (rect 90 0 298 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 -24 2037 -8)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "WE_DramController_L" (rect 90 0 237 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 -56 2041 -40)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "LDS_DramController_L" (rect 90 0 243 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 -72 2043 -56)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "UDS_DramController_L" (rect 90 0 245 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 -8 2034 8)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "AS_DramController_L" (rect 90 0 232 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1832 -40 2055 -24)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "DramSelectFromCache_L" (rect 90 0 259 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1824 432 2062 448)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "DataCacheWE_L[7..0]" (rect 90 0 232 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1824 448 2056 464)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "TagCacheWE_L[7..0]" (rect 90 0 226 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 2720 808 2897 824)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "Valid_H[7..0]" (rect 90 0 171 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 2720 824 2915 840)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "ValidHit_H[7..0]" (rect 90 0 189 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 272 -240 336 -192)
	(text "AND2" (rect 1 0 32 13)(font "Arial" (font_size 6)))
	(text "inst32" (rect 3 37 43 52)(font "Arial" ))
	(port
		(pt 0 16)
		(input)
		(text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible))
		(text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 14 16))
	)
	(port
		(pt 0 32)
		(input)
		(text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible))
		(text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible))
		(line (pt 0 32)(pt 14 32))
	)
	(port
		(pt 64 24)
		(output)
		(text "OUT" (rect 48 15 72 31)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 48 15 72 31)(font "Courier New" (bold))(invisible))
		(line (pt 42 24)(pt 64 24))
	)
	(drawing
		(line (pt 14 12)(pt 30 12))
		(line (pt 14 37)(pt 31 37))
		(line (pt 14 12)(pt 14 37))
		(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
	)
)
(symbol
	(rect 552 -288 632 -248)
	(text "lpm_bustri0" (rect -6 2 91 21)(font "Arial" (font_size 10)))
	(text "inst3" (rect 49 26 80 41)(font "Arial" ))
	(port
		(pt 40 40)
		(input)
		(text "enabledt" (rect 0 0 57 16)(font "Arial" (font_size 8)))
		(text "enabledt" (rect -8 -5 49 11)(font "Arial" (font_size 8))(invisible))
		(line (pt 40 40)(pt 40 28))
	)
	(port
		(pt 80 24)
		(input)
		(text "data[15..0]" (rect 0 0 73 16)(font "Arial" (font_size 8)))
		(text "data[15..0]" (rect 23 -26 96 -10)(font "Arial" (font_size 8))(invisible))
		(line (pt 80 24)(pt 48 24)(line_width 3))
	)
	(port
		(pt 0 24)
		(bidir)
		(text "tridata[15..0]" (rect 0 0 86 16)(font "Arial" (font_size 8)))
		(text "tridata[15..0]" (rect -74 -35 12 -19)(font "Arial" (font_size 8))(invisible))
		(line (pt 0 24)(pt 32 24)(line_width 3))
	)
	(drawing
		(text "16" (rect 8 27 24 42)(font "Arial" ))
		(text "16" (rect 56 27 72 42)(font "Arial" ))
		(line (pt 48 16)(pt 32 24))
		(line (pt 32 24)(pt 48 32))
		(line (pt 48 32)(pt 48 16))
		(line (pt 24 28)(pt 16 20))
		(line (pt 72 28)(pt 64 20))
	)
	(flipy)
)
(symbol
	(rect 768 1104 1112 1328)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst10" (rect 8 201 48 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 1288 1104 1632 1328)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst11" (rect 8 201 48 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 1784 1104 2128 1328)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst14" (rect 8 201 48 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 2320 1104 2664 1328)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst15" (rect 8 201 48 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 312 1104 584 1232)
	(text "PseudoLRU_Bits" (rect 5 0 120 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 105 31 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "LRUBitsIn[6..0]" (rect 0 0 103 20)(font "Intel Clear" (font_size 8)))
		(text "LRUBitsIn[6..0]" (rect 21 27 124 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "LRU_WE_L" (rect 0 0 75 20)(font "Intel Clear" (font_size 8)))
		(text "LRU_WE_L" (rect 21 43 96 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 59 95 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 75 59 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 272 32)
		(output)
		(text "LRUBitsOut[6..0]" (rect 0 0 116 20)(font "Intel Clear" (font_size 8)))
		(text "LRUBitsOut[6..0]" (rect 135 27 251 47)(font "Intel Clear" (font_size 8)))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 256 112))
	)
)
(symbol
	(rect 744 1984 1088 2208)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst1" (rect 8 201 39 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 1304 1984 1648 2208)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst4" (rect 8 201 39 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 1904 1984 2248 2208)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst5" (rect 8 201 39 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 2464 1976 2808 2200)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst7" (rect 8 201 39 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
(symbol
	(rect 304 1504 528 1808)
	(text "CacheDataMux" (rect 122 0 219 15)(font "Arial" ))
	(text "inst2" (rect 185 288 216 303)(font "Arial" ))
	(port
		(pt 224 32)
		(input)
		(text "ValidHit0_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit0_H" (rect 127 27 203 42)(font "Arial" ))
		(line (pt 224 32)(pt 208 32))
	)
	(port
		(pt 224 48)
		(input)
		(text "ValidHit1_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit1_H" (rect 127 43 203 58)(font "Arial" ))
		(line (pt 224 48)(pt 208 48))
	)
	(port
		(pt 224 64)
		(input)
		(text "ValidHit2_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit2_H" (rect 127 59 203 74)(font "Arial" ))
		(line (pt 224 64)(pt 208 64))
	)
	(port
		(pt 224 80)
		(input)
		(text "ValidHit3_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit3_H" (rect 127 75 203 90)(font "Arial" ))
		(line (pt 224 80)(pt 208 80))
	)
	(port
		(pt 224 96)
		(input)
		(text "ValidHit4_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit4_H" (rect 127 91 203 106)(font "Arial" ))
		(line (pt 224 96)(pt 208 96))
	)
	(port
		(pt 224 112)
		(input)
		(text "ValidHit5_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit5_H" (rect 127 107 203 122)(font "Arial" ))
		(line (pt 224 112)(pt 208 112))
	)
	(port
		(pt 224 128)
		(input)
		(text "ValidHit6_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit6_H" (rect 127 123 203 138)(font "Arial" ))
		(line (pt 224 128)(pt 208 128))
	)
	(port
		(pt 224 144)
		(input)
		(text "ValidHit7_H" (rect 0 0 76 15)(font "Arial" ))
		(text "ValidHit7_H" (rect 127 139 203 154)(font "Arial" ))
		(line (pt 224 144)(pt 208 144))
	)
	(port
		(pt 224 160)
		(input)
		(text "Block0_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block0_In[15..0]" (rect 101 155 203 170)(font "Arial" ))
		(line (pt 224 160)(pt 208 160)(line_width 3))
	)
	(port
		(pt 224 176)
		(input)
		(text "Block1_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block1_In[15..0]" (rect 101 171 203 186)(font "Arial" ))
		(line (pt 224 176)(pt 208 176)(line_width 3))
	)
	(port
		(pt 224 192)
		(input)
		(text "Block2_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block2_In[15..0]" (rect 101 187 203 202)(font "Arial" ))
		(line (pt 224 192)(pt 208 192)(line_width 3))
	)
	(port
		(pt 224 208)
		(input)
		(text "Block3_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block3_In[15..0]" (rect 101 203 203 218)(font "Arial" ))
		(line (pt 224 208)(pt 208 208)(line_width 3))
	)
	(port
		(pt 224 224)
		(input)
		(text "Block4_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block4_In[15..0]" (rect 101 219 203 234)(font "Arial" ))
		(line (pt 224 224)(pt 208 224)(line_width 3))
	)
	(port
		(pt 224 240)
		(input)
		(text "Block5_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block5_In[15..0]" (rect 101 235 203 250)(font "Arial" ))
		(line (pt 224 240)(pt 208 240)(line_width 3))
	)
	(port
		(pt 224 256)
		(input)
		(text "Block6_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block6_In[15..0]" (rect 101 251 203 266)(font "Arial" ))
		(line (pt 224 256)(pt 208 256)(line_width 3))
	)
	(port
		(pt 224 272)
		(input)
		(text "Block7_In[15..0]" (rect 0 0 102 15)(font "Arial" ))
		(text "Block7_In[15..0]" (rect 101 267 203 282)(font "Arial" ))
		(line (pt 224 272)(pt 208 272)(line_width 3))
	)
	(port
		(pt 0 32)
		(output)
		(text "DataOut[15..0]" (rect 0 0 92 15)(font "Arial" ))
		(text "DataOut[15..0]" (rect 21 27 113 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 288))
	)
	(flipy)
)
(symbol
	(rect 496 -128 880 240)
	(text "M68kAssociativeCacheController_Verilog" (rect 5 0 271 15)(font "Arial" ))
	(text "inst6" (rect 8 352 39 367)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Clock" (rect 0 0 36 15)(font "Arial" ))
		(text "Clock" (rect 21 27 57 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_L" (rect 0 0 55 15)(font "Arial" ))
		(text "Reset_L" (rect 21 43 76 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "DramSelect68k_H" (rect 0 0 119 15)(font "Arial" ))
		(text "DramSelect68k_H" (rect 21 59 140 74)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "AddressBusInFrom68k[31..0]" (rect 0 0 188 15)(font "Arial" ))
		(text "AddressBusInFrom68k[31..0]" (rect 21 75 209 90)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataBusInFrom68k[15..0]" (rect 0 0 165 15)(font "Arial" ))
		(text "DataBusInFrom68k[15..0]" (rect 21 91 186 106)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "UDS_L" (rect 0 0 47 15)(font "Arial" ))
		(text "UDS_L" (rect 21 107 68 122)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "LDS_L" (rect 0 0 44 15)(font "Arial" ))
		(text "LDS_L" (rect 21 123 65 138)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "WE_L" (rect 0 0 38 15)(font "Arial" ))
		(text "WE_L" (rect 21 139 59 154)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "AS_L" (rect 0 0 34 15)(font "Arial" ))
		(text "AS_L" (rect 21 155 55 170)(font "Arial" ))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "DtackFromDram_L" (rect 0 0 123 15)(font "Arial" ))
		(text "DtackFromDram_L" (rect 21 171 144 186)(font "Arial" ))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "CAS_Dram_L" (rect 0 0 89 15)(font "Arial" ))
		(text "CAS_Dram_L" (rect 21 187 110 202)(font "Arial" ))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "RAS_Dram_L" (rect 0 0 89 15)(font "Arial" ))
		(text "RAS_Dram_L" (rect 21 203 110 218)(font "Arial" ))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 224)
		(input)
		(text "DataBusInFromDram[15..0]" (rect 0 0 178 15)(font "Arial" ))
		(text "DataBusInFromDram[15..0]" (rect 21 219 199 234)(font "Arial" ))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 0 240)
		(input)
		(text "DataBusInFromCache[15..0]" (rect 0 0 184 15)(font "Arial" ))
		(text "DataBusInFromCache[15..0]" (rect 21 235 205 250)(font "Arial" ))
		(line (pt 0 240)(pt 16 240)(line_width 3))
	)
	(port
		(pt 0 256)
		(input)
		(text "ValidHit_H[7..0]" (rect 0 0 99 15)(font "Arial" ))
		(text "ValidHit_H[7..0]" (rect 21 251 120 266)(font "Arial" ))
		(line (pt 0 256)(pt 16 256)(line_width 3))
	)
	(port
		(pt 0 272)
		(input)
		(text "Valid_H[7..0]" (rect 0 0 81 15)(font "Arial" ))
		(text "Valid_H[7..0]" (rect 21 267 102 282)(font "Arial" ))
		(line (pt 0 272)(pt 16 272)(line_width 3))
	)
	(port
		(pt 0 288)
		(input)
		(text "LRUBits_In[6..0]" (rect 0 0 105 15)(font "Arial" ))
		(text "LRUBits_In[6..0]" (rect 21 283 126 298)(font "Arial" ))
		(line (pt 0 288)(pt 16 288)(line_width 3))
	)
	(port
		(pt 384 32)
		(output)
		(text "DataBusOutTo68k[15..0]" (rect 0 0 158 15)(font "Arial" ))
		(text "DataBusOutTo68k[15..0]" (rect 230 27 388 42)(font "Arial" ))
		(line (pt 384 32)(pt 368 32)(line_width 3))
	)
	(port
		(pt 384 48)
		(output)
		(text "DataBusOutToDramController[15..0]" (rect 0 0 234 15)(font "Arial" ))
		(text "DataBusOutToDramController[15..0]" (rect 165 43 399 58)(font "Arial" ))
		(line (pt 384 48)(pt 368 48)(line_width 3))
	)
	(port
		(pt 384 64)
		(output)
		(text "UDS_DramController_L" (rect 0 0 155 15)(font "Arial" ))
		(text "UDS_DramController_L" (rect 232 59 387 74)(font "Arial" ))
		(line (pt 384 64)(pt 368 64))
	)
	(port
		(pt 384 80)
		(output)
		(text "LDS_DramController_L" (rect 0 0 153 15)(font "Arial" ))
		(text "LDS_DramController_L" (rect 234 75 387 90)(font "Arial" ))
		(line (pt 384 80)(pt 368 80))
	)
	(port
		(pt 384 96)
		(output)
		(text "DramSelectFromCache_L" (rect 0 0 169 15)(font "Arial" ))
		(text "DramSelectFromCache_L" (rect 220 91 389 106)(font "Arial" ))
		(line (pt 384 96)(pt 368 96))
	)
	(port
		(pt 384 112)
		(output)
		(text "WE_DramController_L" (rect 0 0 147 15)(font "Arial" ))
		(text "WE_DramController_L" (rect 239 107 386 122)(font "Arial" ))
		(line (pt 384 112)(pt 368 112))
	)
	(port
		(pt 384 128)
		(output)
		(text "AS_DramController_L" (rect 0 0 142 15)(font "Arial" ))
		(text "AS_DramController_L" (rect 243 123 385 138)(font "Arial" ))
		(line (pt 384 128)(pt 368 128))
	)
	(port
		(pt 384 144)
		(output)
		(text "DtackTo68k_L" (rect 0 0 93 15)(font "Arial" ))
		(text "DtackTo68k_L" (rect 285 139 378 154)(font "Arial" ))
		(line (pt 384 144)(pt 368 144))
	)
	(port
		(pt 384 160)
		(output)
		(text "TagCache_WE_L[7..0]" (rect 0 0 145 15)(font "Arial" ))
		(text "TagCache_WE_L[7..0]" (rect 241 155 386 170)(font "Arial" ))
		(line (pt 384 160)(pt 368 160)(line_width 3))
	)
	(port
		(pt 384 176)
		(output)
		(text "DataCache_WE_L[7..0]" (rect 0 0 151 15)(font "Arial" ))
		(text "DataCache_WE_L[7..0]" (rect 236 171 387 186)(font "Arial" ))
		(line (pt 384 176)(pt 368 176)(line_width 3))
	)
	(port
		(pt 384 192)
		(output)
		(text "ValidBit_WE_L[7..0]" (rect 0 0 126 15)(font "Arial" ))
		(text "ValidBit_WE_L[7..0]" (rect 257 187 383 202)(font "Arial" ))
		(line (pt 384 192)(pt 368 192)(line_width 3))
	)
	(port
		(pt 384 208)
		(output)
		(text "AddressBusOutToDramController[31..0]" (rect 0 0 258 15)(font "Arial" ))
		(text "AddressBusOutToDramController[31..0]" (rect 145 203 403 218)(font "Arial" ))
		(line (pt 384 208)(pt 368 208)(line_width 3))
	)
	(port
		(pt 384 224)
		(output)
		(text "TagDataOut[20..0]" (rect 0 0 116 15)(font "Arial" ))
		(text "TagDataOut[20..0]" (rect 265 219 381 234)(font "Arial" ))
		(line (pt 384 224)(pt 368 224)(line_width 3))
	)
	(port
		(pt 384 240)
		(output)
		(text "WordAddress[2..0]" (rect 0 0 119 15)(font "Arial" ))
		(text "WordAddress[2..0]" (rect 263 235 382 250)(font "Arial" ))
		(line (pt 384 240)(pt 368 240)(line_width 3))
	)
	(port
		(pt 384 256)
		(output)
		(text "ValidBitOut_H" (rect 0 0 89 15)(font "Arial" ))
		(text "ValidBitOut_H" (rect 288 251 377 266)(font "Arial" ))
		(line (pt 384 256)(pt 368 256))
	)
	(port
		(pt 384 272)
		(output)
		(text "Index[6..0]" (rect 0 0 64 15)(font "Arial" ))
		(text "Index[6..0]" (rect 309 267 373 282)(font "Arial" ))
		(line (pt 384 272)(pt 368 272)(line_width 3))
	)
	(port
		(pt 384 288)
		(output)
		(text "LRUBits_Out[6..0]" (rect 0 0 115 15)(font "Arial" ))
		(text "LRUBits_Out[6..0]" (rect 266 283 381 298)(font "Arial" ))
		(line (pt 384 288)(pt 368 288)(line_width 3))
	)
	(port
		(pt 384 304)
		(output)
		(text "LRU_WE_L" (rect 0 0 76 15)(font "Arial" ))
		(text "LRU_WE_L" (rect 299 299 375 314)(font "Arial" ))
		(line (pt 384 304)(pt 368 304))
	)
	(port
		(pt 384 320)
		(output)
		(text "CacheState[4..0]" (rect 0 0 106 15)(font "Arial" ))
		(text "CacheState[4..0]" (rect 274 315 380 330)(font "Arial" ))
		(line (pt 384 320)(pt 368 320)(line_width 3))
	)
	(parameter
		"Reset"
		"00000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"InvalidateCache"
		"00001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Idle"
		"00010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CheckForCacheHit"
		"00011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"ReadDataFromDramIntoCache"
		"00100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CASDelay1"
		"00101"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CASDelay2"
		"00110"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"BurstFill"
		"00111"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"EndBurstFill"
		"01000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"WriteDataToDram"
		"01001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"WaitForEndOfCacheRead"
		"01010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 368 352))
	)
	(annotation_block (parameter)(rect 880 -296 1176 -128))
)
(connector
	(pt 144 -264)
	(pt 552 -264)
	(bus)
)
(connector
	(pt 912 -264)
	(pt 632 -264)
	(bus)
)
(connector
	(pt 1272 1136)
	(pt 1272 1040)
	(bus)
)
(connector
	(pt 1256 1152)
	(pt 1256 1024)
	(bus)
)
(connector
	(pt 1240 1216)
	(pt 1240 1008)
	(bus)
)
(connector
	(pt 1224 1280)
	(pt 1224 992)
	(bus)
)
(connector
	(pt 1208 1184)
	(pt 1208 976)
)
(connector
	(pt 1192 1200)
	(pt 1192 960)
)
(connector
	(pt 1176 1248)
	(pt 1176 944)
)
(connector
	(pt 1160 1296)
	(pt 1160 928)
)
(connector
	(pt 1768 1136)
	(pt 1768 1040)
	(bus)
)
(connector
	(pt 1752 1152)
	(pt 1752 1024)
	(bus)
)
(connector
	(pt 1736 1216)
	(pt 1736 1008)
	(bus)
)
(connector
	(pt 1720 992)
	(pt 1720 1280)
	(bus)
)
(connector
	(pt 1704 1184)
	(pt 1704 976)
)
(connector
	(pt 1672 1248)
	(pt 1672 944)
)
(connector
	(pt 1688 1200)
	(pt 1688 960)
)
(connector
	(pt 1656 1296)
	(pt 1656 928)
)
(connector
	(pt 2304 1136)
	(pt 2304 1040)
	(bus)
)
(connector
	(pt 2288 1152)
	(pt 2288 1024)
	(bus)
)
(connector
	(pt 2272 1216)
	(pt 2272 1008)
	(bus)
)
(connector
	(pt 2256 1280)
	(pt 2256 992)
	(bus)
)
(connector
	(pt 2240 1184)
	(pt 2240 976)
)
(connector
	(pt 2224 1200)
	(pt 2224 960)
)
(connector
	(pt 2208 1248)
	(pt 2208 944)
)
(connector
	(text "TagCacheWE_L[1]" (rect 1224 1304 1239 1425)(font "Arial" )(vertical))
	(pt 1240 1408)
	(pt 1240 1232)
)
(connector
	(text "TagCacheWE_L[2]" (rect 1720 1304 1735 1425)(font "Arial" )(vertical))
	(pt 1736 1408)
	(pt 1736 1232)
)
(connector
	(text "ValidWE_L[2]" (rect 1736 1310 1751 1396)(font "Arial" )(vertical))
	(pt 1752 1264)
	(pt 1752 1432)
)
(connector
	(text "TagCacheWE_L[3]" (rect 2256 1304 2271 1425)(font "Arial" )(vertical))
	(pt 2272 1408)
	(pt 2272 1232)
)
(connector
	(text "ValidWE_L[3]" (rect 2272 1310 2287 1396)(font "Arial" )(vertical))
	(pt 2288 1264)
	(pt 2288 1432)
)
(connector
	(text "DataCacheWE_L[1]" (rect 1257 1298 1272 1425)(font "Arial" )(vertical))
	(pt 1272 1168)
	(pt 1272 1456)
)
(connector
	(text "DataCacheWE_L[2]" (rect 1752 1299 1767 1426)(font "Arial" )(vertical))
	(pt 1768 1168)
	(pt 1768 1456)
)
(connector
	(text "DataCacheWE_L[3]" (rect 2288 1299 2303 1426)(font "Arial" )(vertical))
	(pt 2304 1168)
	(pt 2304 1456)
)
(connector
	(text "ValidWE_L[1]" (rect 1241 1306 1256 1392)(font "Arial" )(vertical))
	(pt 1256 1264)
	(pt 1256 1432)
)
(connector
	(pt 1160 928)
	(pt 1656 928)
)
(connector
	(pt 1656 928)
	(pt 2192 928)
)
(connector
	(pt 1192 960)
	(pt 1688 960)
)
(connector
	(pt 1688 960)
	(pt 2224 960)
)
(connector
	(pt 1208 976)
	(pt 1704 976)
)
(connector
	(pt 1704 976)
	(pt 2240 976)
)
(connector
	(pt 1224 992)
	(pt 1720 992)
	(bus)
)
(connector
	(pt 1720 992)
	(pt 2256 992)
	(bus)
)
(connector
	(pt 1240 1008)
	(pt 1736 1008)
	(bus)
)
(connector
	(pt 1256 1024)
	(pt 1752 1024)
	(bus)
)
(connector
	(pt 1752 1024)
	(pt 2288 1024)
	(bus)
)
(connector
	(pt 1272 1040)
	(pt 1768 1040)
	(bus)
)
(connector
	(pt 1768 1040)
	(pt 2304 1040)
	(bus)
)
(connector
	(pt 1240 1408)
	(pt 1736 1408)
	(bus)
)
(connector
	(pt 1736 1408)
	(pt 2272 1408)
	(bus)
)
(connector
	(pt 2272 1408)
	(pt 2344 1408)
	(bus)
)
(connector
	(pt 1272 1456)
	(pt 1768 1456)
	(bus)
)
(connector
	(pt 1768 1456)
	(pt 2304 1456)
	(bus)
)
(connector
	(pt 2304 1456)
	(pt 2344 1456)
	(bus)
)
(connector
	(pt 1256 1432)
	(pt 1752 1432)
	(bus)
)
(connector
	(pt 1176 944)
	(pt 1672 944)
)
(connector
	(pt 1672 944)
	(pt 2208 944)
)
(connector
	(pt 1272 1136)
	(pt 1288 1136)
	(bus)
)
(connector
	(pt 1256 1152)
	(pt 1288 1152)
	(bus)
)
(connector
	(pt 1272 1168)
	(pt 1288 1168)
)
(connector
	(pt 1208 1184)
	(pt 1288 1184)
)
(connector
	(pt 1192 1200)
	(pt 1288 1200)
)
(connector
	(pt 1240 1216)
	(pt 1288 1216)
	(bus)
)
(connector
	(pt 1240 1232)
	(pt 1288 1232)
)
(connector
	(pt 1176 1248)
	(pt 1288 1248)
)
(connector
	(pt 1256 1264)
	(pt 1288 1264)
)
(connector
	(pt 1224 1280)
	(pt 1288 1280)
	(bus)
)
(connector
	(pt 1160 1296)
	(pt 1288 1296)
)
(connector
	(pt 1768 1136)
	(pt 1784 1136)
	(bus)
)
(connector
	(pt 1752 1152)
	(pt 1784 1152)
	(bus)
)
(connector
	(pt 1768 1168)
	(pt 1784 1168)
)
(connector
	(pt 1704 1184)
	(pt 1784 1184)
)
(connector
	(pt 1688 1200)
	(pt 1784 1200)
)
(connector
	(pt 1736 1216)
	(pt 1784 1216)
	(bus)
)
(connector
	(pt 1736 1232)
	(pt 1784 1232)
)
(connector
	(pt 1672 1248)
	(pt 1784 1248)
)
(connector
	(pt 1752 1264)
	(pt 1784 1264)
)
(connector
	(pt 1720 1280)
	(pt 1784 1280)
	(bus)
)
(connector
	(pt 1656 1296)
	(pt 1784 1296)
)
(connector
	(pt 2304 1136)
	(pt 2320 1136)
	(bus)
)
(connector
	(pt 2288 1152)
	(pt 2320 1152)
	(bus)
)
(connector
	(pt 2304 1168)
	(pt 2320 1168)
)
(connector
	(pt 2240 1184)
	(pt 2320 1184)
)
(connector
	(pt 2224 1200)
	(pt 2320 1200)
)
(connector
	(pt 2272 1216)
	(pt 2320 1216)
	(bus)
)
(connector
	(pt 2272 1232)
	(pt 2320 1232)
)
(connector
	(pt 2208 1248)
	(pt 2320 1248)
)
(connector
	(pt 2288 1264)
	(pt 2320 1264)
)
(connector
	(pt 2256 1280)
	(pt 2320 1280)
	(bus)
)
(connector
	(pt 2192 1296)
	(pt 2320 1296)
)
(connector
	(pt 1184 -64)
	(pt 1184 536)
)
(connector
	(pt 1200 -48)
	(pt 1200 520)
)
(connector
	(pt 1088 488)
	(pt -56 488)
)
(connector
	(pt 1200 520)
	(pt -24 520)
)
(connector
	(pt 1184 536)
	(pt -8 536)
)
(connector
	(pt 1104 552)
	(pt 8 552)
	(bus)
)
(connector
	(pt 1120 568)
	(pt 24 568)
	(bus)
)
(connector
	(pt 40 584)
	(pt 1136 584)
	(bus)
)
(connector
	(pt 1152 112)
	(pt 1152 600)
	(bus)
)
(connector
	(pt 56 600)
	(pt 1152 600)
	(bus)
)
(connector
	(pt 168 -96)
	(pt 168 504)
)
(connector
	(pt -40 504)
	(pt 168 504)
)
(connector
	(pt 1136 384)
	(pt 1136 584)
	(bus)
)
(connector
	(pt 1000 424)
	(pt -120 424)
	(bus)
)
(connector
	(pt -40 928)
	(pt -40 504)
)
(connector
	(pt 8 992)
	(pt 8 552)
	(bus)
)
(connector
	(pt 24 1008)
	(pt 24 568)
	(bus)
)
(connector
	(pt -120 1432)
	(pt -120 424)
	(bus)
)
(connector
	(pt 344 384)
	(pt 1136 384)
	(bus)
)
(connector
	(pt 1136 384)
	(pt 1824 384)
	(bus)
)
(connector
	(pt 1824 368)
	(pt 376 368)
)
(connector
	(pt 1824 352)
	(pt 392 352)
)
(connector
	(pt 592 -248)
	(pt 592 -216)
)
(connector
	(pt 232 -224)
	(pt 272 -224)
)
(connector
	(pt 232 16)
	(pt 232 -224)
)
(connector
	(pt 248 -208)
	(pt 272 -208)
)
(connector
	(pt 248 -64)
	(pt 248 -208)
)
(connector
	(pt 336 -216)
	(pt 592 -216)
)
(connector
	(pt 392 -176)
	(pt 1840 -176)
)
(connector
	(pt 912 -96)
	(pt 880 -96)
	(bus)
)
(connector
	(pt 1832 -32)
	(pt 880 -32)
)
(connector
	(pt 1832 -16)
	(pt 880 -16)
)
(connector
	(pt 1832 0)
	(pt 880 0)
)
(connector
	(pt 1832 16)
	(pt 880 16)
)
(connector
	(pt 1832 80)
	(pt 880 80)
	(bus)
)
(connector
	(pt 912 -264)
	(pt 912 -96)
	(bus)
)
(connector
	(pt 1832 -80)
	(pt 880 -80)
	(bus)
)
(connector
	(pt 1120 96)
	(pt 880 96)
	(bus)
)
(connector
	(pt 1104 144)
	(pt 880 144)
	(bus)
)
(connector
	(pt 1088 128)
	(pt 880 128)
)
(connector
	(pt 1088 488)
	(pt 1088 128)
)
(connector
	(pt 1104 552)
	(pt 1104 144)
	(bus)
)
(connector
	(pt 1120 568)
	(pt 1120 96)
	(bus)
)
(connector
	(pt 1032 32)
	(pt 880 32)
	(bus)
)
(connector
	(pt 1032 456)
	(pt 1032 32)
	(bus)
)
(connector
	(pt 1016 48)
	(pt 880 48)
	(bus)
)
(connector
	(pt 1016 440)
	(pt 1016 48)
	(bus)
)
(connector
	(pt 1000 64)
	(pt 880 64)
	(bus)
)
(connector
	(pt 1000 424)
	(pt 1000 64)
	(bus)
)
(connector
	(pt 344 384)
	(pt 344 96)
	(bus)
)
(connector
	(pt 360 472)
	(pt 360 112)
	(bus)
)
(connector
	(pt 376 368)
	(pt 376 64)
)
(connector
	(pt 392 352)
	(pt 392 80)
)
(connector
	(pt 392 -176)
	(pt 392 48)
)
(connector
	(pt 128 -96)
	(pt 168 -96)
)
(connector
	(pt 880 -48)
	(pt 1200 -48)
)
(connector
	(pt 1200 -48)
	(pt 1832 -48)
)
(connector
	(pt 880 112)
	(pt 1152 112)
	(bus)
)
(connector
	(pt 1152 112)
	(pt 1832 112)
	(bus)
)
(connector
	(pt -88 456)
	(pt 1032 456)
	(bus)
)
(connector
	(pt 1032 456)
	(pt 1824 456)
	(bus)
)
(connector
	(pt -104 440)
	(pt 1016 440)
	(bus)
)
(connector
	(pt 1016 440)
	(pt 1824 440)
	(bus)
)
(connector
	(pt 880 -64)
	(pt 1184 -64)
)
(connector
	(pt 1184 -64)
	(pt 1832 -64)
)
(connector
	(pt -72 472)
	(pt 360 472)
	(bus)
)
(connector
	(pt 360 472)
	(pt 1824 472)
	(bus)
)
(connector
	(pt 128 -64)
	(pt 248 -64)
)
(connector
	(pt 128 16)
	(pt 232 16)
)
(connector
	(pt 168 -96)
	(pt 496 -96)
)
(connector
	(pt 128 -80)
	(pt 496 -80)
)
(connector
	(pt 248 -64)
	(pt 496 -64)
)
(connector
	(pt 128 -48)
	(pt 496 -48)
	(bus)
)
(connector
	(pt 128 -32)
	(pt 496 -32)
	(bus)
)
(connector
	(pt 128 -16)
	(pt 496 -16)
)
(connector
	(pt 128 0)
	(pt 496 0)
)
(connector
	(pt 232 16)
	(pt 496 16)
)
(connector
	(pt 128 32)
	(pt 496 32)
)
(connector
	(pt 392 48)
	(pt 496 48)
)
(connector
	(pt 376 64)
	(pt 496 64)
)
(connector
	(pt 392 80)
	(pt 496 80)
)
(connector
	(pt 344 96)
	(pt 496 96)
	(bus)
)
(connector
	(pt 360 112)
	(pt 496 112)
	(bus)
)
(connector
	(pt 272 128)
	(pt 496 128)
	(bus)
)
(connector
	(pt 288 144)
	(pt 496 144)
	(bus)
)
(connector
	(pt 496 160)
	(pt 256 160)
	(bus)
)
(connector
	(pt 256 160)
	(pt 256 848)
	(bus)
)
(connector
	(pt 184 928)
	(pt 184 1184)
)
(connector
	(pt 312 1184)
	(pt 184 1184)
)
(connector
	(pt -40 928)
	(pt 184 928)
)
(connector
	(pt 312 1168)
	(pt 200 1168)
	(bus)
)
(connector
	(pt 8 992)
	(pt 200 992)
	(bus)
)
(connector
	(pt 880 192)
	(pt 1832 192)
	(bus)
)
(connector
	(pt 984 160)
	(pt 880 160)
	(bus)
)
(connector
	(pt 312 1136)
	(pt 240 1136)
	(bus)
)
(connector
	(pt 984 160)
	(pt 984 336)
	(bus)
)
(connector
	(pt 240 1136)
	(pt 240 336)
	(bus)
)
(connector
	(pt 984 336)
	(pt 240 336)
	(bus)
)
(connector
	(pt 968 320)
	(pt 968 176)
)
(connector
	(pt 880 176)
	(pt 968 176)
)
(connector
	(pt 312 1152)
	(pt 224 1152)
)
(connector
	(pt 224 320)
	(pt 224 1152)
)
(connector
	(pt 968 320)
	(pt 224 320)
)
(connector
	(pt -72 1536)
	(pt 304 1536)
	(bus)
)
(connector
	(pt -72 472)
	(pt -72 1536)
	(bus)
)
(connector
	(pt 752 1024)
	(pt 752 1152)
	(bus)
)
(connector
	(pt 736 1008)
	(pt 736 1216)
	(bus)
)
(connector
	(pt 720 992)
	(pt 720 1280)
	(bus)
)
(connector
	(pt 704 976)
	(pt 704 1184)
)
(connector
	(pt 672 944)
	(pt 672 1248)
)
(connector
	(pt 768 1040)
	(pt 768 1136)
	(bus)
)
(connector
	(pt 656 928)
	(pt 656 1296)
)
(connector
	(pt 752 1152)
	(pt 768 1152)
	(bus)
)
(connector
	(pt 704 1184)
	(pt 768 1184)
)
(connector
	(pt 736 1216)
	(pt 768 1216)
	(bus)
)
(connector
	(pt 672 1248)
	(pt 768 1248)
)
(connector
	(pt 720 1280)
	(pt 768 1280)
	(bus)
)
(connector
	(pt 40 1024)
	(pt 752 1024)
	(bus)
)
(connector
	(pt 752 1024)
	(pt 1256 1024)
	(bus)
)
(connector
	(pt 24 1008)
	(pt 736 1008)
	(bus)
)
(connector
	(pt 736 1008)
	(pt 1240 1008)
	(bus)
)
(connector
	(pt 200 992)
	(pt 720 992)
	(bus)
)
(connector
	(pt 720 992)
	(pt 1224 992)
	(bus)
)
(connector
	(pt -8 976)
	(pt 704 976)
)
(connector
	(pt 704 976)
	(pt 1208 976)
)
(connector
	(pt -56 944)
	(pt 672 944)
)
(connector
	(pt 672 944)
	(pt 1176 944)
)
(connector
	(pt 768 1040)
	(pt 1272 1040)
	(bus)
)
(connector
	(pt 184 928)
	(pt 656 928)
)
(connector
	(pt 656 928)
	(pt 1160 928)
)
(connector
	(text "Valid_H[0]" (rect 1096 851 1111 917)(font "Arial" )(vertical))
	(pt 1112 816)
	(pt 1112 1136)
)
(connector
	(pt 1112 1152)
	(pt 1128 1152)
)
(connector
	(pt 272 832)
	(pt 1128 832)
	(bus)
)
(connector
	(text "ValidHit_H[0]" (rect 1129 847 1144 930)(font "Arial" )(vertical))
	(pt 1128 832)
	(pt 1128 1152)
)
(connector
	(pt 1128 1152)
	(pt 1128 1536)
)
(connector
	(pt 1128 1536)
	(pt 528 1536)
)
(connector
	(pt 1112 1168)
	(pt 1144 1168)
	(bus)
)
(connector
	(pt 688 960)
	(pt 688 1200)
)
(connector
	(pt 768 1200)
	(pt 688 1200)
)
(connector
	(pt -24 960)
	(pt 688 960)
)
(connector
	(pt 688 960)
	(pt 1192 960)
)
(connector
	(text "TagCacheWE_L[0]" (rect 616 1296 631 1417)(font "Arial" )(vertical))
	(pt 632 1408)
	(pt 632 1232)
)
(connector
	(pt 768 1232)
	(pt 632 1232)
)
(connector
	(pt 632 1408)
	(pt 1240 1408)
	(bus)
)
(connector
	(text "ValidWE_L[0]" (rect 632 1310 647 1396)(font "Arial" )(vertical))
	(pt 648 1432)
	(pt 648 1264)
)
(connector
	(pt 768 1264)
	(pt 648 1264)
)
(connector
	(pt 648 1432)
	(pt 1256 1432)
	(bus)
)
(connector
	(pt 656 1296)
	(pt 768 1296)
)
(connector
	(pt 768 1168)
	(pt 752 1168)
)
(connector
	(pt 752 1456)
	(pt 1272 1456)
	(bus)
)
(connector
	(text "DataCacheWE_L[0]" (rect 728 1288 747 1408)(font "Intel Clear" )(vertical))
	(pt 752 1168)
	(pt 752 1456)
)
(connector
	(pt 1632 1168)
	(pt 1640 1168)
	(bus)
)
(connector
	(pt 528 1552)
	(pt 1648 1552)
)
(connector
	(pt 1632 1152)
	(pt 1648 1152)
)
(connector
	(pt 1128 832)
	(pt 1648 832)
	(bus)
)
(connector
	(text "ValidHit_H[1]" (rect 1649 847 1664 930)(font "Arial" )(vertical))
	(pt 1648 832)
	(pt 1648 1152)
)
(connector
	(pt 1648 1152)
	(pt 1648 1552)
)
(connector
	(text "Valid_H[1]" (rect 1624 851 1639 917)(font "Arial" )(vertical))
	(pt 1640 816)
	(pt 1640 1136)
)
(connector
	(pt 1632 1136)
	(pt 1640 1136)
)
(connector
	(pt 2128 1168)
	(pt 2160 1168)
	(bus)
)
(connector
	(pt 1648 832)
	(pt 2176 832)
	(bus)
)
(connector
	(pt 528 1568)
	(pt 2176 1568)
)
(connector
	(pt 2128 1152)
	(pt 2176 1152)
)
(connector
	(text "ValidHit_H[2]" (rect 2175 847 2190 930)(font "Arial" )(vertical))
	(pt 2176 832)
	(pt 2176 1152)
)
(connector
	(pt 2176 1152)
	(pt 2176 1568)
)
(connector
	(text "Valid_H[2]" (rect 2128 859 2143 925)(font "Arial" )(vertical))
	(pt 2144 816)
	(pt 2144 1136)
)
(connector
	(pt 2128 1136)
	(pt 2144 1136)
)
(connector
	(pt 1640 816)
	(pt 2144 816)
	(bus)
)
(connector
	(pt 2664 1168)
	(pt 2720 1168)
	(bus)
)
(connector
	(pt 528 1584)
	(pt 2696 1584)
)
(connector
	(pt 2664 1152)
	(pt 2696 1152)
)
(connector
	(pt 2176 832)
	(pt 2696 832)
	(bus)
)
(connector
	(pt 2696 832)
	(pt 2720 832)
	(bus)
)
(connector
	(text "ValidHit_H[3]" (rect 2695 839 2710 922)(font "Arial" )(vertical))
	(pt 2696 832)
	(pt 2696 1152)
)
(connector
	(pt 2696 1152)
	(pt 2696 1584)
)
(connector
	(text "Valid_H[3]" (rect 2656 843 2671 909)(font "Arial" )(vertical))
	(pt 2680 816)
	(pt 2680 1136)
)
(connector
	(pt 2664 1136)
	(pt 2680 1136)
)
(connector
	(pt 2144 816)
	(pt 2680 816)
	(bus)
)
(connector
	(pt 2680 816)
	(pt 2720 816)
	(bus)
)
(connector
	(pt 608 1136)
	(pt 608 848)
	(bus)
)
(connector
	(pt 256 848)
	(pt 608 848)
	(bus)
)
(connector
	(pt 584 1136)
	(pt 608 1136)
	(bus)
)
(connector
	(text "TagCacheWE_L[7..0]" (rect 474 1392 610 1407)(font "Arial" ))
	(pt -88 1408)
	(pt 632 1408)
	(bus)
)
(connector
	(text "ValidWE_L[7..0]" (rect 474 1416 575 1431)(font "Arial" ))
	(pt -120 1432)
	(pt 648 1432)
	(bus)
)
(connector
	(text "DataCacheWE_L[7..0]" (rect 474 1440 616 1455)(font "Arial" ))
	(pt -104 1456)
	(pt 752 1456)
	(bus)
)
(connector
	(pt 56 1040)
	(pt 768 1040)
	(bus)
)
(connector
	(pt 696 2016)
	(pt 744 2016)
	(bus)
)
(connector
	(pt 1288 2016)
	(pt 1304 2016)
	(bus)
)
(connector
	(pt 1872 2016)
	(pt 1904 2016)
	(bus)
)
(connector
	(pt 2464 2008)
	(pt 2424 2008)
	(bus)
)
(connector
	(pt 696 2016)
	(pt 696 1936)
	(bus)
)
(connector
	(pt 1288 1936)
	(pt 1288 2016)
	(bus)
)
(connector
	(pt 1872 1936)
	(pt 1872 2016)
	(bus)
)
(connector
	(pt 2424 2008)
	(pt 2424 1936)
	(bus)
)
(connector
	(pt 1288 1936)
	(pt 1872 1936)
	(bus)
)
(connector
	(pt 1872 1936)
	(pt 2424 1936)
	(bus)
)
(connector
	(pt 56 600)
	(pt 56 1040)
	(bus)
)
(connector
	(pt 56 1040)
	(pt 56 1936)
	(bus)
)
(connector
	(pt 56 1936)
	(pt 696 1936)
	(bus)
)
(connector
	(pt 696 1936)
	(pt 1288 1936)
	(bus)
)
(connector
	(pt 1144 1664)
	(pt 1144 1168)
	(bus)
)
(connector
	(pt 1144 1664)
	(pt 528 1664)
	(bus)
)
(connector
	(pt 528 1680)
	(pt 1640 1680)
	(bus)
)
(connector
	(pt 1640 1168)
	(pt 1640 1680)
	(bus)
)
(connector
	(pt 2160 1696)
	(pt 2160 1168)
	(bus)
)
(connector
	(pt 528 1696)
	(pt 2160 1696)
	(bus)
)
(connector
	(pt 528 1712)
	(pt 2720 1712)
	(bus)
)
(connector
	(pt 2720 1168)
	(pt 2720 1712)
	(bus)
)
(connector
	(pt 1088 2048)
	(pt 1152 2048)
	(bus)
)
(connector
	(pt 1152 2048)
	(pt 1152 1728)
	(bus)
)
(connector
	(pt 1152 1728)
	(pt 528 1728)
	(bus)
)
(connector
	(pt 528 1744)
	(pt 1704 1744)
	(bus)
)
(connector
	(pt 1704 1744)
	(pt 1704 2048)
	(bus)
)
(connector
	(pt 1648 2048)
	(pt 1704 2048)
	(bus)
)
(connector
	(pt 1088 2032)
	(pt 1136 2032)
)
(connector
	(pt 528 1600)
	(pt 1136 1600)
)
(connector
	(pt 1696 1616)
	(pt 528 1616)
)
(connector
	(pt 1648 2032)
	(pt 1696 2032)
)
(connector
	(pt 528 1632)
	(pt 2312 1632)
)
(connector
	(pt 2248 2032)
	(pt 2312 2032)
)
(connector
	(pt 528 1760)
	(pt 2328 1760)
	(bus)
)
(connector
	(pt 2328 1760)
	(pt 2328 2048)
	(bus)
)
(connector
	(pt 2328 2048)
	(pt 2248 2048)
	(bus)
)
(connector
	(pt 528 1776)
	(pt 2936 1776)
	(bus)
)
(connector
	(pt 2936 2040)
	(pt 2936 1776)
	(bus)
)
(connector
	(pt 2936 2040)
	(pt 2808 2040)
	(bus)
)
(connector
	(pt 2808 2024)
	(pt 2904 2024)
)
(connector
	(pt 2904 1648)
	(pt 528 1648)
)
(connector
	(pt 272 128)
	(pt 272 832)
	(bus)
)
(connector
	(pt 272 832)
	(pt 272 2320)
	(bus)
)
(connector
	(pt 1136 1600)
	(pt 1136 2032)
)
(connector
	(text "ValidHit_H[4]" (rect 1112 2239 1131 2322)(font "Intel Clear" )(vertical))
	(pt 1136 2032)
	(pt 1136 2320)
)
(connector
	(pt 272 2320)
	(pt 1136 2320)
	(bus)
)
(connector
	(pt 1136 2320)
	(pt 1696 2320)
	(bus)
)
(connector
	(pt 1696 1616)
	(pt 1696 2032)
)
(connector
	(text "ValidHit_H[5]" (rect 1672 2239 1691 2322)(font "Intel Clear" )(vertical))
	(pt 1696 2032)
	(pt 1696 2320)
)
(connector
	(pt 2312 1632)
	(pt 2312 2032)
)
(connector
	(text "ValidHit_H[6]" (rect 2288 2239 2307 2322)(font "Intel Clear" )(vertical))
	(pt 2312 2032)
	(pt 2312 2320)
)
(connector
	(pt 1696 2320)
	(pt 2312 2320)
	(bus)
)
(connector
	(pt 2312 2320)
	(pt 2904 2320)
	(bus)
)
(connector
	(pt 2904 2320)
	(pt 2976 2320)
	(bus)
)
(connector
	(pt 2904 1648)
	(pt 2904 2024)
)
(connector
	(text "ValidHit_H[7]" (rect 2880 2239 2899 2322)(font "Intel Clear" )(vertical))
	(pt 2904 2024)
	(pt 2904 2320)
)
(connector
	(pt 288 816)
	(pt 1112 816)
	(bus)
)
(connector
	(pt 1112 816)
	(pt 1640 816)
	(bus)
)
(connector
	(pt 288 144)
	(pt 288 816)
	(bus)
)
(connector
	(pt 288 816)
	(pt 288 1864)
	(bus)
)
(connector
	(pt 1088 2016)
	(pt 1112 2016)
)
(connector
	(text "Valid_H[4]" (rect 1088 1950 1107 2016)(font "Intel Clear" )(vertical))
	(pt 1112 2016)
	(pt 1112 1864)
)
(connector
	(pt 288 1864)
	(pt 1112 1864)
	(bus)
)
(connector
	(pt 1648 2016)
	(pt 1672 2016)
)
(connector
	(text "Valid_H[5]" (rect 1648 1950 1667 2016)(font "Intel Clear" )(vertical))
	(pt 1672 2016)
	(pt 1672 1864)
)
(connector
	(pt 1112 1864)
	(pt 1672 1864)
	(bus)
)
(connector
	(pt 2248 2016)
	(pt 2280 2016)
)
(connector
	(text "Valid_H[6]" (rect 2256 1950 2275 2016)(font "Intel Clear" )(vertical))
	(pt 2280 2016)
	(pt 2280 1864)
)
(connector
	(pt 1672 1864)
	(pt 2280 1864)
	(bus)
)
(connector
	(pt 2808 2008)
	(pt 2840 2008)
)
(connector
	(text "Valid_H[7]" (rect 2816 1942 2835 2008)(font "Intel Clear" )(vertical))
	(pt 2840 1864)
	(pt 2840 2008)
)
(connector
	(pt 2280 1864)
	(pt 2840 1864)
	(bus)
)
(connector
	(pt 2840 1864)
	(pt 2872 1864)
	(bus)
)
(connector
	(pt 40 584)
	(pt 40 1024)
	(bus)
)
(connector
	(pt 40 1024)
	(pt 40 1920)
	(bus)
)
(connector
	(pt 744 2032)
	(pt 680 2032)
	(bus)
)
(connector
	(pt 680 2032)
	(pt 680 1920)
	(bus)
)
(connector
	(pt 40 1920)
	(pt 680 1920)
	(bus)
)
(connector
	(pt 1304 2032)
	(pt 1272 2032)
	(bus)
)
(connector
	(pt 1272 2032)
	(pt 1272 1920)
	(bus)
)
(connector
	(pt 680 1920)
	(pt 1272 1920)
	(bus)
)
(connector
	(pt 1904 2032)
	(pt 1856 2032)
	(bus)
)
(connector
	(pt 1856 2032)
	(pt 1856 1920)
	(bus)
)
(connector
	(pt 1272 1920)
	(pt 1856 1920)
	(bus)
)
(connector
	(pt 2464 2024)
	(pt 2392 2024)
	(bus)
)
(connector
	(pt 2392 2024)
	(pt 2392 1920)
	(bus)
)
(connector
	(pt 1856 1920)
	(pt 2392 1920)
	(bus)
)
(connector
	(pt 2392 1920)
	(pt 2768 1920)
	(bus)
)
(connector
	(pt 744 2048)
	(pt 640 2048)
)
(connector
	(pt -104 440)
	(pt -104 1456)
	(bus)
)
(connector
	(pt -104 1456)
	(pt -104 1896)
	(bus)
)
(connector
	(text "DataCacheWE_L[4]" (rect 616 1936 635 2056)(font "Intel Clear" )(vertical))
	(pt 640 2048)
	(pt 640 1896)
)
(connector
	(pt -104 1896)
	(pt 640 1896)
	(bus)
)
(connector
	(pt 1304 2048)
	(pt 1256 2048)
)
(connector
	(text "DataCacheWE_L[5]" (rect 1232 1936 1251 2056)(font "Intel Clear" )(vertical))
	(pt 1256 2048)
	(pt 1256 1896)
)
(connector
	(pt 640 1896)
	(pt 1256 1896)
	(bus)
)
(connector
	(pt 1904 2048)
	(pt 1832 2048)
)
(connector
	(text "DataCacheWE_L[6]" (rect 1808 1936 1827 2056)(font "Intel Clear" )(vertical))
	(pt 1832 1896)
	(pt 1832 2048)
)
(connector
	(pt 1256 1896)
	(pt 1832 1896)
	(bus)
)
(connector
	(pt 2464 2040)
	(pt 2384 2040)
)
(connector
	(pt 1832 1896)
	(pt 2384 1896)
	(bus)
)
(connector
	(pt 2384 1896)
	(pt 2768 1896)
	(bus)
)
(connector
	(text "DataCacheWE_L[7]" (rect 2360 1928 2379 2048)(font "Intel Clear" )(vertical))
	(pt 2384 2040)
	(pt 2384 1896)
)
(connector
	(pt -8 536)
	(pt -8 976)
)
(connector
	(pt -8 976)
	(pt -8 1848)
)
(connector
	(pt 744 2064)
	(pt 576 2064)
)
(connector
	(pt 576 2064)
	(pt 576 1848)
)
(connector
	(pt -8 1848)
	(pt 576 1848)
)
(connector
	(pt 1232 2064)
	(pt 1232 1848)
)
(connector
	(pt 1232 2064)
	(pt 1304 2064)
)
(connector
	(pt 576 1848)
	(pt 1232 1848)
)
(connector
	(pt 1904 2064)
	(pt 1808 2064)
)
(connector
	(pt 1808 2064)
	(pt 1808 1848)
)
(connector
	(pt 1232 1848)
	(pt 1808 1848)
)
(connector
	(pt 2464 2056)
	(pt 2360 2056)
)
(connector
	(pt 2360 2056)
	(pt 2360 1848)
)
(connector
	(pt 1808 1848)
	(pt 2360 1848)
)
(connector
	(pt 2360 1848)
	(pt 2632 1848)
)
(connector
	(pt -24 520)
	(pt -24 960)
)
(connector
	(pt -24 960)
	(pt -24 1832)
)
(connector
	(pt 744 2080)
	(pt 528 2080)
)
(connector
	(pt 528 2080)
	(pt 528 1832)
)
(connector
	(pt -24 1832)
	(pt 528 1832)
)
(connector
	(pt 1304 2080)
	(pt 1208 2080)
)
(connector
	(pt 1208 2080)
	(pt 1208 1832)
)
(connector
	(pt 528 1832)
	(pt 1208 1832)
)
(connector
	(pt 1904 2080)
	(pt 1792 2080)
)
(connector
	(pt 1792 2080)
	(pt 1792 1832)
)
(connector
	(pt 1208 1832)
	(pt 1792 1832)
)
(connector
	(pt 2464 2072)
	(pt 2344 2072)
)
(connector
	(pt 2344 2072)
	(pt 2344 1832)
)
(connector
	(pt 1792 1832)
	(pt 2344 1832)
)
(connector
	(pt 2344 1832)
	(pt 2632 1832)
)
(connector
	(pt 1736 1008)
	(pt 2272 1008)
	(bus)
)
(connector
	(pt 2272 1008)
	(pt 2968 1008)
	(bus)
)
(connector
	(pt 2968 2248)
	(pt 2968 1008)
	(bus)
)
(connector
	(pt 2464 2088)
	(pt 2344 2088)
	(bus)
)
(connector
	(pt 2344 2088)
	(pt 2344 2248)
	(bus)
)
(connector
	(pt 2344 2248)
	(pt 2968 2248)
	(bus)
)
(connector
	(pt 1904 2096)
	(pt 1792 2096)
	(bus)
)
(connector
	(pt 1792 2096)
	(pt 1792 2248)
	(bus)
)
(connector
	(pt 1792 2248)
	(pt 2344 2248)
	(bus)
)
(connector
	(pt 744 2096)
	(pt 576 2096)
	(bus)
)
(connector
	(pt 576 2096)
	(pt 576 2248)
	(bus)
)
(connector
	(pt 1304 2096)
	(pt 1208 2096)
	(bus)
)
(connector
	(pt 1208 2096)
	(pt 1208 2248)
	(bus)
)
(connector
	(pt 576 2248)
	(pt 1208 2248)
	(bus)
)
(connector
	(pt 1208 2248)
	(pt 1792 2248)
	(bus)
)
(connector
	(pt -88 456)
	(pt -88 1408)
	(bus)
)
(connector
	(pt -88 1408)
	(pt -88 1816)
	(bus)
)
(connector
	(pt 744 2112)
	(pt 432 2112)
)
(connector
	(text "TagCacheWE_L[4]" (rect 408 2004 427 2119)(font "Intel Clear" )(vertical))
	(pt 432 1816)
	(pt 432 2112)
)
(connector
	(pt -88 1816)
	(pt 432 1816)
	(bus)
)
(connector
	(pt 1304 2112)
	(pt 1176 2112)
)
(connector
	(text "TagCacheWE_L[5]" (rect 1152 2004 1171 2119)(font "Intel Clear" )(vertical))
	(pt 1176 2112)
	(pt 1176 1816)
)
(connector
	(pt 432 1816)
	(pt 1176 1816)
	(bus)
)
(connector
	(pt 1904 2112)
	(pt 1776 2112)
)
(connector
	(text "TagCacheWE_L[6]" (rect 1752 2004 1771 2119)(font "Intel Clear" )(vertical))
	(pt 1776 1816)
	(pt 1776 2112)
)
(connector
	(pt 1176 1816)
	(pt 1776 1816)
	(bus)
)
(connector
	(pt 2464 2104)
	(pt 2296 2104)
)
(connector
	(pt 1776 1816)
	(pt 2296 1816)
	(bus)
)
(connector
	(pt 2296 1816)
	(pt 2632 1816)
	(bus)
)
(connector
	(text "TagCacheWE_L[7]" (rect 2272 1996 2291 2111)(font "Intel Clear" )(vertical))
	(pt 2296 2104)
	(pt 2296 1816)
)
(connector
	(pt -56 488)
	(pt -56 944)
)
(connector
	(pt -56 944)
	(pt -56 2128)
)
(connector
	(pt 1304 2128)
	(pt 1104 2128)
)
(connector
	(pt 1104 2128)
	(pt 1104 2216)
)
(connector
	(pt 416 2128)
	(pt 416 2216)
)
(connector
	(pt -56 2128)
	(pt 416 2128)
)
(connector
	(pt 416 2128)
	(pt 744 2128)
)
(connector
	(pt 1656 2216)
	(pt 1656 2128)
)
(connector
	(pt 416 2216)
	(pt 1104 2216)
)
(connector
	(pt 1656 2128)
	(pt 1904 2128)
)
(connector
	(pt 1104 2216)
	(pt 1656 2216)
)
(connector
	(pt 1656 2216)
	(pt 2256 2216)
)
(connector
	(pt 2464 2120)
	(pt 2256 2120)
)
(connector
	(pt 2256 2120)
	(pt 2256 2216)
)
(connector
	(pt 3024 1432)
	(pt 3024 2344)
	(bus)
)
(connector
	(pt 1752 1432)
	(pt 2288 1432)
	(bus)
)
(connector
	(pt 2288 1432)
	(pt 3024 1432)
	(bus)
)
(connector
	(pt 2464 2136)
	(pt 2360 2136)
)
(connector
	(text "ValidWE_L[7]" (rect 2336 2262 2355 2346)(font "Intel Clear" )(vertical))
	(pt 2360 2136)
	(pt 2360 2344)
)
(connector
	(pt 2360 2344)
	(pt 3024 2344)
	(bus)
)
(connector
	(pt 1904 2144)
	(pt 1840 2144)
)
(connector
	(text "ValidWE_L[6]" (rect 1816 2262 1835 2346)(font "Intel Clear" )(vertical))
	(pt 1840 2344)
	(pt 1840 2144)
)
(connector
	(pt 1840 2344)
	(pt 2360 2344)
	(bus)
)
(connector
	(pt 1304 2144)
	(pt 1232 2144)
)
(connector
	(text "ValidWE_L[5]" (rect 1208 2262 1227 2346)(font "Intel Clear" )(vertical))
	(pt 1232 2144)
	(pt 1232 2344)
)
(connector
	(pt 1232 2344)
	(pt 1840 2344)
	(bus)
)
(connector
	(pt 744 2144)
	(pt 600 2144)
)
(connector
	(pt 496 2344)
	(pt 600 2344)
	(bus)
)
(connector
	(pt 600 2344)
	(pt 1232 2344)
	(bus)
)
(connector
	(text "ValidWE_L[4]" (rect 576 2262 595 2346)(font "Intel Clear" )(vertical))
	(pt 600 2344)
	(pt 600 2144)
)
(connector
	(pt 200 992)
	(pt 200 1168)
	(bus)
)
(connector
	(pt 200 1168)
	(pt 200 2160)
	(bus)
)
(connector
	(pt 1304 2160)
	(pt 1120 2160)
	(bus)
)
(connector
	(pt 1120 2160)
	(pt 1120 2232)
	(bus)
)
(connector
	(pt 656 2232)
	(pt 656 2160)
	(bus)
)
(connector
	(pt 200 2160)
	(pt 656 2160)
	(bus)
)
(connector
	(pt 656 2160)
	(pt 744 2160)
	(bus)
)
(connector
	(pt 1712 2232)
	(pt 1712 2160)
	(bus)
)
(connector
	(pt 656 2232)
	(pt 1120 2232)
	(bus)
)
(connector
	(pt 1712 2160)
	(pt 1904 2160)
	(bus)
)
(connector
	(pt 1120 2232)
	(pt 1712 2232)
	(bus)
)
(connector
	(pt 1712 2232)
	(pt 2384 2232)
	(bus)
)
(connector
	(pt 2464 2152)
	(pt 2384 2152)
	(bus)
)
(connector
	(pt 2384 2152)
	(pt 2384 2232)
	(bus)
)
(connector
	(pt 2192 928)
	(pt 2192 1296)
)
(connector
	(pt 2192 1296)
	(pt 2192 1496)
)
(connector
	(pt 2952 1496)
	(pt 2192 1496)
)
(connector
	(pt 2952 2280)
	(pt 2952 1496)
)
(connector
	(pt 2464 2168)
	(pt 2456 2168)
)
(connector
	(pt 2456 2168)
	(pt 2456 2280)
)
(connector
	(pt 1904 2176)
	(pt 1880 2176)
)
(connector
	(pt 1880 2176)
	(pt 1880 2280)
)
(connector
	(pt 2456 2280)
	(pt 2952 2280)
)
(connector
	(pt 1272 2280)
	(pt 1272 2176)
)
(connector
	(pt 1880 2280)
	(pt 2456 2280)
)
(connector
	(pt 1304 2176)
	(pt 1272 2176)
)
(connector
	(pt 696 2280)
	(pt 1272 2280)
)
(connector
	(pt 1272 2280)
	(pt 1880 2280)
)
(connector
	(pt 744 2176)
	(pt 696 2176)
)
(connector
	(pt 696 2176)
	(pt 696 2280)
)
(junction (pt 1152 112))
(junction (pt 1200 -48))
(junction (pt 1184 -64))
(junction (pt 168 -96))
(junction (pt 656 928))
(junction (pt 1160 928))
(junction (pt 1656 928))
(junction (pt 688 960))
(junction (pt 1192 960))
(junction (pt 1688 960))
(junction (pt 704 976))
(junction (pt 1208 976))
(junction (pt 1704 976))
(junction (pt 720 992))
(junction (pt 1224 992))
(junction (pt 1720 992))
(junction (pt 736 1008))
(junction (pt 1240 1008))
(junction (pt 1736 1008))
(junction (pt 752 1024))
(junction (pt 1256 1024))
(junction (pt 1752 1024))
(junction (pt 768 1040))
(junction (pt 1272 1040))
(junction (pt 1768 1040))
(junction (pt 1240 1408))
(junction (pt 1736 1408))
(junction (pt 2272 1408))
(junction (pt 1272 1456))
(junction (pt 1768 1456))
(junction (pt 2304 1456))
(junction (pt 1256 1432))
(junction (pt 1752 1432))
(junction (pt 2288 1432))
(junction (pt 672 944))
(junction (pt 1176 944))
(junction (pt 1672 944))
(junction (pt 1136 384))
(junction (pt 1016 440))
(junction (pt 1032 456))
(junction (pt 360 472))
(junction (pt 232 16))
(junction (pt 248 -64))
(junction (pt 184 928))
(junction (pt 200 992))
(junction (pt 1112 816))
(junction (pt 1128 832))
(junction (pt 1128 1152))
(junction (pt 632 1408))
(junction (pt 648 1432))
(junction (pt 752 1456))
(junction (pt 1648 1152))
(junction (pt 1648 832))
(junction (pt 1640 816))
(junction (pt 2176 832))
(junction (pt 2176 1152))
(junction (pt 2144 816))
(junction (pt 2696 1152))
(junction (pt 2696 832))
(junction (pt 2680 816))
(junction (pt 56 1040))
(junction (pt 1288 1936))
(junction (pt 1872 1936))
(junction (pt 696 1936))
(junction (pt 272 832))
(junction (pt 1136 2320))
(junction (pt 1136 2032))
(junction (pt 1696 2320))
(junction (pt 1696 2032))
(junction (pt 2312 2320))
(junction (pt 2312 2032))
(junction (pt 2904 2320))
(junction (pt 2904 2024))
(junction (pt 288 816))
(junction (pt 1112 1864))
(junction (pt 1672 1864))
(junction (pt 2280 1864))
(junction (pt 2840 1864))
(junction (pt 40 1024))
(junction (pt 680 1920))
(junction (pt 1272 1920))
(junction (pt 1856 1920))
(junction (pt 2392 1920))
(junction (pt -104 1456))
(junction (pt 640 1896))
(junction (pt 1256 1896))
(junction (pt 1832 1896))
(junction (pt 2384 1896))
(junction (pt -8 976))
(junction (pt 576 1848))
(junction (pt 1232 1848))
(junction (pt 1808 1848))
(junction (pt 2360 1848))
(junction (pt -24 960))
(junction (pt 528 1832))
(junction (pt 1208 1832))
(junction (pt 1792 1832))
(junction (pt 2344 1832))
(junction (pt 2272 1008))
(junction (pt 2344 2248))
(junction (pt 1792 2248))
(junction (pt 1208 2248))
(junction (pt -88 1408))
(junction (pt 432 1816))
(junction (pt 1176 1816))
(junction (pt 1776 1816))
(junction (pt 2296 1816))
(junction (pt -56 944))
(junction (pt 416 2128))
(junction (pt 1104 2216))
(junction (pt 1656 2216))
(junction (pt 2360 2344))
(junction (pt 1840 2344))
(junction (pt 1232 2344))
(junction (pt 600 2344))
(junction (pt 200 1168))
(junction (pt 656 2160))
(junction (pt 1120 2232))
(junction (pt 1712 2232))
(junction (pt 2192 1296))
(junction (pt 2456 2280))
(junction (pt 1880 2280))
(junction (pt 1272 2280))
(text "68k input and output signals" (rect -48 -208 238 -185)(font "Arial" (font_size 12)))
(text "Dram and Controller signals" (rect 1840 -224 2129 -201)(font "Arial" (font_size 12)))
(text "Signals for debugging and simulation only " (rect 2064 440 2351 456)(font "Arial" (font_size 8)))
(text "Cache State signal for debugging only and simulation" (rect 2040 184 2402 200)(font "Arial" (font_size 8)))
(text "Signals for debugging and simulation only " (rect 2760 784 3047 800)(font "Arial" (font_size 8)))
(text "Block/Way 0" (rect 888 1088 976 1104)(font "Arial" (font_size 8)))
(text "Block/Way 1" (rect 1392 1088 1480 1104)(font "Arial" (font_size 8)))
(text "Block/Way 2" (rect 1880 1088 1968 1104)(font "Arial" (font_size 8)))
(text "Block/Way 3" (rect 2448 1088 2536 1104)(font "Arial" (font_size 8)))
(text "Block/Way 4" (rect 880 1960 968 1976)(font "Arial" (font_size 8)))
(text "Block/Way 5" (rect 1432 1960 1520 1976)(font "Arial" (font_size 8)))
(text "Block/Way 6" (rect 2040 1960 2128 1976)(font "Arial" (font_size 8)))
(text "Block/Way 7" (rect 2608 1952 2696 1968)(font "Arial" (font_size 8)))
