

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Stream_Batch'
================================================================
* Date:           Fri Nov  8 14:17:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_3
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.173 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   302856|   302856|  3.029 ms|  3.029 ms|  302856|  302856|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_249_1  |   302854|   302854|         8|          1|          1|  302848|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sf = alloca i32 1"   --->   Operation 11 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accu_V = alloca i32 1"   --->   Operation 13 'alloca' 'accu_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accu_V_1 = alloca i32 1"   --->   Operation 14 'alloca' 'accu_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accu_V_2 = alloca i32 1"   --->   Operation 15 'alloca' 'accu_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accu_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'accu_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca i32 1"   --->   Operation 17 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_V_1 = alloca i32 1"   --->   Operation 18 'alloca' 'inputBuf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_V_2 = alloca i32 1"   --->   Operation 19 'alloca' 'inputBuf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_V_3 = alloca i32 1"   --->   Operation 20 'alloca' 'inputBuf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_V_4 = alloca i32 1"   --->   Operation 21 'alloca' 'inputBuf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_V_5 = alloca i32 1"   --->   Operation 22 'alloca' 'inputBuf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_V_6 = alloca i32 1"   --->   Operation 23 'alloca' 'inputBuf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_V_7 = alloca i32 1"   --->   Operation 24 'alloca' 'inputBuf_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_V_8 = alloca i32 1"   --->   Operation 25 'alloca' 'inputBuf_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_V_9 = alloca i32 1"   --->   Operation 26 'alloca' 'inputBuf_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_V_10 = alloca i32 1"   --->   Operation 27 'alloca' 'inputBuf_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_V_11 = alloca i32 1"   --->   Operation 28 'alloca' 'inputBuf_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_V_12 = alloca i32 1"   --->   Operation 29 'alloca' 'inputBuf_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_V_13 = alloca i32 1"   --->   Operation 30 'alloca' 'inputBuf_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_V_14 = alloca i32 1"   --->   Operation 31 'alloca' 'inputBuf_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_V_15 = alloca i32 1"   --->   Operation 32 'alloca' 'inputBuf_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_V_16 = alloca i32 1"   --->   Operation 33 'alloca' 'inputBuf_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_V_17 = alloca i32 1"   --->   Operation 34 'alloca' 'inputBuf_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_V_18 = alloca i32 1"   --->   Operation 35 'alloca' 'inputBuf_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_V_19 = alloca i32 1"   --->   Operation 36 'alloca' 'inputBuf_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_V_20 = alloca i32 1"   --->   Operation 37 'alloca' 'inputBuf_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_V_21 = alloca i32 1"   --->   Operation 38 'alloca' 'inputBuf_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_V_22 = alloca i32 1"   --->   Operation 39 'alloca' 'inputBuf_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_V_23 = alloca i32 1"   --->   Operation 40 'alloca' 'inputBuf_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_V_24 = alloca i32 1"   --->   Operation 41 'alloca' 'inputBuf_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_V_25 = alloca i32 1"   --->   Operation 42 'alloca' 'inputBuf_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_V_26 = alloca i32 1"   --->   Operation 43 'alloca' 'inputBuf_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_V_27 = alloca i32 1"   --->   Operation 44 'alloca' 'inputBuf_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_V_28 = alloca i32 1"   --->   Operation 45 'alloca' 'inputBuf_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_V_29 = alloca i32 1"   --->   Operation 46 'alloca' 'inputBuf_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_V_30 = alloca i32 1"   --->   Operation 47 'alloca' 'inputBuf_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_V_31 = alloca i32 1"   --->   Operation 48 'alloca' 'inputBuf_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%nf_1 = alloca i32 1"   --->   Operation 49 'alloca' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %weights_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 0, i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 53 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln249 = store i19 0, i19 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 54 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 0, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 55 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 56 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sf_1 = load i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 57 'load' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_1 = load i19 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 58 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%nf_2 = load i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 59 'load' 'nf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.43ns)   --->   "%icmp_ln249 = icmp_eq  i19 %i_1, i19 302848" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 60 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 302848, i64 302848, i64 302848"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.16ns)   --->   "%i_2 = add i19 %i_1, i19 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 62 'add' 'i_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.body.split, void %for.end92" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 63 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:250]   --->   Operation 64 'specpipeline' 'specpipeline_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:234]   --->   Operation 65 'specloopname' 'specloopname_ln234' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln253 = icmp_eq  i32 %nf_2, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 66 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %if.else, void %if.then" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 67 'br' 'br_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_V_load = load i27 %inputBuf_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 68 'load' 'inputBuf_V_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_V_1_load = load i27 %inputBuf_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 69 'load' 'inputBuf_V_1_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_V_2_load = load i27 %inputBuf_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 70 'load' 'inputBuf_V_2_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_V_3_load = load i27 %inputBuf_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 71 'load' 'inputBuf_V_3_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_V_4_load = load i27 %inputBuf_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 72 'load' 'inputBuf_V_4_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_V_5_load = load i27 %inputBuf_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 73 'load' 'inputBuf_V_5_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_V_6_load = load i27 %inputBuf_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 74 'load' 'inputBuf_V_6_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inputBuf_V_7_load = load i27 %inputBuf_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 75 'load' 'inputBuf_V_7_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inputBuf_V_8_load = load i27 %inputBuf_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 76 'load' 'inputBuf_V_8_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%inputBuf_V_9_load = load i27 %inputBuf_V_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 77 'load' 'inputBuf_V_9_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%inputBuf_V_10_load = load i27 %inputBuf_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 78 'load' 'inputBuf_V_10_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%inputBuf_V_11_load = load i27 %inputBuf_V_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 79 'load' 'inputBuf_V_11_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%inputBuf_V_12_load = load i27 %inputBuf_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 80 'load' 'inputBuf_V_12_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%inputBuf_V_13_load = load i27 %inputBuf_V_13" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 81 'load' 'inputBuf_V_13_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%inputBuf_V_14_load = load i27 %inputBuf_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 82 'load' 'inputBuf_V_14_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%inputBuf_V_15_load = load i27 %inputBuf_V_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 83 'load' 'inputBuf_V_15_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%inputBuf_V_16_load = load i27 %inputBuf_V_16" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 84 'load' 'inputBuf_V_16_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inputBuf_V_17_load = load i27 %inputBuf_V_17" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 85 'load' 'inputBuf_V_17_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%inputBuf_V_18_load = load i27 %inputBuf_V_18" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 86 'load' 'inputBuf_V_18_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inputBuf_V_19_load = load i27 %inputBuf_V_19" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 87 'load' 'inputBuf_V_19_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%inputBuf_V_20_load = load i27 %inputBuf_V_20" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 88 'load' 'inputBuf_V_20_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%inputBuf_V_21_load = load i27 %inputBuf_V_21" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 89 'load' 'inputBuf_V_21_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%inputBuf_V_22_load = load i27 %inputBuf_V_22" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 90 'load' 'inputBuf_V_22_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%inputBuf_V_23_load = load i27 %inputBuf_V_23" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 91 'load' 'inputBuf_V_23_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%inputBuf_V_24_load = load i27 %inputBuf_V_24" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 92 'load' 'inputBuf_V_24_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%inputBuf_V_25_load = load i27 %inputBuf_V_25" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 93 'load' 'inputBuf_V_25_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%inputBuf_V_26_load = load i27 %inputBuf_V_26" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 94 'load' 'inputBuf_V_26_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%inputBuf_V_27_load = load i27 %inputBuf_V_27" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 95 'load' 'inputBuf_V_27_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_V_28_load = load i27 %inputBuf_V_28" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 96 'load' 'inputBuf_V_28_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%inputBuf_V_29_load = load i27 %inputBuf_V_29" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 97 'load' 'inputBuf_V_29_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%inputBuf_V_30_load = load i27 %inputBuf_V_30" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 98 'load' 'inputBuf_V_30_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%inputBuf_V_31_load = load i27 %inputBuf_V_31" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 99 'load' 'inputBuf_V_31_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i32 %sf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 100 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (3.20ns)   --->   "%tmp = mux i27 @_ssdm_op_Mux.ap_auto.32i27.i5, i27 %inputBuf_V_load, i27 %inputBuf_V_1_load, i27 %inputBuf_V_2_load, i27 %inputBuf_V_3_load, i27 %inputBuf_V_4_load, i27 %inputBuf_V_5_load, i27 %inputBuf_V_6_load, i27 %inputBuf_V_7_load, i27 %inputBuf_V_8_load, i27 %inputBuf_V_9_load, i27 %inputBuf_V_10_load, i27 %inputBuf_V_11_load, i27 %inputBuf_V_12_load, i27 %inputBuf_V_13_load, i27 %inputBuf_V_14_load, i27 %inputBuf_V_15_load, i27 %inputBuf_V_16_load, i27 %inputBuf_V_17_load, i27 %inputBuf_V_18_load, i27 %inputBuf_V_19_load, i27 %inputBuf_V_20_load, i27 %inputBuf_V_21_load, i27 %inputBuf_V_22_load, i27 %inputBuf_V_23_load, i27 %inputBuf_V_24_load, i27 %inputBuf_V_25_load, i27 %inputBuf_V_26_load, i27 %inputBuf_V_27_load, i27 %inputBuf_V_28_load, i27 %inputBuf_V_29_load, i27 %inputBuf_V_30_load, i27 %inputBuf_V_31_load, i5 %trunc_ln261" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 101 'mux' 'tmp' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%in0_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 103 'read' 'in0_V_read' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%inElem = trunc i32 %in0_V_read" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 104 'trunc' 'inElem' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %sf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 105 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.95ns)   --->   "%switch_ln257 = switch i5 %trunc_ln257, void %arrayidx.case.31, i5 0, void %arrayidx.case.0, i5 1, void %arrayidx.case.1, i5 2, void %arrayidx.case.2, i5 3, void %arrayidx.case.3, i5 4, void %arrayidx.case.4, i5 5, void %arrayidx.case.5, i5 6, void %arrayidx.case.6, i5 7, void %arrayidx.case.7, i5 8, void %arrayidx.case.8, i5 9, void %arrayidx.case.9, i5 10, void %arrayidx.case.10, i5 11, void %arrayidx.case.11, i5 12, void %arrayidx.case.12, i5 13, void %arrayidx.case.13, i5 14, void %arrayidx.case.14, i5 15, void %arrayidx.case.15, i5 16, void %arrayidx.case.16, i5 17, void %arrayidx.case.17, i5 18, void %arrayidx.case.18, i5 19, void %arrayidx.case.19, i5 20, void %arrayidx.case.20, i5 21, void %arrayidx.case.21, i5 22, void %arrayidx.case.22, i5 23, void %arrayidx.case.23, i5 24, void %arrayidx.case.24, i5 25, void %arrayidx.case.25, i5 26, void %arrayidx.case.26, i5 27, void %arrayidx.case.27, i5 28, void %arrayidx.case.28, i5 29, void %arrayidx.case.29, i5 30, void %if.then.for.inc_crit_edge" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 106 'switch' 'switch_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.95>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_30" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 107 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 30)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 108 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 30)> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_29" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 109 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 29)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 110 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 29)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_28" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 111 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 28)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 112 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 28)> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_27" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 113 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 27)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 114 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 27)> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_26" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 115 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 26)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 116 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 26)> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_25" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 117 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 25)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 118 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 25)> <Delay = 1.58>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_24" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 119 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 24)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 120 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 24)> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_23" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 121 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 23)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 122 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 23)> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_22" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 123 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 22)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 124 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 22)> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_21" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 125 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 21)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 126 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 21)> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_20" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 127 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 20)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 128 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 20)> <Delay = 1.58>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_19" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 129 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 19)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 130 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 19)> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_18" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 131 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 18)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 132 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 18)> <Delay = 1.58>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_17" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 133 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 17)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 134 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 17)> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_16" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 135 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 16)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 136 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 16)> <Delay = 1.58>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 137 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 15)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 138 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 15)> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 139 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 14)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 140 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 14)> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_13" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 141 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 13)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 142 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 13)> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 143 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 12)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 144 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 12)> <Delay = 1.58>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 145 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 11)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 146 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 11)> <Delay = 1.58>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 147 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 10)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 148 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 10)> <Delay = 1.58>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 149 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 9)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 150 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 9)> <Delay = 1.58>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 151 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 8)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 152 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 8)> <Delay = 1.58>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 153 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 7)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 154 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 7)> <Delay = 1.58>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 155 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 6)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 156 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 6)> <Delay = 1.58>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 157 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 5)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 158 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 5)> <Delay = 1.58>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 159 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 4)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 160 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 4)> <Delay = 1.58>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 161 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 3)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 162 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 3)> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 163 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 2)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 164 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 2)> <Delay = 1.58>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 165 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 166 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 1)> <Delay = 1.58>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 167 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 0)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 168 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 0)> <Delay = 1.58>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_31" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 169 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 31)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 170 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 31)> <Delay = 1.58>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%W_packed_V = read i288 @_ssdm_op_Read.axis.volatile.i288P128A, i288 %weights_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:265]   --->   Operation 171 'read' 'W_packed_V' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 172 [1/1] (2.47ns)   --->   "%icmp_ln272 = icmp_eq  i32 %sf_1, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 172 'icmp' 'icmp_ln272' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%local_temp_V_36 = trunc i288 %W_packed_V"   --->   Operation 173 'trunc' 'local_temp_V_36' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%local_temp_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 8, i32 15"   --->   Operation 174 'partselect' 'local_temp_V_37' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%local_temp_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 16, i32 23"   --->   Operation 175 'partselect' 'local_temp_V_38' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%local_temp_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 24, i32 31"   --->   Operation 176 'partselect' 'local_temp_V_39' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%local_temp_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 32, i32 39"   --->   Operation 177 'partselect' 'local_temp_V_40' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%local_temp_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 40, i32 47"   --->   Operation 178 'partselect' 'local_temp_V_41' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%local_temp_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 48, i32 55"   --->   Operation 179 'partselect' 'local_temp_V_42' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%local_temp_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 56, i32 63"   --->   Operation 180 'partselect' 'local_temp_V_43' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%local_temp_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 64, i32 71"   --->   Operation 181 'partselect' 'local_temp_V_44' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%local_temp_V = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 72, i32 79"   --->   Operation 182 'partselect' 'local_temp_V' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%local_temp_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 80, i32 87"   --->   Operation 183 'partselect' 'local_temp_V_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%local_temp_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 88, i32 95"   --->   Operation 184 'partselect' 'local_temp_V_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%local_temp_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 96, i32 103"   --->   Operation 185 'partselect' 'local_temp_V_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%local_temp_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 104, i32 111"   --->   Operation 186 'partselect' 'local_temp_V_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%local_temp_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 112, i32 119"   --->   Operation 187 'partselect' 'local_temp_V_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%local_temp_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 120, i32 127"   --->   Operation 188 'partselect' 'local_temp_V_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%local_temp_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 128, i32 135"   --->   Operation 189 'partselect' 'local_temp_V_16' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%local_temp_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 136, i32 143"   --->   Operation 190 'partselect' 'local_temp_V_17' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%local_temp_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 144, i32 151"   --->   Operation 191 'partselect' 'local_temp_V_18' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%local_temp_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 152, i32 159"   --->   Operation 192 'partselect' 'local_temp_V_19' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%local_temp_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 160, i32 167"   --->   Operation 193 'partselect' 'local_temp_V_20' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%local_temp_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 168, i32 175"   --->   Operation 194 'partselect' 'local_temp_V_21' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%local_temp_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 176, i32 183"   --->   Operation 195 'partselect' 'local_temp_V_22' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%local_temp_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 184, i32 191"   --->   Operation 196 'partselect' 'local_temp_V_23' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%local_temp_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 192, i32 199"   --->   Operation 197 'partselect' 'local_temp_V_24' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%local_temp_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 200, i32 207"   --->   Operation 198 'partselect' 'local_temp_V_25' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%local_temp_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 208, i32 215"   --->   Operation 199 'partselect' 'local_temp_V_26' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%local_temp_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 216, i32 223"   --->   Operation 200 'partselect' 'local_temp_V_27' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%local_temp_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 224, i32 231"   --->   Operation 201 'partselect' 'local_temp_V_28' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%local_temp_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 232, i32 239"   --->   Operation 202 'partselect' 'local_temp_V_29' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%local_temp_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 240, i32 247"   --->   Operation 203 'partselect' 'local_temp_V_30' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%local_temp_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 248, i32 255"   --->   Operation 204 'partselect' 'local_temp_V_31' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%local_temp_V_32 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 256, i32 263"   --->   Operation 205 'partselect' 'local_temp_V_32' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%local_temp_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 264, i32 271"   --->   Operation 206 'partselect' 'local_temp_V_33' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%local_temp_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 272, i32 279"   --->   Operation 207 'partselect' 'local_temp_V_34' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%local_temp_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %W_packed_V, i32 280, i32 287"   --->   Operation 208 'partselect' 'local_temp_V_35' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (2.55ns)   --->   "%sf_2 = add i32 %sf_1, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 209 'add' 'sf_2' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (2.47ns)   --->   "%icmp_ln290 = icmp_eq  i32 %sf_2, i32 32" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 210 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %for.inc.for.inc90_crit_edge, void %for.body.i.3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 211 'br' 'br_ln290' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln290 = store i32 %sf_2, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 212 'store' 'store_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.inc90" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 213 'br' 'br_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_2, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 214 'add' 'nf' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (2.47ns)   --->   "%icmp_ln302 = icmp_eq  i32 %nf, i32 14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 215 'icmp' 'icmp_ln302' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.69ns)   --->   "%nf_3 = select i1 %icmp_ln302, i32 0, i32 %nf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 216 'select' 'nf_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln306 = store i32 %nf_3, i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 217 'store' 'store_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln306 = store i32 0, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 218 'store' 'store_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln249 = store i19 %i_2, i19 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 219 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%inElem_1 = phi i27 %tmp, void %if.else, i27 %inElem, void %arrayidx.case.31, i27 %inElem, void %arrayidx.case.29, i27 %inElem, void %arrayidx.case.28, i27 %inElem, void %arrayidx.case.27, i27 %inElem, void %arrayidx.case.26, i27 %inElem, void %arrayidx.case.25, i27 %inElem, void %arrayidx.case.24, i27 %inElem, void %arrayidx.case.23, i27 %inElem, void %arrayidx.case.22, i27 %inElem, void %arrayidx.case.21, i27 %inElem, void %arrayidx.case.20, i27 %inElem, void %arrayidx.case.19, i27 %inElem, void %arrayidx.case.18, i27 %inElem, void %arrayidx.case.17, i27 %inElem, void %arrayidx.case.16, i27 %inElem, void %arrayidx.case.15, i27 %inElem, void %arrayidx.case.14, i27 %inElem, void %arrayidx.case.13, i27 %inElem, void %arrayidx.case.12, i27 %inElem, void %arrayidx.case.11, i27 %inElem, void %arrayidx.case.10, i27 %inElem, void %arrayidx.case.9, i27 %inElem, void %arrayidx.case.8, i27 %inElem, void %arrayidx.case.7, i27 %inElem, void %arrayidx.case.6, i27 %inElem, void %arrayidx.case.5, i27 %inElem, void %arrayidx.case.4, i27 %inElem, void %arrayidx.case.3, i27 %inElem, void %arrayidx.case.2, i27 %inElem, void %arrayidx.case.1, i27 %inElem, void %arrayidx.case.0, i27 %inElem, void %if.then.for.inc_crit_edge"   --->   Operation 220 'phi' 'inElem_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%r_V = trunc i27 %inElem_1"   --->   Operation 221 'trunc' 'r_V' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %local_temp_V_36"   --->   Operation 222 'sext' 'sext_ln186' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %r_V"   --->   Operation 223 'zext' 'zext_ln1494' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 224 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln1494"   --->   Operation 224 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 3, i32 5"   --->   Operation 225 'partselect' 'r_V_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 6, i32 8"   --->   Operation 226 'partselect' 'r_V_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 9, i32 11"   --->   Operation 227 'partselect' 'r_V_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 12, i32 14"   --->   Operation 228 'partselect' 'r_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i8 %local_temp_V_40"   --->   Operation 229 'sext' 'sext_ln186_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i3 %r_V_4"   --->   Operation 230 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 231 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4"   --->   Operation 231 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 15, i32 17"   --->   Operation 232 'partselect' 'r_V_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 18, i32 20"   --->   Operation 233 'partselect' 'r_V_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%r_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 21, i32 23"   --->   Operation 234 'partselect' 'r_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%r_V_8 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 24, i32 26"   --->   Operation 235 'partselect' 'r_V_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln186_8 = sext i8 %local_temp_V_44"   --->   Operation 236 'sext' 'sext_ln186_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i3 %r_V_8"   --->   Operation 237 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 238 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8"   --->   Operation 238 'mul' 'ret_V_8' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i8 %local_temp_V"   --->   Operation 239 'sext' 'sext_ln1494' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_13)   --->   "%ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494"   --->   Operation 240 'mul' 'ret_V_9' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i8 %local_temp_V_13"   --->   Operation 241 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 242 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4"   --->   Operation 242 'mul' 'ret_V_13' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1494_8 = sext i8 %local_temp_V_17"   --->   Operation 243 'sext' 'sext_ln1494_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 244 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8"   --->   Operation 244 'mul' 'ret_V_17' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1494_9 = sext i8 %local_temp_V_18"   --->   Operation 245 'sext' 'sext_ln1494_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 246 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_22)   --->   "%ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494"   --->   Operation 246 'mul' 'ret_V_18' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1494_13 = sext i8 %local_temp_V_22"   --->   Operation 247 'sext' 'sext_ln1494_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 248 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_19)   --->   "%ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4"   --->   Operation 248 'mul' 'ret_V_22' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1494_17 = sext i8 %local_temp_V_26"   --->   Operation 249 'sext' 'sext_ln1494_17' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 250 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_23)   --->   "%ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8"   --->   Operation 250 'mul' 'ret_V_26' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1494_18 = sext i8 %local_temp_V_27"   --->   Operation 251 'sext' 'sext_ln1494_18' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 252 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_31)   --->   "%ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494"   --->   Operation 252 'mul' 'ret_V_27' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1494_22 = sext i8 %local_temp_V_31"   --->   Operation 253 'sext' 'sext_ln1494_22' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 254 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_28)   --->   "%ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4"   --->   Operation 254 'mul' 'ret_V_31' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1494_26 = sext i8 %local_temp_V_35"   --->   Operation 255 'sext' 'sext_ln1494_26' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 256 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_32)   --->   "%ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8"   --->   Operation 256 'mul' 'ret_V_35' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 257 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln1494"   --->   Operation 257 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i8 %local_temp_V_38"   --->   Operation 258 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i3 %r_V_2"   --->   Operation 259 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2"   --->   Operation 260 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 261 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4"   --->   Operation 261 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i8 %local_temp_V_43"   --->   Operation 262 'sext' 'sext_ln186_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i3 %r_V_7"   --->   Operation 263 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 264 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7"   --->   Operation 264 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 265 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8"   --->   Operation 265 'mul' 'ret_V_8' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_13)   --->   "%ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494"   --->   Operation 266 'mul' 'ret_V_9' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i8 %local_temp_V_11"   --->   Operation 267 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 268 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_15)   --->   "%ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2"   --->   Operation 268 'mul' 'ret_V_11' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 269 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4"   --->   Operation 269 'mul' 'ret_V_13' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i8 %local_temp_V_16"   --->   Operation 270 'sext' 'sext_ln1494_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 271 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_11)   --->   "%ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7"   --->   Operation 271 'mul' 'ret_V_16' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8"   --->   Operation 272 'mul' 'ret_V_17' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_22)   --->   "%ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494"   --->   Operation 273 'mul' 'ret_V_18' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1494_11 = sext i8 %local_temp_V_20"   --->   Operation 274 'sext' 'sext_ln1494_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 275 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_24)   --->   "%ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2"   --->   Operation 275 'mul' 'ret_V_20' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 276 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_19)   --->   "%ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4"   --->   Operation 276 'mul' 'ret_V_22' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1494_16 = sext i8 %local_temp_V_25"   --->   Operation 277 'sext' 'sext_ln1494_16' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 278 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_20)   --->   "%ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7"   --->   Operation 278 'mul' 'ret_V_25' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 279 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_23)   --->   "%ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8"   --->   Operation 279 'mul' 'ret_V_26' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 280 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_31)   --->   "%ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494"   --->   Operation 280 'mul' 'ret_V_27' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1494_20 = sext i8 %local_temp_V_29"   --->   Operation 281 'sext' 'sext_ln1494_20' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_33)   --->   "%ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2"   --->   Operation 282 'mul' 'ret_V_29' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_28)   --->   "%ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4"   --->   Operation 283 'mul' 'ret_V_31' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1494_25 = sext i8 %local_temp_V_34"   --->   Operation 284 'sext' 'sext_ln1494_25' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 285 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_29)   --->   "%ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7"   --->   Operation 285 'mul' 'ret_V_34' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_32)   --->   "%ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8"   --->   Operation 286 'mul' 'ret_V_35' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln1494"   --->   Operation 287 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%sext_ln628 = sext i11 %ret_V"   --->   Operation 288 'sext' 'sext_ln628' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i8 %local_temp_V_37"   --->   Operation 289 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i3 %r_V_1"   --->   Operation 290 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (4.17ns)   --->   "%ret_V_1 = mul i11 %sext_ln186_1, i11 %zext_ln1494_1"   --->   Operation 291 'mul' 'ret_V_1' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln628_1 = sext i11 %ret_V_1"   --->   Operation 292 'sext' 'sext_ln628_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 293 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2"   --->   Operation 293 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i8 %local_temp_V_39"   --->   Operation 294 'sext' 'sext_ln186_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i3 %r_V_3"   --->   Operation 295 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (4.17ns)   --->   "%ret_V_3 = mul i11 %sext_ln186_3, i11 %zext_ln1494_3"   --->   Operation 296 'mul' 'ret_V_3' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln628_3 = sext i11 %ret_V_3"   --->   Operation 297 'sext' 'sext_ln628_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 298 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4"   --->   Operation 298 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%sext_ln628_4 = sext i11 %ret_V_4"   --->   Operation 299 'sext' 'sext_ln628_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %local_temp_V_41"   --->   Operation 300 'sext' 'sext_ln186_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i3 %r_V_5"   --->   Operation 301 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (4.17ns)   --->   "%ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln1494_5"   --->   Operation 302 'mul' 'ret_V_5' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln628_5 = sext i11 %ret_V_5"   --->   Operation 303 'sext' 'sext_ln628_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i8 %local_temp_V_42"   --->   Operation 304 'sext' 'sext_ln186_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i3 %r_V_6"   --->   Operation 305 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6"   --->   Operation 306 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 307 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7"   --->   Operation 307 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8"   --->   Operation 308 'mul' 'ret_V_8' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_5)   --->   "%sext_ln840_1 = sext i11 %ret_V_8"   --->   Operation 309 'sext' 'sext_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4"   --->   Operation 310 'add' 'add_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_4 = add i12 %sext_ln628_3, i12 %sext_ln628"   --->   Operation 311 'add' 'add_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 312 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_5 = add i12 %sext_ln628_1, i12 %sext_ln840_1"   --->   Operation 312 'add' 'add_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 313 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_13)   --->   "%ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494"   --->   Operation 313 'mul' 'ret_V_9' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_13)   --->   "%sext_ln1494_27 = sext i11 %ret_V_9"   --->   Operation 314 'sext' 'sext_ln1494_27' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i8 %local_temp_V_9"   --->   Operation 315 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (4.17ns)   --->   "%ret_V_10 = mul i11 %sext_ln1494_1, i11 %zext_ln1494_1"   --->   Operation 316 'mul' 'ret_V_10' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1494_28 = sext i11 %ret_V_10"   --->   Operation 317 'sext' 'sext_ln1494_28' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 318 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_15)   --->   "%ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2"   --->   Operation 318 'mul' 'ret_V_11' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i8 %local_temp_V_12"   --->   Operation 319 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (4.17ns)   --->   "%ret_V_12 = mul i11 %sext_ln1494_3, i11 %zext_ln1494_3"   --->   Operation 320 'mul' 'ret_V_12' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1494_30 = sext i11 %ret_V_12"   --->   Operation 321 'sext' 'sext_ln1494_30' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4"   --->   Operation 322 'mul' 'ret_V_13' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%sext_ln1494_31 = sext i11 %ret_V_13"   --->   Operation 323 'sext' 'sext_ln1494_31' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i8 %local_temp_V_14"   --->   Operation 324 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (4.17ns)   --->   "%ret_V_14 = mul i11 %sext_ln1494_5, i11 %zext_ln1494_5"   --->   Operation 325 'mul' 'ret_V_14' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1494_32 = sext i11 %ret_V_14"   --->   Operation 326 'sext' 'sext_ln1494_32' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i8 %local_temp_V_15"   --->   Operation 327 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 328 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_9)   --->   "%ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6"   --->   Operation 328 'mul' 'ret_V_15' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 329 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_11)   --->   "%ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7"   --->   Operation 329 'mul' 'ret_V_16' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8"   --->   Operation 330 'mul' 'ret_V_17' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_14)   --->   "%sext_ln840_9 = sext i11 %ret_V_17"   --->   Operation 331 'sext' 'sext_ln840_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 332 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_10 = add i12 %sext_ln1494_32, i12 %sext_ln1494_31"   --->   Operation 332 'add' 'add_ln840_10' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 333 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_13 = add i12 %sext_ln1494_30, i12 %sext_ln1494_27"   --->   Operation 333 'add' 'add_ln840_13' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 334 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_14 = add i12 %sext_ln1494_28, i12 %sext_ln840_9"   --->   Operation 334 'add' 'add_ln840_14' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 335 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_22)   --->   "%ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494"   --->   Operation 335 'mul' 'ret_V_18' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_22)   --->   "%sext_ln1494_34 = sext i11 %ret_V_18"   --->   Operation 336 'sext' 'sext_ln1494_34' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1494_10 = sext i8 %local_temp_V_19"   --->   Operation 337 'sext' 'sext_ln1494_10' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (4.17ns)   --->   "%ret_V_19 = mul i11 %sext_ln1494_10, i11 %zext_ln1494_1"   --->   Operation 338 'mul' 'ret_V_19' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1494_35 = sext i11 %ret_V_19"   --->   Operation 339 'sext' 'sext_ln1494_35' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 340 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_24)   --->   "%ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2"   --->   Operation 340 'mul' 'ret_V_20' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1494_12 = sext i8 %local_temp_V_21"   --->   Operation 341 'sext' 'sext_ln1494_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (4.17ns)   --->   "%ret_V_21 = mul i11 %sext_ln1494_12, i11 %zext_ln1494_3"   --->   Operation 342 'mul' 'ret_V_21' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1494_37 = sext i11 %ret_V_21"   --->   Operation 343 'sext' 'sext_ln1494_37' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 344 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_19)   --->   "%ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4"   --->   Operation 344 'mul' 'ret_V_22' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_19)   --->   "%sext_ln1494_38 = sext i11 %ret_V_22"   --->   Operation 345 'sext' 'sext_ln1494_38' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1494_14 = sext i8 %local_temp_V_23"   --->   Operation 346 'sext' 'sext_ln1494_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (4.17ns)   --->   "%ret_V_23 = mul i11 %sext_ln1494_14, i11 %zext_ln1494_5"   --->   Operation 347 'mul' 'ret_V_23' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1494_39 = sext i11 %ret_V_23"   --->   Operation 348 'sext' 'sext_ln1494_39' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1494_15 = sext i8 %local_temp_V_24"   --->   Operation 349 'sext' 'sext_ln1494_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 350 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_18)   --->   "%ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6"   --->   Operation 350 'mul' 'ret_V_24' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 351 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_20)   --->   "%ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7"   --->   Operation 351 'mul' 'ret_V_25' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_23)   --->   "%ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8"   --->   Operation 352 'mul' 'ret_V_26' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_23)   --->   "%sext_ln840_17 = sext i11 %ret_V_26"   --->   Operation 353 'sext' 'sext_ln840_17' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 354 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_19 = add i12 %sext_ln1494_39, i12 %sext_ln1494_38"   --->   Operation 354 'add' 'add_ln840_19' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_22 = add i12 %sext_ln1494_37, i12 %sext_ln1494_34"   --->   Operation 355 'add' 'add_ln840_22' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 356 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_23 = add i12 %sext_ln1494_35, i12 %sext_ln840_17"   --->   Operation 356 'add' 'add_ln840_23' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_31)   --->   "%ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494"   --->   Operation 357 'mul' 'ret_V_27' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_31)   --->   "%sext_ln1494_41 = sext i11 %ret_V_27"   --->   Operation 358 'sext' 'sext_ln1494_41' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1494_19 = sext i8 %local_temp_V_28"   --->   Operation 359 'sext' 'sext_ln1494_19' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (4.17ns)   --->   "%ret_V_28 = mul i11 %sext_ln1494_19, i11 %zext_ln1494_1"   --->   Operation 360 'mul' 'ret_V_28' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1494_42 = sext i11 %ret_V_28"   --->   Operation 361 'sext' 'sext_ln1494_42' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 362 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_33)   --->   "%ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2"   --->   Operation 362 'mul' 'ret_V_29' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1494_21 = sext i8 %local_temp_V_30"   --->   Operation 363 'sext' 'sext_ln1494_21' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (4.17ns)   --->   "%ret_V_30 = mul i11 %sext_ln1494_21, i11 %zext_ln1494_3"   --->   Operation 364 'mul' 'ret_V_30' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1494_44 = sext i11 %ret_V_30"   --->   Operation 365 'sext' 'sext_ln1494_44' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_28)   --->   "%ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4"   --->   Operation 366 'mul' 'ret_V_31' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_28)   --->   "%sext_ln1494_45 = sext i11 %ret_V_31"   --->   Operation 367 'sext' 'sext_ln1494_45' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1494_23 = sext i8 %local_temp_V_32"   --->   Operation 368 'sext' 'sext_ln1494_23' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (4.17ns)   --->   "%ret_V_32 = mul i11 %sext_ln1494_23, i11 %zext_ln1494_5"   --->   Operation 369 'mul' 'ret_V_32' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1494_46 = sext i11 %ret_V_32"   --->   Operation 370 'sext' 'sext_ln1494_46' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1494_24 = sext i8 %local_temp_V_33"   --->   Operation 371 'sext' 'sext_ln1494_24' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 372 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_27)   --->   "%ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6"   --->   Operation 372 'mul' 'ret_V_33' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 373 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_29)   --->   "%ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7"   --->   Operation 373 'mul' 'ret_V_34' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_32)   --->   "%ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8"   --->   Operation 374 'mul' 'ret_V_35' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_32)   --->   "%sext_ln840_25 = sext i11 %ret_V_35"   --->   Operation 375 'sext' 'sext_ln840_25' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 376 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_28 = add i12 %sext_ln1494_46, i12 %sext_ln1494_45"   --->   Operation 376 'add' 'add_ln840_28' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 377 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_31 = add i12 %sext_ln1494_44, i12 %sext_ln1494_41"   --->   Operation 377 'add' 'add_ln840_31' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_32 = add i12 %sext_ln1494_42, i12 %sext_ln840_25"   --->   Operation 378 'add' 'add_ln840_32' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 379 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2"   --->   Operation 379 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_6)   --->   "%sext_ln628_2 = sext i11 %ret_V_2"   --->   Operation 380 'sext' 'sext_ln628_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 381 [2/3] (1.05ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6"   --->   Operation 381 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 382 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7"   --->   Operation 382 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_2)   --->   "%sext_ln628_6 = sext i11 %ret_V_7"   --->   Operation 383 'sext' 'sext_ln628_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 384 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4"   --->   Operation 384 'add' 'add_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i12 %add_ln840_1"   --->   Operation 385 'sext' 'sext_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 386 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_2 = add i13 %sext_ln840_2, i13 %sext_ln628_6"   --->   Operation 386 'add' 'add_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 387 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_4 = add i12 %sext_ln628_3, i12 %sext_ln628"   --->   Operation 387 'add' 'add_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_5 = add i12 %sext_ln628_1, i12 %sext_ln840_1"   --->   Operation 388 'add' 'add_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln840_5 = sext i12 %add_ln840_5"   --->   Operation 389 'sext' 'sext_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 390 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_6 = add i13 %sext_ln840_5, i13 %sext_ln628_2"   --->   Operation 390 'add' 'add_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 391 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_15)   --->   "%ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2"   --->   Operation 391 'mul' 'ret_V_11' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 392 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_15)   --->   "%sext_ln1494_29 = sext i11 %ret_V_11"   --->   Operation 392 'sext' 'sext_ln1494_29' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 393 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_9)   --->   "%ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6"   --->   Operation 393 'mul' 'ret_V_15' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 394 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_11)   --->   "%ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7"   --->   Operation 394 'mul' 'ret_V_16' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_11)   --->   "%sext_ln1494_33 = sext i11 %ret_V_16"   --->   Operation 395 'sext' 'sext_ln1494_33' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 396 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_10 = add i12 %sext_ln1494_32, i12 %sext_ln1494_31"   --->   Operation 396 'add' 'add_ln840_10' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln840_10 = sext i12 %add_ln840_10"   --->   Operation 397 'sext' 'sext_ln840_10' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 398 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_11 = add i13 %sext_ln840_10, i13 %sext_ln1494_33"   --->   Operation 398 'add' 'add_ln840_11' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_13 = add i12 %sext_ln1494_30, i12 %sext_ln1494_27"   --->   Operation 399 'add' 'add_ln840_13' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 400 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_14 = add i12 %sext_ln1494_28, i12 %sext_ln840_9"   --->   Operation 400 'add' 'add_ln840_14' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln840_13 = sext i12 %add_ln840_14"   --->   Operation 401 'sext' 'sext_ln840_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 402 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_15 = add i13 %sext_ln840_13, i13 %sext_ln1494_29"   --->   Operation 402 'add' 'add_ln840_15' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_24)   --->   "%ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2"   --->   Operation 403 'mul' 'ret_V_20' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 404 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_24)   --->   "%sext_ln1494_36 = sext i11 %ret_V_20"   --->   Operation 404 'sext' 'sext_ln1494_36' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 405 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_18)   --->   "%ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6"   --->   Operation 405 'mul' 'ret_V_24' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_20)   --->   "%ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7"   --->   Operation 406 'mul' 'ret_V_25' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 407 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_20)   --->   "%sext_ln1494_40 = sext i11 %ret_V_25"   --->   Operation 407 'sext' 'sext_ln1494_40' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 408 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_19 = add i12 %sext_ln1494_39, i12 %sext_ln1494_38"   --->   Operation 408 'add' 'add_ln840_19' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln840_18 = sext i12 %add_ln840_19"   --->   Operation 409 'sext' 'sext_ln840_18' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 410 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_20 = add i13 %sext_ln840_18, i13 %sext_ln1494_40"   --->   Operation 410 'add' 'add_ln840_20' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 411 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_22 = add i12 %sext_ln1494_37, i12 %sext_ln1494_34"   --->   Operation 411 'add' 'add_ln840_22' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_23 = add i12 %sext_ln1494_35, i12 %sext_ln840_17"   --->   Operation 412 'add' 'add_ln840_23' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln840_21 = sext i12 %add_ln840_23"   --->   Operation 413 'sext' 'sext_ln840_21' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 414 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_24 = add i13 %sext_ln840_21, i13 %sext_ln1494_36"   --->   Operation 414 'add' 'add_ln840_24' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 415 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_33)   --->   "%ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2"   --->   Operation 415 'mul' 'ret_V_29' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_33)   --->   "%sext_ln1494_43 = sext i11 %ret_V_29"   --->   Operation 416 'sext' 'sext_ln1494_43' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 417 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_27)   --->   "%ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6"   --->   Operation 417 'mul' 'ret_V_33' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_29)   --->   "%ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7"   --->   Operation 418 'mul' 'ret_V_34' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 419 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_29)   --->   "%sext_ln1494_47 = sext i11 %ret_V_34"   --->   Operation 419 'sext' 'sext_ln1494_47' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 420 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_28 = add i12 %sext_ln1494_46, i12 %sext_ln1494_45"   --->   Operation 420 'add' 'add_ln840_28' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln840_26 = sext i12 %add_ln840_28"   --->   Operation 421 'sext' 'sext_ln840_26' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 422 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_29 = add i13 %sext_ln840_26, i13 %sext_ln1494_47"   --->   Operation 422 'add' 'add_ln840_29' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 423 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_31 = add i12 %sext_ln1494_44, i12 %sext_ln1494_41"   --->   Operation 423 'add' 'add_ln840_31' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 424 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_32 = add i12 %sext_ln1494_42, i12 %sext_ln840_25"   --->   Operation 424 'add' 'add_ln840_32' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln840_29 = sext i12 %add_ln840_32"   --->   Operation 425 'sext' 'sext_ln840_29' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 426 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_33 = add i13 %sext_ln840_29, i13 %sext_ln1494_43"   --->   Operation 426 'add' 'add_ln840_33' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.77>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%accu_V_load = load i17 %accu_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 427 'load' 'accu_V_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%accu_V_1_load = load i17 %accu_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 428 'load' 'accu_V_1_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%accu_V_2_load = load i17 %accu_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 429 'load' 'accu_V_2_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%accu_V_3_load = load i17 %accu_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 430 'load' 'accu_V_3_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.78ns)   --->   "%accu_V_7 = select i1 %icmp_ln272, i17 0, i17 %accu_V_3_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 431 'select' 'accu_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.78ns)   --->   "%accu_V_6 = select i1 %icmp_ln272, i17 0, i17 %accu_V_2_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 432 'select' 'accu_V_6' <Predicate = (!icmp_ln249)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.78ns)   --->   "%accu_V_5 = select i1 %icmp_ln272, i17 0, i17 %accu_V_1_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 433 'select' 'accu_V_5' <Predicate = (!icmp_ln249)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.78ns)   --->   "%accu_V_4 = select i1 %icmp_ln272, i17 0, i17 %accu_V_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 434 'select' 'accu_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 435 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6"   --->   Operation 435 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%sext_ln840 = sext i11 %ret_V_6"   --->   Operation 436 'sext' 'sext_ln840' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 437 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %accu_V_4, i17 %sext_ln840"   --->   Operation 437 'add' 'add_ln840' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 438 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_2 = add i13 %sext_ln840_2, i13 %sext_ln628_6"   --->   Operation 438 'add' 'add_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i12 %add_ln840_4"   --->   Operation 439 'sext' 'sext_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 440 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_6 = add i13 %sext_ln840_5, i13 %sext_ln628_2"   --->   Operation 440 'add' 'add_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i13 %add_ln840_6"   --->   Operation 441 'sext' 'sext_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (1.67ns)   --->   "%add_ln840_7 = add i14 %sext_ln840_6, i14 %sext_ln840_4"   --->   Operation 442 'add' 'add_ln840_7' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_9)   --->   "%ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6"   --->   Operation 443 'mul' 'ret_V_15' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 444 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_9)   --->   "%sext_ln840_8 = sext i11 %ret_V_15"   --->   Operation 444 'sext' 'sext_ln840_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 445 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_9 = add i17 %accu_V_5, i17 %sext_ln840_8"   --->   Operation 445 'add' 'add_ln840_9' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 446 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_11 = add i13 %sext_ln840_10, i13 %sext_ln1494_33"   --->   Operation 446 'add' 'add_ln840_11' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln840_12 = sext i12 %add_ln840_13"   --->   Operation 447 'sext' 'sext_ln840_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 448 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_15 = add i13 %sext_ln840_13, i13 %sext_ln1494_29"   --->   Operation 448 'add' 'add_ln840_15' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln840_14 = sext i13 %add_ln840_15"   --->   Operation 449 'sext' 'sext_ln840_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (1.67ns)   --->   "%add_ln840_16 = add i14 %sext_ln840_14, i14 %sext_ln840_12"   --->   Operation 450 'add' 'add_ln840_16' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_18)   --->   "%ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6"   --->   Operation 451 'mul' 'ret_V_24' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 452 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_18)   --->   "%sext_ln840_16 = sext i11 %ret_V_24"   --->   Operation 452 'sext' 'sext_ln840_16' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 453 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_18 = add i17 %accu_V_6, i17 %sext_ln840_16"   --->   Operation 453 'add' 'add_ln840_18' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 454 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_20 = add i13 %sext_ln840_18, i13 %sext_ln1494_40"   --->   Operation 454 'add' 'add_ln840_20' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln840_20 = sext i12 %add_ln840_22"   --->   Operation 455 'sext' 'sext_ln840_20' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 456 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_24 = add i13 %sext_ln840_21, i13 %sext_ln1494_36"   --->   Operation 456 'add' 'add_ln840_24' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln840_22 = sext i13 %add_ln840_24"   --->   Operation 457 'sext' 'sext_ln840_22' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (1.67ns)   --->   "%add_ln840_25 = add i14 %sext_ln840_22, i14 %sext_ln840_20"   --->   Operation 458 'add' 'add_ln840_25' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_27)   --->   "%ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6"   --->   Operation 459 'mul' 'ret_V_33' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_27)   --->   "%sext_ln840_24 = sext i11 %ret_V_33"   --->   Operation 460 'sext' 'sext_ln840_24' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 461 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_27 = add i17 %accu_V_7, i17 %sext_ln840_24"   --->   Operation 461 'add' 'add_ln840_27' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 462 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_29 = add i13 %sext_ln840_26, i13 %sext_ln1494_47"   --->   Operation 462 'add' 'add_ln840_29' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln840_28 = sext i12 %add_ln840_31"   --->   Operation 463 'sext' 'sext_ln840_28' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 464 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_33 = add i13 %sext_ln840_29, i13 %sext_ln1494_43"   --->   Operation 464 'add' 'add_ln840_33' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln840_30 = sext i13 %add_ln840_33"   --->   Operation 465 'sext' 'sext_ln840_30' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (1.67ns)   --->   "%add_ln840_34 = add i14 %sext_ln840_30, i14 %sext_ln840_28"   --->   Operation 466 'add' 'add_ln840_34' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%idxprom2_i = zext i32 %nf_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 467 'zext' 'idxprom2_i' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%this_V = getelementptr i11 %p_ZL7threshs_0_0, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 468 'getelementptr' 'this_V' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 469 [2/2] (2.32ns)   --->   "%this_V_load = load i4 %this_V"   --->   Operation 469 'load' 'this_V_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%this_V_1 = getelementptr i12 %p_ZL7threshs_0_1, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 470 'getelementptr' 'this_V_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 471 [2/2] (2.32ns)   --->   "%this_V_1_load = load i4 %this_V_1"   --->   Operation 471 'load' 'this_V_1_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%this_V_2 = getelementptr i12 %p_ZL7threshs_0_2, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 472 'getelementptr' 'this_V_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 473 [2/2] (2.32ns)   --->   "%this_V_2_load = load i4 %this_V_2"   --->   Operation 473 'load' 'this_V_2_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%this_V_3 = getelementptr i12 %p_ZL7threshs_0_3, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 474 'getelementptr' 'this_V_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 475 [2/2] (2.32ns)   --->   "%this_V_3_load = load i4 %this_V_3"   --->   Operation 475 'load' 'this_V_3_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%this_V_4 = getelementptr i12 %p_ZL7threshs_0_4, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 476 'getelementptr' 'this_V_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 477 [2/2] (2.32ns)   --->   "%this_V_4_load = load i4 %this_V_4"   --->   Operation 477 'load' 'this_V_4_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%this_V_5 = getelementptr i12 %p_ZL7threshs_0_5, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 478 'getelementptr' 'this_V_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 479 [2/2] (2.32ns)   --->   "%this_V_5_load = load i4 %this_V_5"   --->   Operation 479 'load' 'this_V_5_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%this_V_6 = getelementptr i13 %p_ZL7threshs_0_6, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 480 'getelementptr' 'this_V_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 481 [2/2] (2.32ns)   --->   "%this_V_6_load = load i4 %this_V_6"   --->   Operation 481 'load' 'this_V_6_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%this_V_7 = getelementptr i12 %p_ZL7threshs_1_0, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 482 'getelementptr' 'this_V_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 483 [2/2] (2.32ns)   --->   "%this_V_7_load = load i4 %this_V_7"   --->   Operation 483 'load' 'this_V_7_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%this_V_8 = getelementptr i12 %p_ZL7threshs_1_1, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 484 'getelementptr' 'this_V_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 485 [2/2] (2.32ns)   --->   "%this_V_8_load = load i4 %this_V_8"   --->   Operation 485 'load' 'this_V_8_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%this_V_9 = getelementptr i11 %p_ZL7threshs_1_2, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 486 'getelementptr' 'this_V_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 487 [2/2] (2.32ns)   --->   "%this_V_9_load = load i4 %this_V_9"   --->   Operation 487 'load' 'this_V_9_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%this_V_10 = getelementptr i12 %p_ZL7threshs_1_3, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 488 'getelementptr' 'this_V_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 489 [2/2] (2.32ns)   --->   "%this_V_10_load = load i4 %this_V_10"   --->   Operation 489 'load' 'this_V_10_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%this_V_11 = getelementptr i12 %p_ZL7threshs_1_4, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 490 'getelementptr' 'this_V_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 491 [2/2] (2.32ns)   --->   "%this_V_11_load = load i4 %this_V_11"   --->   Operation 491 'load' 'this_V_11_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%this_V_12 = getelementptr i12 %p_ZL7threshs_1_5, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 492 'getelementptr' 'this_V_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 493 [2/2] (2.32ns)   --->   "%this_V_12_load = load i4 %this_V_12"   --->   Operation 493 'load' 'this_V_12_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%this_V_13 = getelementptr i12 %p_ZL7threshs_1_6, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 494 'getelementptr' 'this_V_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 495 [2/2] (2.32ns)   --->   "%this_V_13_load = load i4 %this_V_13"   --->   Operation 495 'load' 'this_V_13_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%this_V_14 = getelementptr i13 %p_ZL7threshs_2_0, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 496 'getelementptr' 'this_V_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 497 [2/2] (2.32ns)   --->   "%this_V_14_load = load i4 %this_V_14"   --->   Operation 497 'load' 'this_V_14_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%this_V_15 = getelementptr i12 %p_ZL7threshs_2_1, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 498 'getelementptr' 'this_V_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 499 [2/2] (2.32ns)   --->   "%this_V_15_load = load i4 %this_V_15"   --->   Operation 499 'load' 'this_V_15_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%this_V_16 = getelementptr i12 %p_ZL7threshs_2_2, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 500 'getelementptr' 'this_V_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 501 [2/2] (2.32ns)   --->   "%this_V_16_load = load i4 %this_V_16"   --->   Operation 501 'load' 'this_V_16_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%this_V_17 = getelementptr i12 %p_ZL7threshs_2_3, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 502 'getelementptr' 'this_V_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 503 [2/2] (2.32ns)   --->   "%this_V_17_load = load i4 %this_V_17"   --->   Operation 503 'load' 'this_V_17_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%this_V_18 = getelementptr i13 %p_ZL7threshs_2_4, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 504 'getelementptr' 'this_V_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 505 [2/2] (2.32ns)   --->   "%this_V_18_load = load i4 %this_V_18"   --->   Operation 505 'load' 'this_V_18_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%this_V_19 = getelementptr i13 %p_ZL7threshs_2_5, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 506 'getelementptr' 'this_V_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 507 [2/2] (2.32ns)   --->   "%this_V_19_load = load i4 %this_V_19"   --->   Operation 507 'load' 'this_V_19_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%this_V_20 = getelementptr i13 %p_ZL7threshs_2_6, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 508 'getelementptr' 'this_V_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 509 [2/2] (2.32ns)   --->   "%this_V_20_load = load i4 %this_V_20"   --->   Operation 509 'load' 'this_V_20_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%this_V_21 = getelementptr i12 %p_ZL7threshs_3_0, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 510 'getelementptr' 'this_V_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 511 [2/2] (2.32ns)   --->   "%this_V_21_load = load i4 %this_V_21"   --->   Operation 511 'load' 'this_V_21_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%this_V_22 = getelementptr i12 %p_ZL7threshs_3_1, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 512 'getelementptr' 'this_V_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 513 [2/2] (2.32ns)   --->   "%this_V_22_load = load i4 %this_V_22"   --->   Operation 513 'load' 'this_V_22_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%this_V_23 = getelementptr i12 %p_ZL7threshs_3_2, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 514 'getelementptr' 'this_V_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 515 [2/2] (2.32ns)   --->   "%this_V_23_load = load i4 %this_V_23"   --->   Operation 515 'load' 'this_V_23_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%this_V_24 = getelementptr i12 %p_ZL7threshs_3_3, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 516 'getelementptr' 'this_V_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 517 [2/2] (2.32ns)   --->   "%this_V_24_load = load i4 %this_V_24"   --->   Operation 517 'load' 'this_V_24_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%this_V_25 = getelementptr i12 %p_ZL7threshs_3_4, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 518 'getelementptr' 'this_V_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 519 [2/2] (2.32ns)   --->   "%this_V_25_load = load i4 %this_V_25"   --->   Operation 519 'load' 'this_V_25_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%this_V_26 = getelementptr i12 %p_ZL7threshs_3_5, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 520 'getelementptr' 'this_V_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 521 [2/2] (2.32ns)   --->   "%this_V_26_load = load i4 %this_V_26"   --->   Operation 521 'load' 'this_V_26_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%this_V_27 = getelementptr i13 %p_ZL7threshs_3_6, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 522 'getelementptr' 'this_V_27' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 523 [2/2] (2.32ns)   --->   "%this_V_27_load = load i4 %this_V_27"   --->   Operation 523 'load' 'this_V_27_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>

State 7 <SV = 6> <Delay = 6.03>
ST_7 : Operation 524 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %accu_V_4, i17 %sext_ln840"   --->   Operation 524 'add' 'add_ln840' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i13 %add_ln840_2"   --->   Operation 525 'sext' 'sext_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_3 = add i17 %sext_ln840_3, i17 %add_ln840"   --->   Operation 526 'add' 'add_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln840_7 = sext i14 %add_ln840_7"   --->   Operation 527 'sext' 'sext_ln840_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%accu_V_8 = add i17 %sext_ln840_7, i17 %add_ln840_3"   --->   Operation 528 'add' 'accu_V_8' <Predicate = (!icmp_ln249)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 529 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_9 = add i17 %accu_V_5, i17 %sext_ln840_8"   --->   Operation 529 'add' 'add_ln840_9' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln840_11 = sext i13 %add_ln840_11"   --->   Operation 530 'sext' 'sext_ln840_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_12 = add i17 %sext_ln840_11, i17 %add_ln840_9"   --->   Operation 531 'add' 'add_ln840_12' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln840_15 = sext i14 %add_ln840_16"   --->   Operation 532 'sext' 'sext_ln840_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%accu_V_9 = add i17 %sext_ln840_15, i17 %add_ln840_12"   --->   Operation 533 'add' 'accu_V_9' <Predicate = (!icmp_ln249)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 534 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_18 = add i17 %accu_V_6, i17 %sext_ln840_16"   --->   Operation 534 'add' 'add_ln840_18' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln840_19 = sext i13 %add_ln840_20"   --->   Operation 535 'sext' 'sext_ln840_19' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_21 = add i17 %sext_ln840_19, i17 %add_ln840_18"   --->   Operation 536 'add' 'add_ln840_21' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln840_23 = sext i14 %add_ln840_25"   --->   Operation 537 'sext' 'sext_ln840_23' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%accu_V_10 = add i17 %sext_ln840_23, i17 %add_ln840_21"   --->   Operation 538 'add' 'accu_V_10' <Predicate = (!icmp_ln249)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 539 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_27 = add i17 %accu_V_7, i17 %sext_ln840_24"   --->   Operation 539 'add' 'add_ln840_27' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln840_27 = sext i13 %add_ln840_29"   --->   Operation 540 'sext' 'sext_ln840_27' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_30 = add i17 %sext_ln840_27, i17 %add_ln840_27"   --->   Operation 541 'add' 'add_ln840_30' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln840_31 = sext i14 %add_ln840_34"   --->   Operation 542 'sext' 'sext_ln840_31' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%accu_V_11 = add i17 %sext_ln840_31, i17 %add_ln840_30"   --->   Operation 543 'add' 'accu_V_11' <Predicate = (!icmp_ln249)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 544 [1/2] (2.32ns)   --->   "%this_V_load = load i4 %this_V"   --->   Operation 544 'load' 'this_V_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_7 : Operation 545 [1/2] (2.32ns)   --->   "%this_V_1_load = load i4 %this_V_1"   --->   Operation 545 'load' 'this_V_1_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 546 [1/2] (2.32ns)   --->   "%this_V_2_load = load i4 %this_V_2"   --->   Operation 546 'load' 'this_V_2_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 547 [1/2] (2.32ns)   --->   "%this_V_3_load = load i4 %this_V_3"   --->   Operation 547 'load' 'this_V_3_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 548 [1/2] (2.32ns)   --->   "%this_V_4_load = load i4 %this_V_4"   --->   Operation 548 'load' 'this_V_4_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 549 [1/2] (2.32ns)   --->   "%this_V_5_load = load i4 %this_V_5"   --->   Operation 549 'load' 'this_V_5_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 550 [1/2] (2.32ns)   --->   "%this_V_6_load = load i4 %this_V_6"   --->   Operation 550 'load' 'this_V_6_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_7 : Operation 551 [1/2] (2.32ns)   --->   "%this_V_7_load = load i4 %this_V_7"   --->   Operation 551 'load' 'this_V_7_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 552 [1/2] (2.32ns)   --->   "%this_V_8_load = load i4 %this_V_8"   --->   Operation 552 'load' 'this_V_8_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 553 [1/2] (2.32ns)   --->   "%this_V_9_load = load i4 %this_V_9"   --->   Operation 553 'load' 'this_V_9_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_7 : Operation 554 [1/2] (2.32ns)   --->   "%this_V_10_load = load i4 %this_V_10"   --->   Operation 554 'load' 'this_V_10_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 555 [1/2] (2.32ns)   --->   "%this_V_11_load = load i4 %this_V_11"   --->   Operation 555 'load' 'this_V_11_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 556 [1/2] (2.32ns)   --->   "%this_V_12_load = load i4 %this_V_12"   --->   Operation 556 'load' 'this_V_12_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 557 [1/2] (2.32ns)   --->   "%this_V_13_load = load i4 %this_V_13"   --->   Operation 557 'load' 'this_V_13_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 558 [1/2] (2.32ns)   --->   "%this_V_14_load = load i4 %this_V_14"   --->   Operation 558 'load' 'this_V_14_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_7 : Operation 559 [1/2] (2.32ns)   --->   "%this_V_15_load = load i4 %this_V_15"   --->   Operation 559 'load' 'this_V_15_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 560 [1/2] (2.32ns)   --->   "%this_V_16_load = load i4 %this_V_16"   --->   Operation 560 'load' 'this_V_16_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 561 [1/2] (2.32ns)   --->   "%this_V_17_load = load i4 %this_V_17"   --->   Operation 561 'load' 'this_V_17_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 562 [1/2] (2.32ns)   --->   "%this_V_18_load = load i4 %this_V_18"   --->   Operation 562 'load' 'this_V_18_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_7 : Operation 563 [1/2] (2.32ns)   --->   "%this_V_19_load = load i4 %this_V_19"   --->   Operation 563 'load' 'this_V_19_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_7 : Operation 564 [1/2] (2.32ns)   --->   "%this_V_20_load = load i4 %this_V_20"   --->   Operation 564 'load' 'this_V_20_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_7 : Operation 565 [1/2] (2.32ns)   --->   "%this_V_21_load = load i4 %this_V_21"   --->   Operation 565 'load' 'this_V_21_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 566 [1/2] (2.32ns)   --->   "%this_V_22_load = load i4 %this_V_22"   --->   Operation 566 'load' 'this_V_22_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 567 [1/2] (2.32ns)   --->   "%this_V_23_load = load i4 %this_V_23"   --->   Operation 567 'load' 'this_V_23_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 568 [1/2] (2.32ns)   --->   "%this_V_24_load = load i4 %this_V_24"   --->   Operation 568 'load' 'this_V_24_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 569 [1/2] (2.32ns)   --->   "%this_V_25_load = load i4 %this_V_25"   --->   Operation 569 'load' 'this_V_25_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 570 [1/2] (2.32ns)   --->   "%this_V_26_load = load i4 %this_V_26"   --->   Operation 570 'load' 'this_V_26_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 14> <ROM>
ST_7 : Operation 571 [1/2] (2.32ns)   --->   "%this_V_27_load = load i4 %this_V_27"   --->   Operation 571 'load' 'this_V_27_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 14> <ROM>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%store_ln249 = store i17 %accu_V_11, i17 %accu_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 572 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%store_ln249 = store i17 %accu_V_10, i17 %accu_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 573 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%store_ln249 = store i17 %accu_V_9, i17 %accu_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 574 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%store_ln249 = store i17 %accu_V_8, i17 %accu_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 575 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 576 'br' 'br_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.17>
ST_8 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1039 = sext i11 %this_V_load"   --->   Operation 577 'sext' 'sext_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 578 [1/1] (2.43ns)   --->   "%icmp_ln1039 = icmp_slt  i17 %accu_V_8, i17 %sext_ln1039"   --->   Operation 578 'icmp' 'icmp_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 579 [1/1] (0.97ns)   --->   "%result_V = xor i1 %icmp_ln1039, i1 1"   --->   Operation 579 'xor' 'result_V' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %result_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 580 'zext' 'zext_ln215' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1039_1 = sext i12 %this_V_1_load"   --->   Operation 581 'sext' 'sext_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 582 [1/1] (2.43ns)   --->   "%icmp_ln1039_1 = icmp_slt  i17 %accu_V_8, i17 %sext_ln1039_1"   --->   Operation 582 'icmp' 'icmp_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 583 [1/1] (0.97ns)   --->   "%xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1"   --->   Operation 583 'xor' 'xor_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i1 %xor_ln1039" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 584 'zext' 'zext_ln218' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1039_2 = sext i12 %this_V_2_load"   --->   Operation 585 'sext' 'sext_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 586 [1/1] (2.43ns)   --->   "%icmp_ln1039_2 = icmp_slt  i17 %accu_V_8, i17 %sext_ln1039_2"   --->   Operation 586 'icmp' 'icmp_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 587 [1/1] (0.97ns)   --->   "%xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1"   --->   Operation 587 'xor' 'xor_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i1 %xor_ln1039_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 588 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1039 = zext i12 %this_V_3_load"   --->   Operation 589 'zext' 'zext_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 590 [1/1] (2.43ns)   --->   "%icmp_ln1039_3 = icmp_slt  i17 %accu_V_8, i17 %zext_ln1039"   --->   Operation 590 'icmp' 'icmp_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_38)   --->   "%xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1"   --->   Operation 591 'xor' 'xor_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_38)   --->   "%zext_ln218_2 = zext i1 %xor_ln1039_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 592 'zext' 'zext_ln218_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln1039_1 = zext i12 %this_V_4_load"   --->   Operation 593 'zext' 'zext_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 594 [1/1] (2.43ns)   --->   "%icmp_ln1039_4 = icmp_slt  i17 %accu_V_8, i17 %zext_ln1039_1"   --->   Operation 594 'icmp' 'icmp_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_38)   --->   "%xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1"   --->   Operation 595 'xor' 'xor_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_38)   --->   "%zext_ln218_3 = zext i1 %xor_ln1039_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 596 'zext' 'zext_ln218_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln1039_2 = zext i12 %this_V_5_load"   --->   Operation 597 'zext' 'zext_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 598 [1/1] (2.43ns)   --->   "%icmp_ln1039_5 = icmp_slt  i17 %accu_V_8, i17 %zext_ln1039_2"   --->   Operation 598 'icmp' 'icmp_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1"   --->   Operation 599 'xor' 'xor_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%zext_ln218_4 = zext i1 %xor_ln1039_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 600 'zext' 'zext_ln218_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln1039_3 = zext i13 %this_V_6_load"   --->   Operation 601 'zext' 'zext_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 602 [1/1] (2.43ns)   --->   "%icmp_ln1039_6 = icmp_slt  i17 %accu_V_8, i17 %zext_ln1039_3"   --->   Operation 602 'icmp' 'icmp_ln1039_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1"   --->   Operation 603 'xor' 'xor_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%zext_ln840 = zext i1 %xor_ln1039_5"   --->   Operation 604 'zext' 'zext_ln840' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_36 = add i2 %zext_ln215, i2 %zext_ln218_1"   --->   Operation 605 'add' 'add_ln840_36' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 606 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_37 = add i2 %add_ln840_36, i2 %zext_ln218"   --->   Operation 606 'add' 'add_ln840_37' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i2 %add_ln840_37"   --->   Operation 607 'zext' 'zext_ln840_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 608 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_38 = add i2 %zext_ln218_2, i2 %zext_ln218_3"   --->   Operation 608 'add' 'add_ln840_38' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln840_2 = zext i2 %add_ln840_38"   --->   Operation 609 'zext' 'zext_ln840_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 610 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_39 = add i2 %zext_ln218_4, i2 %zext_ln840"   --->   Operation 610 'add' 'add_ln840_39' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln840_3 = zext i2 %add_ln840_39"   --->   Operation 611 'zext' 'zext_ln840_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_40 = add i3 %zext_ln840_3, i3 %zext_ln840_2"   --->   Operation 612 'add' 'add_ln840_40' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 613 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_1 = add i3 %add_ln840_40, i3 %zext_ln840_1"   --->   Operation 613 'add' 'result_V_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1039_3 = sext i12 %this_V_7_load"   --->   Operation 614 'sext' 'sext_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (2.43ns)   --->   "%icmp_ln1039_7 = icmp_slt  i17 %accu_V_9, i17 %sext_ln1039_3"   --->   Operation 615 'icmp' 'icmp_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 616 [1/1] (0.97ns)   --->   "%result_V_2 = xor i1 %icmp_ln1039_7, i1 1"   --->   Operation 616 'xor' 'result_V_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %result_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 617 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1039_4 = sext i12 %this_V_8_load"   --->   Operation 618 'sext' 'sext_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (2.43ns)   --->   "%icmp_ln1039_8 = icmp_slt  i17 %accu_V_9, i17 %sext_ln1039_4"   --->   Operation 619 'icmp' 'icmp_ln1039_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 620 [1/1] (0.97ns)   --->   "%xor_ln1039_7 = xor i1 %icmp_ln1039_8, i1 1"   --->   Operation 620 'xor' 'xor_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln218_5 = zext i1 %xor_ln1039_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 621 'zext' 'zext_ln218_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln1039_4 = zext i11 %this_V_9_load"   --->   Operation 622 'zext' 'zext_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (2.43ns)   --->   "%icmp_ln1039_9 = icmp_slt  i17 %accu_V_9, i17 %zext_ln1039_4"   --->   Operation 623 'icmp' 'icmp_ln1039_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (0.97ns)   --->   "%xor_ln1039_8 = xor i1 %icmp_ln1039_9, i1 1"   --->   Operation 624 'xor' 'xor_ln1039_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln218_6 = zext i1 %xor_ln1039_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 625 'zext' 'zext_ln218_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1039_5 = zext i12 %this_V_10_load"   --->   Operation 626 'zext' 'zext_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (2.43ns)   --->   "%icmp_ln1039_10 = icmp_slt  i17 %accu_V_9, i17 %zext_ln1039_5"   --->   Operation 627 'icmp' 'icmp_ln1039_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_44)   --->   "%xor_ln1039_9 = xor i1 %icmp_ln1039_10, i1 1"   --->   Operation 628 'xor' 'xor_ln1039_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_44)   --->   "%zext_ln218_7 = zext i1 %xor_ln1039_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 629 'zext' 'zext_ln218_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln1039_6 = zext i12 %this_V_11_load"   --->   Operation 630 'zext' 'zext_ln1039_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (2.43ns)   --->   "%icmp_ln1039_11 = icmp_slt  i17 %accu_V_9, i17 %zext_ln1039_6"   --->   Operation 631 'icmp' 'icmp_ln1039_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_44)   --->   "%xor_ln1039_10 = xor i1 %icmp_ln1039_11, i1 1"   --->   Operation 632 'xor' 'xor_ln1039_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_44)   --->   "%zext_ln218_8 = zext i1 %xor_ln1039_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 633 'zext' 'zext_ln218_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln1039_7 = zext i12 %this_V_12_load"   --->   Operation 634 'zext' 'zext_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (2.43ns)   --->   "%icmp_ln1039_12 = icmp_slt  i17 %accu_V_9, i17 %zext_ln1039_7"   --->   Operation 635 'icmp' 'icmp_ln1039_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_45)   --->   "%xor_ln1039_11 = xor i1 %icmp_ln1039_12, i1 1"   --->   Operation 636 'xor' 'xor_ln1039_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_45)   --->   "%zext_ln218_9 = zext i1 %xor_ln1039_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 637 'zext' 'zext_ln218_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1039_8 = zext i12 %this_V_13_load"   --->   Operation 638 'zext' 'zext_ln1039_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (2.43ns)   --->   "%icmp_ln1039_13 = icmp_slt  i17 %accu_V_9, i17 %zext_ln1039_8"   --->   Operation 639 'icmp' 'icmp_ln1039_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_45)   --->   "%xor_ln1039_12 = xor i1 %icmp_ln1039_13, i1 1"   --->   Operation 640 'xor' 'xor_ln1039_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_45)   --->   "%zext_ln840_4 = zext i1 %xor_ln1039_12"   --->   Operation 641 'zext' 'zext_ln840_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_42 = add i2 %zext_ln215_1, i2 %zext_ln218_6"   --->   Operation 642 'add' 'add_ln840_42' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 643 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_43 = add i2 %add_ln840_42, i2 %zext_ln218_5"   --->   Operation 643 'add' 'add_ln840_43' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln840_5 = zext i2 %add_ln840_43"   --->   Operation 644 'zext' 'zext_ln840_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_44 = add i2 %zext_ln218_7, i2 %zext_ln218_8"   --->   Operation 645 'add' 'add_ln840_44' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln840_6 = zext i2 %add_ln840_44"   --->   Operation 646 'zext' 'zext_ln840_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_45 = add i2 %zext_ln218_9, i2 %zext_ln840_4"   --->   Operation 647 'add' 'add_ln840_45' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln840_7 = zext i2 %add_ln840_45"   --->   Operation 648 'zext' 'zext_ln840_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_46 = add i3 %zext_ln840_7, i3 %zext_ln840_6"   --->   Operation 649 'add' 'add_ln840_46' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 650 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_3 = add i3 %add_ln840_46, i3 %zext_ln840_5"   --->   Operation 650 'add' 'result_V_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1039_5 = sext i13 %this_V_14_load"   --->   Operation 651 'sext' 'sext_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (2.43ns)   --->   "%icmp_ln1039_14 = icmp_slt  i17 %accu_V_10, i17 %sext_ln1039_5"   --->   Operation 652 'icmp' 'icmp_ln1039_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [1/1] (0.97ns)   --->   "%result_V_4 = xor i1 %icmp_ln1039_14, i1 1"   --->   Operation 653 'xor' 'result_V_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i1 %result_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 654 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln1039_9 = zext i12 %this_V_15_load"   --->   Operation 655 'zext' 'zext_ln1039_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (2.43ns)   --->   "%icmp_ln1039_15 = icmp_slt  i17 %accu_V_10, i17 %zext_ln1039_9"   --->   Operation 656 'icmp' 'icmp_ln1039_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.97ns)   --->   "%xor_ln1039_14 = xor i1 %icmp_ln1039_15, i1 1"   --->   Operation 657 'xor' 'xor_ln1039_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln218_10 = zext i1 %xor_ln1039_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 658 'zext' 'zext_ln218_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1039_10 = zext i12 %this_V_16_load"   --->   Operation 659 'zext' 'zext_ln1039_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (2.43ns)   --->   "%icmp_ln1039_16 = icmp_slt  i17 %accu_V_10, i17 %zext_ln1039_10"   --->   Operation 660 'icmp' 'icmp_ln1039_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/1] (0.97ns)   --->   "%xor_ln1039_15 = xor i1 %icmp_ln1039_16, i1 1"   --->   Operation 661 'xor' 'xor_ln1039_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln218_11 = zext i1 %xor_ln1039_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 662 'zext' 'zext_ln218_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln1039_11 = zext i12 %this_V_17_load"   --->   Operation 663 'zext' 'zext_ln1039_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (2.43ns)   --->   "%icmp_ln1039_17 = icmp_slt  i17 %accu_V_10, i17 %zext_ln1039_11"   --->   Operation 664 'icmp' 'icmp_ln1039_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%xor_ln1039_16 = xor i1 %icmp_ln1039_17, i1 1"   --->   Operation 665 'xor' 'xor_ln1039_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%zext_ln218_12 = zext i1 %xor_ln1039_16" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 666 'zext' 'zext_ln218_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln1039_12 = zext i13 %this_V_18_load"   --->   Operation 667 'zext' 'zext_ln1039_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 668 [1/1] (2.43ns)   --->   "%icmp_ln1039_18 = icmp_slt  i17 %accu_V_10, i17 %zext_ln1039_12"   --->   Operation 668 'icmp' 'icmp_ln1039_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%xor_ln1039_17 = xor i1 %icmp_ln1039_18, i1 1"   --->   Operation 669 'xor' 'xor_ln1039_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%zext_ln218_13 = zext i1 %xor_ln1039_17" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 670 'zext' 'zext_ln218_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln1039_13 = zext i13 %this_V_19_load"   --->   Operation 671 'zext' 'zext_ln1039_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (2.43ns)   --->   "%icmp_ln1039_19 = icmp_slt  i17 %accu_V_10, i17 %zext_ln1039_13"   --->   Operation 672 'icmp' 'icmp_ln1039_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%xor_ln1039_18 = xor i1 %icmp_ln1039_19, i1 1"   --->   Operation 673 'xor' 'xor_ln1039_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%zext_ln218_14 = zext i1 %xor_ln1039_18" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 674 'zext' 'zext_ln218_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln1039_14 = zext i13 %this_V_20_load"   --->   Operation 675 'zext' 'zext_ln1039_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 676 [1/1] (2.43ns)   --->   "%icmp_ln1039_20 = icmp_slt  i17 %accu_V_10, i17 %zext_ln1039_14"   --->   Operation 676 'icmp' 'icmp_ln1039_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%xor_ln1039_19 = xor i1 %icmp_ln1039_20, i1 1"   --->   Operation 677 'xor' 'xor_ln1039_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%zext_ln840_8 = zext i1 %xor_ln1039_19"   --->   Operation 678 'zext' 'zext_ln840_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_48 = add i2 %zext_ln215_2, i2 %zext_ln218_11"   --->   Operation 679 'add' 'add_ln840_48' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 680 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_49 = add i2 %add_ln840_48, i2 %zext_ln218_10"   --->   Operation 680 'add' 'add_ln840_49' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln840_9 = zext i2 %add_ln840_49"   --->   Operation 681 'zext' 'zext_ln840_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_50 = add i2 %zext_ln218_12, i2 %zext_ln218_13"   --->   Operation 682 'add' 'add_ln840_50' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln840_10 = zext i2 %add_ln840_50"   --->   Operation 683 'zext' 'zext_ln840_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 684 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_51 = add i2 %zext_ln218_14, i2 %zext_ln840_8"   --->   Operation 684 'add' 'add_ln840_51' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln840_11 = zext i2 %add_ln840_51"   --->   Operation 685 'zext' 'zext_ln840_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_52 = add i3 %zext_ln840_11, i3 %zext_ln840_10"   --->   Operation 686 'add' 'add_ln840_52' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 687 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_5 = add i3 %add_ln840_52, i3 %zext_ln840_9"   --->   Operation 687 'add' 'result_V_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1039_6 = sext i12 %this_V_21_load"   --->   Operation 688 'sext' 'sext_ln1039_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 689 [1/1] (2.43ns)   --->   "%icmp_ln1039_21 = icmp_slt  i17 %accu_V_11, i17 %sext_ln1039_6"   --->   Operation 689 'icmp' 'icmp_ln1039_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [1/1] (0.97ns)   --->   "%result_V_6 = xor i1 %icmp_ln1039_21, i1 1"   --->   Operation 690 'xor' 'result_V_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i1 %result_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 691 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1039_7 = sext i12 %this_V_22_load"   --->   Operation 692 'sext' 'sext_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 693 [1/1] (2.43ns)   --->   "%icmp_ln1039_22 = icmp_slt  i17 %accu_V_11, i17 %sext_ln1039_7"   --->   Operation 693 'icmp' 'icmp_ln1039_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [1/1] (0.97ns)   --->   "%xor_ln1039_21 = xor i1 %icmp_ln1039_22, i1 1"   --->   Operation 694 'xor' 'xor_ln1039_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln218_15 = zext i1 %xor_ln1039_21" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 695 'zext' 'zext_ln218_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln1039_15 = zext i12 %this_V_23_load"   --->   Operation 696 'zext' 'zext_ln1039_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 697 [1/1] (2.43ns)   --->   "%icmp_ln1039_23 = icmp_slt  i17 %accu_V_11, i17 %zext_ln1039_15"   --->   Operation 697 'icmp' 'icmp_ln1039_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [1/1] (0.97ns)   --->   "%xor_ln1039_22 = xor i1 %icmp_ln1039_23, i1 1"   --->   Operation 698 'xor' 'xor_ln1039_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln218_16 = zext i1 %xor_ln1039_22" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 699 'zext' 'zext_ln218_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln1039_16 = zext i12 %this_V_24_load"   --->   Operation 700 'zext' 'zext_ln1039_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 701 [1/1] (2.43ns)   --->   "%icmp_ln1039_24 = icmp_slt  i17 %accu_V_11, i17 %zext_ln1039_16"   --->   Operation 701 'icmp' 'icmp_ln1039_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_56)   --->   "%xor_ln1039_23 = xor i1 %icmp_ln1039_24, i1 1"   --->   Operation 702 'xor' 'xor_ln1039_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_56)   --->   "%zext_ln218_17 = zext i1 %xor_ln1039_23" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 703 'zext' 'zext_ln218_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln1039_17 = zext i12 %this_V_25_load"   --->   Operation 704 'zext' 'zext_ln1039_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 705 [1/1] (2.43ns)   --->   "%icmp_ln1039_25 = icmp_slt  i17 %accu_V_11, i17 %zext_ln1039_17"   --->   Operation 705 'icmp' 'icmp_ln1039_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_56)   --->   "%xor_ln1039_24 = xor i1 %icmp_ln1039_25, i1 1"   --->   Operation 706 'xor' 'xor_ln1039_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_56)   --->   "%zext_ln218_18 = zext i1 %xor_ln1039_24" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 707 'zext' 'zext_ln218_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1039_18 = zext i12 %this_V_26_load"   --->   Operation 708 'zext' 'zext_ln1039_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 709 [1/1] (2.43ns)   --->   "%icmp_ln1039_26 = icmp_slt  i17 %accu_V_11, i17 %zext_ln1039_18"   --->   Operation 709 'icmp' 'icmp_ln1039_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_57)   --->   "%xor_ln1039_25 = xor i1 %icmp_ln1039_26, i1 1"   --->   Operation 710 'xor' 'xor_ln1039_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_57)   --->   "%zext_ln218_19 = zext i1 %xor_ln1039_25" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 711 'zext' 'zext_ln218_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln1039_19 = zext i13 %this_V_27_load"   --->   Operation 712 'zext' 'zext_ln1039_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 713 [1/1] (2.43ns)   --->   "%icmp_ln1039_27 = icmp_slt  i17 %accu_V_11, i17 %zext_ln1039_19"   --->   Operation 713 'icmp' 'icmp_ln1039_27' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_57)   --->   "%xor_ln1039_26 = xor i1 %icmp_ln1039_27, i1 1"   --->   Operation 714 'xor' 'xor_ln1039_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_57)   --->   "%zext_ln840_12 = zext i1 %xor_ln1039_26"   --->   Operation 715 'zext' 'zext_ln840_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_54 = add i2 %zext_ln215_3, i2 %zext_ln218_16"   --->   Operation 716 'add' 'add_ln840_54' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 717 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_55 = add i2 %add_ln840_54, i2 %zext_ln218_15"   --->   Operation 717 'add' 'add_ln840_55' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln840_13 = zext i2 %add_ln840_55"   --->   Operation 718 'zext' 'zext_ln840_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 719 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_56 = add i2 %zext_ln218_17, i2 %zext_ln218_18"   --->   Operation 719 'add' 'add_ln840_56' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln840_14 = zext i2 %add_ln840_56"   --->   Operation 720 'zext' 'zext_ln840_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 721 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_57 = add i2 %zext_ln218_19, i2 %zext_ln840_12"   --->   Operation 721 'add' 'add_ln840_57' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln840_15 = zext i2 %add_ln840_57"   --->   Operation 722 'zext' 'zext_ln840_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_58 = add i3 %zext_ln840_15, i3 %zext_ln840_14"   --->   Operation 723 'add' 'add_ln840_58' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 724 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_7 = add i3 %add_ln840_58, i3 %zext_ln840_13"   --->   Operation 724 'add' 'result_V_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 725 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3, i3 %result_V_7, i3 %result_V_5, i3 %result_V_3, i3 %result_V_1"   --->   Operation 725 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i12 %p_Result_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 726 'zext' 'zext_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 727 [1/1] (0.00ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_V, i16 %zext_ln298" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 727 'write' 'write_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc90" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 728 'br' 'br_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 729 [1/1] (0.00ns)   --->   "%ret_ln308 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:308]   --->   Operation 729 'ret' 'ret_ln308' <Predicate = (icmp_ln249)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.59ns
The critical path consists of the following:
	'alloca' operation ('nf') [70]  (0 ns)
	'load' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) on local variable 'nf' [81]  (0 ns)
	'add' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [677]  (2.55 ns)
	'icmp' operation ('icmp_ln302', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [678]  (2.47 ns)
	'select' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [679]  (0.698 ns)
	'store' operation ('store_ln306', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306) of variable 'nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302 on local variable 'nf' [680]  (1.59 ns)
	blocking operation 0.28 ns on control path)

 <State 2>: 1.05ns
The critical path consists of the following:
	'phi' operation ('inputBuf.V') with incoming values : ('tmp', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261) ('inElem', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255) [229]  (0 ns)
	'mul' operation of DSP[300] ('ret.V') [252]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[300] ('ret.V') [252]  (1.05 ns)

 <State 4>: 6.27ns
The critical path consists of the following:
	'mul' operation ('ret.V') [277]  (4.17 ns)
	'add' operation of DSP[295] ('add_ln840_1') [295]  (2.1 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[295] ('add_ln840_1') [295]  (2.1 ns)
	'add' operation of DSP[297] ('add_ln840_2') [297]  (2.1 ns)

 <State 6>: 3.78ns
The critical path consists of the following:
	'add' operation of DSP[304] ('add_ln840_6') [304]  (2.1 ns)
	'add' operation ('add_ln840_7') [306]  (1.68 ns)

 <State 7>: 6.03ns
The critical path consists of the following:
	'add' operation of DSP[447] ('add_ln840_27') [447]  (2.1 ns)
	'add' operation ('add_ln840_30') [452]  (0 ns)
	'add' operation ('accu.V') [461]  (3.93 ns)
	'store' operation ('store_ln249', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249) of variable 'accu.V' on local variable 'accu.V' [684]  (0 ns)

 <State 8>: 8.17ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1039') [473]  (2.43 ns)
	'xor' operation ('result.V') [474]  (0.978 ns)
	'add' operation ('add_ln840_36') [512]  (0 ns)
	'add' operation ('add_ln840_37') [513]  (2.07 ns)
	'add' operation ('result.V') [520]  (2.69 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
