module main ();

reg A = 0;
wire B;
wire C;

B = 1;
A <= C;

submod adder my_adder (
    .in_1(A),
    .in_2(B),
    .out(C)
);

TERMINATE A == 10;