
*** Running vivado
    with args -log lab4_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab4_2.tcl -notrace
Command: synth_design -top lab4_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 769.387 ; gain = 235.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab4_2' [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:1]
	Parameter INITIAL bound to: 3'b000 
	Parameter COUNTING bound to: 3'b001 
	Parameter FAIL bound to: 3'b010 
	Parameter SUCCESS bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/clock_divider.v:1]
	Parameter n bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/one_pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (3#1) [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/one_pulse.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:175]
WARNING: [Synth 8-5788] Register count_num_reg in module lab4_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:456]
WARNING: [Synth 8-5788] Register count_fail_success_reg in module lab4_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:468]
INFO: [Synth 8-6155] done synthesizing module 'lab4_2' (4#1) [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 842.098 ; gain = 307.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 845.055 ; gain = 310.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 845.055 ; gain = 310.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 845.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/verilog402/verilog402.srcs/constrs_1/new/lab4_2.xdc]
Finished Parsing XDC File [C:/Users/user/verilog402/verilog402.srcs/constrs_1/new/lab4_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/verilog402/verilog402.srcs/constrs_1/new/lab4_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 964.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 964.109 ; gain = 429.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 964.109 ; gain = 429.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 964.109 ; gain = 429.824
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/verilog402/verilog402.srcs/sources_1/imports/lab4/lab4_2.v:476]
INFO: [Synth 8-802] inferred FSM for state register 'DIGIT_reg' in module 'lab4_2'
INFO: [Synth 8-5587] ROM size for "DISPLAY" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DISPLAY" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DISPLAY" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DISPLAY" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DISPLAY" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "DIGIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 964.109 ; gain = 429.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dir_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dir_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'led_reg[0]' (FDPE) to 'led_reg[1]'
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (FDPE) to 'led_reg[2]'
INFO: [Synth 8-3886] merging instance 'led_reg[2]' (FDPE) to 'led_reg[3]'
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (FDPE) to 'led_reg[4]'
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (FDPE) to 'led_reg[5]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (FDPE) to 'led_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (FDPE) to 'led_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_reg[7]' (FDPE) to 'led_reg[8]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDPE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (FDPE) to 'led_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FDPE) to 'led_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_reg[11]' (FDPE) to 'led_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FDPE) to 'led_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (FDPE) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[14]' (FDPE) to 'led_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 964.109 ; gain = 429.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 964.109 ; gain = 429.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1074.164 ; gain = 539.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:11 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   638|
|3     |LUT1   |   111|
|4     |LUT2   |   962|
|5     |LUT3   |   976|
|6     |LUT4   |   714|
|7     |LUT5   |   297|
|8     |LUT6   |   793|
|9     |FDCE   |    70|
|10    |FDPE   |     2|
|11    |FDRE   |   119|
|12    |IBUF   |    10|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  4720|
|2     |  a1     |debounce      |     6|
|3     |  a2     |debounce_0    |     6|
|4     |  a3     |debounce_1    |     6|
|5     |  a4     |debounce_2    |     6|
|6     |  a5     |debounce_3    |     6|
|7     |  b1     |one_pulse     |    40|
|8     |  b2     |one_pulse_4   |     2|
|9     |  b3     |one_pulse_5   |    36|
|10    |  b4     |one_pulse_6   |     2|
|11    |  b5     |one_pulse_7   |     3|
|12    |  clk_d  |clock_divider |    20|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1084.688 ; gain = 550.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:14 . Memory (MB): peak = 1084.688 ; gain = 431.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1084.688 ; gain = 550.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1096.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab4_2' is not ideal for floorplanning, since the cellview 'lab4_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1096.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1096.586 ; gain = 803.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1096.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog402/verilog402.runs/synth_1/lab4_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab4_2_utilization_synth.rpt -pb lab4_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 17:15:25 2023...
