Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 14 16:44:04 2021
| Host         : DESKTOP-N9U4OV8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file single_display_control_sets_placed.rpt
| Design       : single_display
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           46 |
| Yes          | No                    | No                     |              27 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |         1.00 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              4 |         4.00 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                3 |              5 |         1.67 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |         2.50 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                4 |              5 |         1.25 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                2 |              5 |         2.50 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |         3.00 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                2 |              8 |         4.00 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                4 |              9 |         2.25 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG         | CPU/ins1/E[0]                                         |                                                       |                5 |              9 |         1.80 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                4 |             10 |         2.50 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                4 |             10 |         2.50 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                4 |             11 |         2.75 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG         |                                                       | p_0_in0                                               |               20 |             39 |         1.95 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               35 |             82 |         2.34 |
|  clk_IBUF_BUFG         | CPU/ins1/p_0_in                                       |                                                       |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG         | CPU/ins1/memory_reg_r1_0_31_6_11_i_8_1                |                                                       |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG         | CPU/ins1/memory_reg_r1_0_31_6_11_i_8_0                |                                                       |               32 |            128 |         4.00 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


