# FPGA-Calculator
Using terasic's DE-10Lite FPGA, this verilog code acts as a calculator, summing together two 4-bit binary numbers and displaying the sum on a 7-segment number display in decimal.

## our design
![alt text](https://github.com/Abram1111/calculatro/blob/main/WhatsApp%20Image%202022-06-02%20at%2011.57.12%20PM.jpeg)
## hardware simulation
![alt text](https://github.com/Abram1111/calculatro/blob/main/WhatsApp%20Image%202022-06-08%20at%2010.00.19%20AM.jpeg)
## verilog simulation
![alt text](https://github.com/Abram1111/calculatro/blob/main/Screenshot%20(97).png)
## DE-10Lite Pin Configuration

![alt text](https://github.com/Abram1111/calculatro/blob/main/Screenshot%20(95).png)
## simulation
![alt text](https://github.com/Abram1111/calculatro/blob/main/Screenshot%20(96).png)
## final block
![alt text](https://github.com/Abram1111/calculatro/blob/main/Screenshot%202022-06-08%20080038.png)
