#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 19 13:15:16 2023
# Process ID: 34388
# Current directory: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17280 C:\Users\choprak\ECE212_Chopra_Hill\Lab03\Lab03\Lab03.xpr
# Log file: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/vivado.log
# Journal file: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.062 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
file mkdir C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.srcs/constrs_1
file mkdir C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.srcs/constrs_1/new
close [ open C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.srcs/constrs_1/new/Lab3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.srcs/constrs_1/new/Lab3_constraints.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 13:36:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 13:36:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
add_files -norecurse {C:/Users/choprak/Desktop/counter.sv C:/Users/choprak/Desktop/sevenseg_ext_n.sv C:/Users/choprak/Desktop/mux8.sv C:/Users/choprak/Desktop/dec_3_8_n.sv C:/Users/choprak/Desktop/period_enb.sv}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 13:44:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 13:44:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1370.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2062.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2062.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2206.387 ; gain = 1098.324
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.152 ; gain = 0.660
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2392A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292AE2392A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 13:57:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 13:57:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3842.586 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2392A
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 14:06:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 14:06:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 14:18:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 14:18:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 14:22:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 14:22:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 14:27:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 14:27:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 14:50:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 14:50:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 19 14:56:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/synth_1/runme.log
[Thu Oct 19 14:56:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3868.465 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2392A
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab03/Lab03/Lab03.runs/impl_1/lab03_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 15:05:26 2023...
