Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/19.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Test_Project -c Test_Project --vector_source="C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/Waveform.vwf" --testbench_file="C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun May 17 14:34:50 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Test_Project -c Test_Project --vector_source="C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/Waveform.vwf" --testbench_file="C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/Waveform.vwf.vt"
Info (119006): Selected device 10M50DAF484C7G for design "Test_Project"
Info (15535): Implemented PLL "altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/db/altpll0_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/db/altpll0_altpll.v Line: 44
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/" Test_Project -c Test_Project

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun May 17 14:34:52 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/" Test_Project -c Test_Project
Info (119006): Selected device 10M50DAF484C7G for design "Test_Project"
Info (15535): Implemented PLL "altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/db/altpll0_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/db/altpll0_altpll.v Line: 44
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Test_Project.vo in folder "C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Sun May 17 14:34:54 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/Test_Project.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/19.1/modelsim_ase/win32aloem//vsim -c -do Test_Project.do

Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Test_Project.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:55 on May 17,2020
# vlog -work work Test_Project.vo 
# -- Compiling module Test_Project

# 
# Top level modules:
# 	Test_Project
# End time: 14:34:56 on May 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:56 on May 17,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Test_Project_vlg_vec_tst
# 
# Top level modules:
# 	Test_Project_vlg_vec_tst
# End time: 14:34:56 on May 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Test_Project_vlg_vec_tst 
# Start time: 14:34:56 on May 17,2020
# Loading work.Test_Project_vlg_vec_tst
# Loading work.Test_Project
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_pll
# Loading fiftyfivenm_ver.fiftyfivenm_m_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_n_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_scale_cntr
# after#25
#  Note : Fiftyfivenm PLL locked to incoming clock
# Time: 90000  Instance: Test_Project_vlg_vec_tst.i1.\inst|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /Test_Project_vlg_vec_tst

# End time: 14:34:56 on May 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/Waveform.vwf...

Reading C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/Test_Project.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim/Test_Project_20200517143457.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.