#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 24 01:32:32 2023
# Process ID: 8752
# Current directory: E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1
# Command line: vivado.exe -log design_1_conversion_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conversion_wrapper.tcl
# Log file: E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/design_1_conversion_wrapper.vds
# Journal file: E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_conversion_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_conversion_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 804.832 ; gain = 177.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_conversion_wrapper' [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/hdl/design_1_conversion_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1_conversion' declared at 'E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/synth/design_1_conversion.vhd:14' bound to instance 'design_1_conversion_i' of component 'design_1_conversion' [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/hdl/design_1_conversion_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'design_1_conversion' [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/synth/design_1_conversion.vhd:30]
INFO: [Synth 8-3491] module 'design_1_conversion_fifo_generator_0_0' declared at 'E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/.Xil/Vivado-8752-DESKTOP-1JLH29I/realtime/design_1_conversion_fifo_generator_0_0_stub.vhdl:5' bound to instance 'fifo_generator_0' of component 'design_1_conversion_fifo_generator_0_0' [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/synth/design_1_conversion.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_conversion_fifo_generator_0_0' [E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/.Xil/Vivado-8752-DESKTOP-1JLH29I/realtime/design_1_conversion_fifo_generator_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_conversion_width_conv_AI_0_0' declared at 'E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/.Xil/Vivado-8752-DESKTOP-1JLH29I/realtime/design_1_conversion_width_conv_AI_0_0_stub.vhdl:5' bound to instance 'width_conv_AI_0' of component 'design_1_conversion_width_conv_AI_0_0' [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/synth/design_1_conversion.vhd:111]
INFO: [Synth 8-638] synthesizing module 'design_1_conversion_width_conv_AI_0_0' [E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/.Xil/Vivado-8752-DESKTOP-1JLH29I/realtime/design_1_conversion_width_conv_AI_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_conversion_xlconstant_1_0' declared at 'e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_xlconstant_1_0/synth/design_1_conversion_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'design_1_conversion_xlconstant_1_0' [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/synth/design_1_conversion.vhd:120]
INFO: [Synth 8-6157] synthesizing module 'design_1_conversion_xlconstant_1_0' [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_xlconstant_1_0/synth/design_1_conversion_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conversion_xlconstant_1_0' (2#1) [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_xlconstant_1_0/synth/design_1_conversion_xlconstant_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_conversion' (3#1) [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/synth/design_1_conversion.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_conversion_wrapper' (4#1) [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/hdl/design_1_conversion_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.168 ; gain = 245.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.168 ; gain = 245.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.168 ; gain = 245.742
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_width_conv_AI_0_0/design_1_conversion_width_conv_AI_0_0/design_1_conversion_width_conv_AI_0_0_in_context.xdc] for cell 'design_1_conversion_i/width_conv_AI_0'
Finished Parsing XDC File [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_width_conv_AI_0_0/design_1_conversion_width_conv_AI_0_0/design_1_conversion_width_conv_AI_0_0_in_context.xdc] for cell 'design_1_conversion_i/width_conv_AI_0'
Parsing XDC File [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_fifo_generator_0_0/design_1_conversion_fifo_generator_0_0/design_1_conversion_fifo_generator_0_0_in_context.xdc] for cell 'design_1_conversion_i/fifo_generator_0'
Finished Parsing XDC File [e:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/sources_1/bd/design_1_conversion/ip/design_1_conversion_fifo_generator_0_0/design_1_conversion_fifo_generator_0_0/design_1_conversion_fifo_generator_0_0_in_context.xdc] for cell 'design_1_conversion_i/fifo_generator_0'
Parsing XDC File [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/constrs_1/new/timing_def.xdc]
Finished Parsing XDC File [E:/project_Data_Width_Converter/project_Data_Width_Converter.srcs/constrs_1/new/timing_def.xdc]
Parsing XDC File [E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 905.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 905.703 ; gain = 278.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 905.703 ; gain = 278.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_conversion_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_conversion_i/width_conv_AI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_conversion_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_conversion_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 905.703 ; gain = 278.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 905.703 ; gain = 278.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 905.703 ; gain = 278.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 942.270 ; gain = 314.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 942.344 ; gain = 314.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 952.004 ; gain = 324.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |design_1_conversion_fifo_generator_0_0 |         1|
|2     |design_1_conversion_width_conv_AI_0_0  |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |design_1_conversion_fifo_generator_0_0_bbox_0 |     1|
|2     |design_1_conversion_width_conv_AI_0_0_bbox_1  |     1|
|3     |IBUF                                          |    24|
|4     |OBUF                                          |    65|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+------------------------+-----------------------------------+------+
|      |Instance                |Module                             |Cells |
+------+------------------------+-----------------------------------+------+
|1     |top                     |                                   |   223|
|2     |  design_1_conversion_i |design_1_conversion                |   134|
|3     |    xlconstant_1        |design_1_conversion_xlconstant_1_0 |     0|
+------+------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 967.766 ; gain = 340.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 967.766 ; gain = 307.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 967.766 ; gain = 340.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 984.855 ; gain = 597.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project_Data_Width_Converter/project_Data_Width_Converter.runs/synth_1/design_1_conversion_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conversion_wrapper_utilization_synth.rpt -pb design_1_conversion_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 01:33:05 2023...
