// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_HH_
#define _dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_325_4_1_1.h"
#include "myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1.h"
#include "dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_outidx.h"
#include "dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_w11_V.h"

namespace ap_rtl {

struct dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s : public sc_module {
    // Port declarations 48
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<4> > data_0_V_read;
    sc_in< sc_lv<4> > data_1_V_read;
    sc_in< sc_lv<4> > data_2_V_read;
    sc_in< sc_lv<4> > data_3_V_read;
    sc_in< sc_lv<4> > data_4_V_read;
    sc_in< sc_lv<4> > data_5_V_read;
    sc_in< sc_lv<4> > data_6_V_read;
    sc_in< sc_lv<4> > data_7_V_read;
    sc_in< sc_lv<4> > data_8_V_read;
    sc_in< sc_lv<4> > data_9_V_read;
    sc_in< sc_lv<4> > data_10_V_read;
    sc_in< sc_lv<4> > data_11_V_read;
    sc_in< sc_lv<4> > data_12_V_read;
    sc_in< sc_lv<4> > data_13_V_read;
    sc_in< sc_lv<4> > data_14_V_read;
    sc_in< sc_lv<4> > data_15_V_read;
    sc_in< sc_lv<4> > data_16_V_read;
    sc_in< sc_lv<4> > data_17_V_read;
    sc_in< sc_lv<4> > data_18_V_read;
    sc_in< sc_lv<4> > data_19_V_read;
    sc_in< sc_lv<4> > data_20_V_read;
    sc_in< sc_lv<4> > data_21_V_read;
    sc_in< sc_lv<4> > data_22_V_read;
    sc_in< sc_lv<4> > data_23_V_read;
    sc_in< sc_lv<4> > data_24_V_read;
    sc_in< sc_lv<4> > data_25_V_read;
    sc_in< sc_lv<4> > data_26_V_read;
    sc_in< sc_lv<4> > data_27_V_read;
    sc_in< sc_lv<4> > data_28_V_read;
    sc_in< sc_lv<4> > data_29_V_read;
    sc_in< sc_lv<4> > data_30_V_read;
    sc_in< sc_lv<4> > data_31_V_read;
    sc_out< sc_lv<14> > ap_return_0;
    sc_out< sc_lv<14> > ap_return_1;
    sc_out< sc_lv<14> > ap_return_2;
    sc_out< sc_lv<14> > ap_return_3;
    sc_out< sc_lv<14> > ap_return_4;
    sc_out< sc_lv<14> > ap_return_5;
    sc_out< sc_lv<14> > ap_return_6;
    sc_out< sc_lv<14> > ap_return_7;
    sc_out< sc_lv<14> > ap_return_8;
    sc_out< sc_lv<14> > ap_return_9;


    // Module declarations
    dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s(sc_module_name name);
    SC_HAS_PROCESS(dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s);

    ~dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_outidx* outidx_U;
    dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_w11_V* w11_V_U;
    myproject_axi_mux_325_4_1_1<1,1,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,5,4>* myproject_axi_mux_325_4_1_1_U2325;
    myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1<1,3,4,4,14,14>* myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2326;
    myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1<1,3,4,4,14,14>* myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2327;
    myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1<1,3,4,4,14,14>* myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2328;
    myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1<1,3,4,4,14,14>* myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2329;
    myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1<1,3,4,4,14,14>* myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2330;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln135_fu_1455_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > outidx_address0;
    sc_signal< sc_logic > outidx_ce0;
    sc_signal< sc_lv<1> > outidx_q0;
    sc_signal< sc_lv<6> > w11_V_address0;
    sc_signal< sc_logic > w11_V_ce0;
    sc_signal< sc_lv<20> > w11_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_372;
    sc_signal< sc_lv<4> > data_0_V_read39_rewind_reg_388;
    sc_signal< sc_lv<4> > data_1_V_read40_rewind_reg_402;
    sc_signal< sc_lv<4> > data_2_V_read41_rewind_reg_416;
    sc_signal< sc_lv<4> > data_3_V_read42_rewind_reg_430;
    sc_signal< sc_lv<4> > data_4_V_read43_rewind_reg_444;
    sc_signal< sc_lv<4> > data_5_V_read44_rewind_reg_458;
    sc_signal< sc_lv<4> > data_6_V_read45_rewind_reg_472;
    sc_signal< sc_lv<4> > data_7_V_read46_rewind_reg_486;
    sc_signal< sc_lv<4> > data_8_V_read47_rewind_reg_500;
    sc_signal< sc_lv<4> > data_9_V_read48_rewind_reg_514;
    sc_signal< sc_lv<4> > data_10_V_read49_rewind_reg_528;
    sc_signal< sc_lv<4> > data_11_V_read50_rewind_reg_542;
    sc_signal< sc_lv<4> > data_12_V_read51_rewind_reg_556;
    sc_signal< sc_lv<4> > data_13_V_read52_rewind_reg_570;
    sc_signal< sc_lv<4> > data_14_V_read53_rewind_reg_584;
    sc_signal< sc_lv<4> > data_15_V_read54_rewind_reg_598;
    sc_signal< sc_lv<4> > data_16_V_read55_rewind_reg_612;
    sc_signal< sc_lv<4> > data_17_V_read56_rewind_reg_626;
    sc_signal< sc_lv<4> > data_18_V_read57_rewind_reg_640;
    sc_signal< sc_lv<4> > data_19_V_read58_rewind_reg_654;
    sc_signal< sc_lv<4> > data_20_V_read59_rewind_reg_668;
    sc_signal< sc_lv<4> > data_21_V_read60_rewind_reg_682;
    sc_signal< sc_lv<4> > data_22_V_read61_rewind_reg_696;
    sc_signal< sc_lv<4> > data_23_V_read62_rewind_reg_710;
    sc_signal< sc_lv<4> > data_24_V_read63_rewind_reg_724;
    sc_signal< sc_lv<4> > data_25_V_read64_rewind_reg_738;
    sc_signal< sc_lv<4> > data_26_V_read65_rewind_reg_752;
    sc_signal< sc_lv<4> > data_27_V_read66_rewind_reg_766;
    sc_signal< sc_lv<4> > data_28_V_read67_rewind_reg_780;
    sc_signal< sc_lv<4> > data_29_V_read68_rewind_reg_794;
    sc_signal< sc_lv<4> > data_30_V_read69_rewind_reg_808;
    sc_signal< sc_lv<4> > data_31_V_read70_rewind_reg_822;
    sc_signal< sc_lv<6> > w_index38_reg_836;
    sc_signal< sc_lv<32> > in_index_0_i37_reg_850;
    sc_signal< sc_lv<4> > data_0_V_read39_phi_reg_865;
    sc_signal< sc_lv<4> > data_1_V_read40_phi_reg_878;
    sc_signal< sc_lv<4> > data_2_V_read41_phi_reg_891;
    sc_signal< sc_lv<4> > data_3_V_read42_phi_reg_904;
    sc_signal< sc_lv<4> > data_4_V_read43_phi_reg_917;
    sc_signal< sc_lv<4> > data_5_V_read44_phi_reg_930;
    sc_signal< sc_lv<4> > data_6_V_read45_phi_reg_943;
    sc_signal< sc_lv<4> > data_7_V_read46_phi_reg_956;
    sc_signal< sc_lv<4> > data_8_V_read47_phi_reg_969;
    sc_signal< sc_lv<4> > data_9_V_read48_phi_reg_982;
    sc_signal< sc_lv<4> > data_10_V_read49_phi_reg_995;
    sc_signal< sc_lv<4> > data_11_V_read50_phi_reg_1008;
    sc_signal< sc_lv<4> > data_12_V_read51_phi_reg_1021;
    sc_signal< sc_lv<4> > data_13_V_read52_phi_reg_1034;
    sc_signal< sc_lv<4> > data_14_V_read53_phi_reg_1047;
    sc_signal< sc_lv<4> > data_15_V_read54_phi_reg_1060;
    sc_signal< sc_lv<4> > data_16_V_read55_phi_reg_1073;
    sc_signal< sc_lv<4> > data_17_V_read56_phi_reg_1086;
    sc_signal< sc_lv<4> > data_18_V_read57_phi_reg_1099;
    sc_signal< sc_lv<4> > data_19_V_read58_phi_reg_1112;
    sc_signal< sc_lv<4> > data_20_V_read59_phi_reg_1125;
    sc_signal< sc_lv<4> > data_21_V_read60_phi_reg_1138;
    sc_signal< sc_lv<4> > data_22_V_read61_phi_reg_1151;
    sc_signal< sc_lv<4> > data_23_V_read62_phi_reg_1164;
    sc_signal< sc_lv<4> > data_24_V_read63_phi_reg_1177;
    sc_signal< sc_lv<4> > data_25_V_read64_phi_reg_1190;
    sc_signal< sc_lv<4> > data_26_V_read65_phi_reg_1203;
    sc_signal< sc_lv<4> > data_27_V_read66_phi_reg_1216;
    sc_signal< sc_lv<4> > data_28_V_read67_phi_reg_1229;
    sc_signal< sc_lv<4> > data_29_V_read68_phi_reg_1242;
    sc_signal< sc_lv<4> > data_30_V_read69_phi_reg_1255;
    sc_signal< sc_lv<4> > data_31_V_read70_phi_reg_1268;
    sc_signal< sc_lv<14> > res_9_V_write_assign36_reg_1281;
    sc_signal< sc_lv<14> > res_8_V_write_assign34_reg_1295;
    sc_signal< sc_lv<14> > res_7_V_write_assign32_reg_1309;
    sc_signal< sc_lv<14> > res_6_V_write_assign30_reg_1323;
    sc_signal< sc_lv<14> > res_5_V_write_assign28_reg_1337;
    sc_signal< sc_lv<14> > res_4_V_write_assign26_reg_1351;
    sc_signal< sc_lv<14> > res_3_V_write_assign24_reg_1365;
    sc_signal< sc_lv<14> > res_2_V_write_assign22_reg_1379;
    sc_signal< sc_lv<14> > res_1_V_write_assign20_reg_1393;
    sc_signal< sc_lv<14> > res_0_V_write_assign18_reg_1407;
    sc_signal< sc_lv<32> > in_index_fu_1427_p2;
    sc_signal< sc_lv<32> > in_index_reg_1828;
    sc_signal< sc_lv<1> > icmp_ln154_fu_1443_p2;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1833;
    sc_signal< sc_lv<6> > w_index_fu_1449_p2;
    sc_signal< sc_lv<6> > w_index_reg_1838;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1843;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1843_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1843_pp0_iter2_reg;
    sc_signal< sc_lv<1> > out_index_reg_1847;
    sc_signal< sc_lv<1> > out_index_reg_1847_pp0_iter2_reg;
    sc_signal< sc_lv<8> > zext_ln1116_fu_1539_p1;
    sc_signal< sc_lv<32> > select_ln154_fu_1603_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<14> > acc_1_V_1_fu_1616_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<14> > acc_1_V_2_fu_1622_p3;
    sc_signal< sc_lv<14> > acc_3_V_1_fu_1635_p3;
    sc_signal< sc_lv<14> > acc_3_V_2_fu_1641_p3;
    sc_signal< sc_lv<14> > acc_5_V_1_fu_1654_p3;
    sc_signal< sc_lv<14> > acc_5_V_2_fu_1660_p3;
    sc_signal< sc_lv<14> > acc_7_V_1_fu_1673_p3;
    sc_signal< sc_lv<14> > acc_7_V_2_fu_1679_p3;
    sc_signal< sc_lv<14> > acc_9_V_1_fu_1692_p3;
    sc_signal< sc_lv<14> > acc_9_V_2_fu_1698_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_376_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_data_0_V_read39_rewind_phi_fu_392_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_1_V_read40_rewind_phi_fu_406_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_2_V_read41_rewind_phi_fu_420_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_3_V_read42_rewind_phi_fu_434_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_4_V_read43_rewind_phi_fu_448_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_5_V_read44_rewind_phi_fu_462_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_6_V_read45_rewind_phi_fu_476_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_7_V_read46_rewind_phi_fu_490_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_8_V_read47_rewind_phi_fu_504_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_9_V_read48_rewind_phi_fu_518_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_10_V_read49_rewind_phi_fu_532_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_11_V_read50_rewind_phi_fu_546_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_12_V_read51_rewind_phi_fu_560_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_13_V_read52_rewind_phi_fu_574_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_14_V_read53_rewind_phi_fu_588_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_15_V_read54_rewind_phi_fu_602_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_16_V_read55_rewind_phi_fu_616_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_17_V_read56_rewind_phi_fu_630_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_18_V_read57_rewind_phi_fu_644_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_19_V_read58_rewind_phi_fu_658_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_20_V_read59_rewind_phi_fu_672_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_21_V_read60_rewind_phi_fu_686_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_22_V_read61_rewind_phi_fu_700_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_23_V_read62_rewind_phi_fu_714_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_24_V_read63_rewind_phi_fu_728_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_25_V_read64_rewind_phi_fu_742_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_26_V_read65_rewind_phi_fu_756_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_27_V_read66_rewind_phi_fu_770_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_28_V_read67_rewind_phi_fu_784_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_29_V_read68_rewind_phi_fu_798_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_30_V_read69_rewind_phi_fu_812_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_data_31_V_read70_rewind_phi_fu_826_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_w_index38_phi_fu_840_p6;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i37_phi_fu_854_p6;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_0_V_read39_phi_reg_865;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_1_V_read40_phi_reg_878;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_2_V_read41_phi_reg_891;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_3_V_read42_phi_reg_904;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_4_V_read43_phi_reg_917;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_5_V_read44_phi_reg_930;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_6_V_read45_phi_reg_943;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_7_V_read46_phi_reg_956;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_8_V_read47_phi_reg_969;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_9_V_read48_phi_reg_982;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_10_V_read49_phi_reg_995;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_11_V_read50_phi_reg_1008;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_12_V_read51_phi_reg_1021;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_13_V_read52_phi_reg_1034;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_14_V_read53_phi_reg_1047;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_15_V_read54_phi_reg_1060;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_16_V_read55_phi_reg_1073;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_17_V_read56_phi_reg_1086;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_18_V_read57_phi_reg_1099;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_19_V_read58_phi_reg_1112;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_20_V_read59_phi_reg_1125;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_21_V_read60_phi_reg_1138;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_22_V_read61_phi_reg_1151;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_23_V_read62_phi_reg_1164;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_24_V_read63_phi_reg_1177;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_25_V_read64_phi_reg_1190;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_26_V_read65_phi_reg_1203;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_27_V_read66_phi_reg_1216;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_28_V_read67_phi_reg_1229;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_29_V_read68_phi_reg_1242;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_30_V_read69_phi_reg_1255;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_data_31_V_read70_phi_reg_1268;
    sc_signal< sc_lv<64> > zext_ln139_fu_1421_p1;
    sc_signal< sc_lv<27> > tmp_430_fu_1433_p4;
    sc_signal< sc_lv<5> > tmp_523_fu_1465_p33;
    sc_signal< sc_lv<4> > tmp_523_fu_1465_p34;
    sc_signal< sc_lv<4> > trunc_ln145_1_fu_1535_p1;
    sc_signal< sc_lv<4> > tmp_524_fu_1547_p4;
    sc_signal< sc_lv<4> > tmp_525_fu_1561_p4;
    sc_signal< sc_lv<4> > tmp_526_fu_1575_p4;
    sc_signal< sc_lv<4> > tmp_527_fu_1589_p4;
    sc_signal< sc_lv<14> > grp_fu_1768_p3;
    sc_signal< sc_lv<14> > grp_fu_1778_p3;
    sc_signal< sc_lv<14> > grp_fu_1788_p3;
    sc_signal< sc_lv<14> > grp_fu_1798_p3;
    sc_signal< sc_lv<14> > grp_fu_1808_p3;
    sc_signal< sc_lv<4> > grp_fu_1768_p0;
    sc_signal< sc_lv<14> > grp_fu_1768_p2;
    sc_signal< sc_lv<4> > grp_fu_1778_p0;
    sc_signal< sc_lv<14> > grp_fu_1778_p2;
    sc_signal< sc_lv<4> > grp_fu_1788_p0;
    sc_signal< sc_lv<14> > grp_fu_1788_p2;
    sc_signal< sc_lv<4> > grp_fu_1798_p0;
    sc_signal< sc_lv<14> > grp_fu_1798_p2;
    sc_signal< sc_lv<4> > grp_fu_1808_p0;
    sc_signal< sc_lv<14> > grp_fu_1808_p2;
    sc_signal< sc_logic > grp_fu_1768_ce;
    sc_signal< sc_logic > grp_fu_1778_ce;
    sc_signal< sc_logic > grp_fu_1788_ce;
    sc_signal< sc_logic > grp_fu_1798_ce;
    sc_signal< sc_logic > grp_fu_1808_ce;
    sc_signal< sc_lv<14> > ap_return_0_preg;
    sc_signal< sc_lv<14> > ap_return_1_preg;
    sc_signal< sc_lv<14> > ap_return_2_preg;
    sc_signal< sc_lv<14> > ap_return_3_preg;
    sc_signal< sc_lv<14> > ap_return_4_preg;
    sc_signal< sc_lv<14> > ap_return_5_preg;
    sc_signal< sc_lv<14> > ap_return_6_preg;
    sc_signal< sc_lv<14> > ap_return_7_preg;
    sc_signal< sc_lv<14> > ap_return_8_preg;
    sc_signal< sc_lv<14> > ap_return_9_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_329;
    sc_signal< bool > ap_condition_41;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<14> ap_const_lv14_20;
    static const sc_lv<14> ap_const_lv14_3FF0;
    static const sc_lv<14> ap_const_lv14_3FE0;
    static const sc_lv<14> ap_const_lv14_10;
    static const sc_lv<14> ap_const_lv14_30;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_1_fu_1616_p3();
    void thread_acc_1_V_2_fu_1622_p3();
    void thread_acc_3_V_1_fu_1635_p3();
    void thread_acc_3_V_2_fu_1641_p3();
    void thread_acc_5_V_1_fu_1654_p3();
    void thread_acc_5_V_2_fu_1660_p3();
    void thread_acc_7_V_1_fu_1673_p3();
    void thread_acc_7_V_2_fu_1679_p3();
    void thread_acc_9_V_1_fu_1692_p3();
    void thread_acc_9_V_2_fu_1698_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_329();
    void thread_ap_condition_41();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_phi_mux_data_0_V_read39_rewind_phi_fu_392_p6();
    void thread_ap_phi_mux_data_10_V_read49_rewind_phi_fu_532_p6();
    void thread_ap_phi_mux_data_11_V_read50_rewind_phi_fu_546_p6();
    void thread_ap_phi_mux_data_12_V_read51_rewind_phi_fu_560_p6();
    void thread_ap_phi_mux_data_13_V_read52_rewind_phi_fu_574_p6();
    void thread_ap_phi_mux_data_14_V_read53_rewind_phi_fu_588_p6();
    void thread_ap_phi_mux_data_15_V_read54_rewind_phi_fu_602_p6();
    void thread_ap_phi_mux_data_16_V_read55_rewind_phi_fu_616_p6();
    void thread_ap_phi_mux_data_17_V_read56_rewind_phi_fu_630_p6();
    void thread_ap_phi_mux_data_18_V_read57_rewind_phi_fu_644_p6();
    void thread_ap_phi_mux_data_19_V_read58_rewind_phi_fu_658_p6();
    void thread_ap_phi_mux_data_1_V_read40_rewind_phi_fu_406_p6();
    void thread_ap_phi_mux_data_20_V_read59_rewind_phi_fu_672_p6();
    void thread_ap_phi_mux_data_21_V_read60_rewind_phi_fu_686_p6();
    void thread_ap_phi_mux_data_22_V_read61_rewind_phi_fu_700_p6();
    void thread_ap_phi_mux_data_23_V_read62_rewind_phi_fu_714_p6();
    void thread_ap_phi_mux_data_24_V_read63_rewind_phi_fu_728_p6();
    void thread_ap_phi_mux_data_25_V_read64_rewind_phi_fu_742_p6();
    void thread_ap_phi_mux_data_26_V_read65_rewind_phi_fu_756_p6();
    void thread_ap_phi_mux_data_27_V_read66_rewind_phi_fu_770_p6();
    void thread_ap_phi_mux_data_28_V_read67_rewind_phi_fu_784_p6();
    void thread_ap_phi_mux_data_29_V_read68_rewind_phi_fu_798_p6();
    void thread_ap_phi_mux_data_2_V_read41_rewind_phi_fu_420_p6();
    void thread_ap_phi_mux_data_30_V_read69_rewind_phi_fu_812_p6();
    void thread_ap_phi_mux_data_31_V_read70_rewind_phi_fu_826_p6();
    void thread_ap_phi_mux_data_3_V_read42_rewind_phi_fu_434_p6();
    void thread_ap_phi_mux_data_4_V_read43_rewind_phi_fu_448_p6();
    void thread_ap_phi_mux_data_5_V_read44_rewind_phi_fu_462_p6();
    void thread_ap_phi_mux_data_6_V_read45_rewind_phi_fu_476_p6();
    void thread_ap_phi_mux_data_7_V_read46_rewind_phi_fu_490_p6();
    void thread_ap_phi_mux_data_8_V_read47_rewind_phi_fu_504_p6();
    void thread_ap_phi_mux_data_9_V_read48_rewind_phi_fu_518_p6();
    void thread_ap_phi_mux_do_init_phi_fu_376_p6();
    void thread_ap_phi_mux_in_index_0_i37_phi_fu_854_p6();
    void thread_ap_phi_mux_w_index38_phi_fu_840_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read39_phi_reg_865();
    void thread_ap_phi_reg_pp0_iter0_data_10_V_read49_phi_reg_995();
    void thread_ap_phi_reg_pp0_iter0_data_11_V_read50_phi_reg_1008();
    void thread_ap_phi_reg_pp0_iter0_data_12_V_read51_phi_reg_1021();
    void thread_ap_phi_reg_pp0_iter0_data_13_V_read52_phi_reg_1034();
    void thread_ap_phi_reg_pp0_iter0_data_14_V_read53_phi_reg_1047();
    void thread_ap_phi_reg_pp0_iter0_data_15_V_read54_phi_reg_1060();
    void thread_ap_phi_reg_pp0_iter0_data_16_V_read55_phi_reg_1073();
    void thread_ap_phi_reg_pp0_iter0_data_17_V_read56_phi_reg_1086();
    void thread_ap_phi_reg_pp0_iter0_data_18_V_read57_phi_reg_1099();
    void thread_ap_phi_reg_pp0_iter0_data_19_V_read58_phi_reg_1112();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read40_phi_reg_878();
    void thread_ap_phi_reg_pp0_iter0_data_20_V_read59_phi_reg_1125();
    void thread_ap_phi_reg_pp0_iter0_data_21_V_read60_phi_reg_1138();
    void thread_ap_phi_reg_pp0_iter0_data_22_V_read61_phi_reg_1151();
    void thread_ap_phi_reg_pp0_iter0_data_23_V_read62_phi_reg_1164();
    void thread_ap_phi_reg_pp0_iter0_data_24_V_read63_phi_reg_1177();
    void thread_ap_phi_reg_pp0_iter0_data_25_V_read64_phi_reg_1190();
    void thread_ap_phi_reg_pp0_iter0_data_26_V_read65_phi_reg_1203();
    void thread_ap_phi_reg_pp0_iter0_data_27_V_read66_phi_reg_1216();
    void thread_ap_phi_reg_pp0_iter0_data_28_V_read67_phi_reg_1229();
    void thread_ap_phi_reg_pp0_iter0_data_29_V_read68_phi_reg_1242();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read41_phi_reg_891();
    void thread_ap_phi_reg_pp0_iter0_data_30_V_read69_phi_reg_1255();
    void thread_ap_phi_reg_pp0_iter0_data_31_V_read70_phi_reg_1268();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read42_phi_reg_904();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read43_phi_reg_917();
    void thread_ap_phi_reg_pp0_iter0_data_5_V_read44_phi_reg_930();
    void thread_ap_phi_reg_pp0_iter0_data_6_V_read45_phi_reg_943();
    void thread_ap_phi_reg_pp0_iter0_data_7_V_read46_phi_reg_956();
    void thread_ap_phi_reg_pp0_iter0_data_8_V_read47_phi_reg_969();
    void thread_ap_phi_reg_pp0_iter0_data_9_V_read48_phi_reg_982();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_grp_fu_1768_ce();
    void thread_grp_fu_1768_p0();
    void thread_grp_fu_1768_p2();
    void thread_grp_fu_1778_ce();
    void thread_grp_fu_1778_p0();
    void thread_grp_fu_1778_p2();
    void thread_grp_fu_1788_ce();
    void thread_grp_fu_1788_p0();
    void thread_grp_fu_1788_p2();
    void thread_grp_fu_1798_ce();
    void thread_grp_fu_1798_p0();
    void thread_grp_fu_1798_p2();
    void thread_grp_fu_1808_ce();
    void thread_grp_fu_1808_p0();
    void thread_grp_fu_1808_p2();
    void thread_icmp_ln135_fu_1455_p2();
    void thread_icmp_ln154_fu_1443_p2();
    void thread_in_index_fu_1427_p2();
    void thread_outidx_address0();
    void thread_outidx_ce0();
    void thread_select_ln154_fu_1603_p3();
    void thread_tmp_430_fu_1433_p4();
    void thread_tmp_523_fu_1465_p33();
    void thread_tmp_524_fu_1547_p4();
    void thread_tmp_525_fu_1561_p4();
    void thread_tmp_526_fu_1575_p4();
    void thread_tmp_527_fu_1589_p4();
    void thread_trunc_ln145_1_fu_1535_p1();
    void thread_w11_V_address0();
    void thread_w11_V_ce0();
    void thread_w_index_fu_1449_p2();
    void thread_zext_ln1116_fu_1539_p1();
    void thread_zext_ln139_fu_1421_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
