

================================================================
== Vivado HLS Report for 'readCompare'
================================================================
* Date:           Mon Apr 15 00:18:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.444|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj2  |   33|   33|         3|          1|          1|    32|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str28, [1 x i8]* @p_str29, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str31)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%adj2_data_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %adj2_data_V)"   --->   Operation 8 'read' 'adj2_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %1" [intersect.cc:20]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %34 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i6 %i, -32" [intersect.cc:20]   --->   Operation 11 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.71ns)   --->   "%i_1 = add i6 %i, 1" [intersect.cc:20]   --->   Operation 13 'add' 'i_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %35, label %2" [intersect.cc:20]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 15 [1/1] (1.45ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %i_in_stream_V)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:22]   --->   Operation 15 'read' 'tmp_1' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i1024 %adj2_data_V_read to i32" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 16 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.98ns)   --->   "%tmp_8 = icmp eq i32 %tmp_1, %tmp" [intersect.cc:25]   --->   Operation 17 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.critedge, label %3" [intersect.cc:25]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 32, i32 63)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 19 'partselect' 'p_Result_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.98ns)   --->   "%tmp_8_1 = icmp eq i32 %tmp_1, %p_Result_1" [intersect.cc:25]   --->   Operation 20 'icmp' 'tmp_8_1' <Predicate = (!tmp_8)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_8_1, label %.critedge, label %4" [intersect.cc:25]   --->   Operation 21 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 64, i32 95)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 22 'partselect' 'p_Result_2' <Predicate = (!tmp_8 & !tmp_8_1)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.98ns)   --->   "%tmp_8_2 = icmp eq i32 %tmp_1, %p_Result_2" [intersect.cc:25]   --->   Operation 23 'icmp' 'tmp_8_2' <Predicate = (!tmp_8 & !tmp_8_1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_8_2, label %.critedge, label %5" [intersect.cc:25]   --->   Operation 24 'br' <Predicate = (!tmp_8 & !tmp_8_1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 96, i32 127)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 25 'partselect' 'p_Result_3' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.98ns)   --->   "%tmp_8_3 = icmp eq i32 %tmp_1, %p_Result_3" [intersect.cc:25]   --->   Operation 26 'icmp' 'tmp_8_3' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_8_3, label %.critedge, label %6" [intersect.cc:25]   --->   Operation 27 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 128, i32 159)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 28 'partselect' 'p_Result_4' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.98ns)   --->   "%tmp_8_4 = icmp eq i32 %tmp_1, %p_Result_4" [intersect.cc:25]   --->   Operation 29 'icmp' 'tmp_8_4' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_8_4, label %.critedge, label %7" [intersect.cc:25]   --->   Operation 30 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 160, i32 191)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 31 'partselect' 'p_Result_5' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.98ns)   --->   "%tmp_8_5 = icmp eq i32 %tmp_1, %p_Result_5" [intersect.cc:25]   --->   Operation 32 'icmp' 'tmp_8_5' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_8_5, label %.critedge, label %8" [intersect.cc:25]   --->   Operation 33 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 192, i32 223)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 34 'partselect' 'p_Result_6' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.98ns)   --->   "%tmp_8_6 = icmp eq i32 %tmp_1, %p_Result_6" [intersect.cc:25]   --->   Operation 35 'icmp' 'tmp_8_6' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_8_6, label %.critedge, label %9" [intersect.cc:25]   --->   Operation 36 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 224, i32 255)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 37 'partselect' 'p_Result_7' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.98ns)   --->   "%tmp_8_7 = icmp eq i32 %tmp_1, %p_Result_7" [intersect.cc:25]   --->   Operation 38 'icmp' 'tmp_8_7' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_8_7, label %.critedge, label %10" [intersect.cc:25]   --->   Operation 39 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 256, i32 287)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 40 'partselect' 'p_Result_8' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.98ns)   --->   "%tmp_8_8 = icmp eq i32 %tmp_1, %p_Result_8" [intersect.cc:25]   --->   Operation 41 'icmp' 'tmp_8_8' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_8_8, label %.critedge, label %11" [intersect.cc:25]   --->   Operation 42 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 288, i32 319)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 43 'partselect' 'p_Result_9' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.98ns)   --->   "%tmp_8_9 = icmp eq i32 %tmp_1, %p_Result_9" [intersect.cc:25]   --->   Operation 44 'icmp' 'tmp_8_9' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_8_9, label %.critedge, label %12" [intersect.cc:25]   --->   Operation 45 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 320, i32 351)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 46 'partselect' 'p_Result_s' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.98ns)   --->   "%tmp_8_s = icmp eq i32 %tmp_1, %p_Result_s" [intersect.cc:25]   --->   Operation 47 'icmp' 'tmp_8_s' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_8_s, label %.critedge, label %13" [intersect.cc:25]   --->   Operation 48 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 352, i32 383)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 49 'partselect' 'p_Result_10' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.98ns)   --->   "%tmp_8_10 = icmp eq i32 %tmp_1, %p_Result_10" [intersect.cc:25]   --->   Operation 50 'icmp' 'tmp_8_10' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_8_10, label %.critedge, label %14" [intersect.cc:25]   --->   Operation 51 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 384, i32 415)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 52 'partselect' 'p_Result_11' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.98ns)   --->   "%tmp_8_11 = icmp eq i32 %tmp_1, %p_Result_11" [intersect.cc:25]   --->   Operation 53 'icmp' 'tmp_8_11' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_8_11, label %.critedge, label %15" [intersect.cc:25]   --->   Operation 54 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 416, i32 447)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 55 'partselect' 'p_Result_12' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.98ns)   --->   "%tmp_8_12 = icmp eq i32 %tmp_1, %p_Result_12" [intersect.cc:25]   --->   Operation 56 'icmp' 'tmp_8_12' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_8_12, label %.critedge, label %16" [intersect.cc:25]   --->   Operation 57 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 448, i32 479)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 58 'partselect' 'p_Result_13' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.98ns)   --->   "%tmp_8_13 = icmp eq i32 %tmp_1, %p_Result_13" [intersect.cc:25]   --->   Operation 59 'icmp' 'tmp_8_13' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_8_13, label %.critedge, label %17" [intersect.cc:25]   --->   Operation 60 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 480, i32 511)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 61 'partselect' 'p_Result_14' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.98ns)   --->   "%tmp_8_14 = icmp eq i32 %tmp_1, %p_Result_14" [intersect.cc:25]   --->   Operation 62 'icmp' 'tmp_8_14' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_8_14, label %.critedge, label %18" [intersect.cc:25]   --->   Operation 63 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 512, i32 543)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 64 'partselect' 'p_Result_15' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.98ns)   --->   "%tmp_8_15 = icmp eq i32 %tmp_1, %p_Result_15" [intersect.cc:25]   --->   Operation 65 'icmp' 'tmp_8_15' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_8_15, label %.critedge, label %19" [intersect.cc:25]   --->   Operation 66 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 544, i32 575)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 67 'partselect' 'p_Result_16' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.98ns)   --->   "%tmp_8_16 = icmp eq i32 %tmp_1, %p_Result_16" [intersect.cc:25]   --->   Operation 68 'icmp' 'tmp_8_16' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_8_16, label %.critedge, label %20" [intersect.cc:25]   --->   Operation 69 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 576, i32 607)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 70 'partselect' 'p_Result_17' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.98ns)   --->   "%tmp_8_17 = icmp eq i32 %tmp_1, %p_Result_17" [intersect.cc:25]   --->   Operation 71 'icmp' 'tmp_8_17' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_8_17, label %.critedge, label %21" [intersect.cc:25]   --->   Operation 72 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 608, i32 639)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 73 'partselect' 'p_Result_18' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.98ns)   --->   "%tmp_8_18 = icmp eq i32 %tmp_1, %p_Result_18" [intersect.cc:25]   --->   Operation 74 'icmp' 'tmp_8_18' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_8_18, label %.critedge, label %22" [intersect.cc:25]   --->   Operation 75 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 640, i32 671)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 76 'partselect' 'p_Result_19' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.98ns)   --->   "%tmp_8_19 = icmp eq i32 %tmp_1, %p_Result_19" [intersect.cc:25]   --->   Operation 77 'icmp' 'tmp_8_19' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_8_19, label %.critedge, label %23" [intersect.cc:25]   --->   Operation 78 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 672, i32 703)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 79 'partselect' 'p_Result_20' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.98ns)   --->   "%tmp_8_20 = icmp eq i32 %tmp_1, %p_Result_20" [intersect.cc:25]   --->   Operation 80 'icmp' 'tmp_8_20' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_8_20, label %.critedge, label %24" [intersect.cc:25]   --->   Operation 81 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_21 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 704, i32 735)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 82 'partselect' 'p_Result_21' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.98ns)   --->   "%tmp_8_21 = icmp eq i32 %tmp_1, %p_Result_21" [intersect.cc:25]   --->   Operation 83 'icmp' 'tmp_8_21' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_8_21, label %.critedge, label %25" [intersect.cc:25]   --->   Operation 84 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_22 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 736, i32 767)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 85 'partselect' 'p_Result_22' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.98ns)   --->   "%tmp_8_22 = icmp eq i32 %tmp_1, %p_Result_22" [intersect.cc:25]   --->   Operation 86 'icmp' 'tmp_8_22' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_8_22, label %.critedge, label %26" [intersect.cc:25]   --->   Operation 87 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_23 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 768, i32 799)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 88 'partselect' 'p_Result_23' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.98ns)   --->   "%tmp_8_23 = icmp eq i32 %tmp_1, %p_Result_23" [intersect.cc:25]   --->   Operation 89 'icmp' 'tmp_8_23' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_8_23, label %.critedge, label %27" [intersect.cc:25]   --->   Operation 90 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_24 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 800, i32 831)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 91 'partselect' 'p_Result_24' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.98ns)   --->   "%tmp_8_24 = icmp eq i32 %tmp_1, %p_Result_24" [intersect.cc:25]   --->   Operation 92 'icmp' 'tmp_8_24' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_8_24, label %.critedge, label %28" [intersect.cc:25]   --->   Operation 93 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 832, i32 863)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 94 'partselect' 'p_Result_25' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.98ns)   --->   "%tmp_8_25 = icmp eq i32 %tmp_1, %p_Result_25" [intersect.cc:25]   --->   Operation 95 'icmp' 'tmp_8_25' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_8_25, label %.critedge, label %29" [intersect.cc:25]   --->   Operation 96 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_26 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 864, i32 895)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 97 'partselect' 'p_Result_26' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.98ns)   --->   "%tmp_8_26 = icmp eq i32 %tmp_1, %p_Result_26" [intersect.cc:25]   --->   Operation 98 'icmp' 'tmp_8_26' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_8_26, label %.critedge, label %30" [intersect.cc:25]   --->   Operation 99 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_27 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 896, i32 927)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 100 'partselect' 'p_Result_27' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.98ns)   --->   "%tmp_8_27 = icmp eq i32 %tmp_1, %p_Result_27" [intersect.cc:25]   --->   Operation 101 'icmp' 'tmp_8_27' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_8_27, label %.critedge, label %31" [intersect.cc:25]   --->   Operation 102 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 928, i32 959)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 103 'partselect' 'p_Result_28' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.98ns)   --->   "%tmp_8_28 = icmp eq i32 %tmp_1, %p_Result_28" [intersect.cc:25]   --->   Operation 104 'icmp' 'tmp_8_28' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_8_28, label %.critedge, label %32" [intersect.cc:25]   --->   Operation 105 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 960, i32 991)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 106 'partselect' 'p_Result_29' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.98ns)   --->   "%tmp_8_29 = icmp eq i32 %tmp_1, %p_Result_29" [intersect.cc:25]   --->   Operation 107 'icmp' 'tmp_8_29' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_8_29, label %.critedge, label %33" [intersect.cc:25]   --->   Operation 108 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 992, i32 1023)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 109 'partselect' 'p_Result_30' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28 & !tmp_8_29)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.98ns)   --->   "%tmp_8_30 = icmp eq i32 %tmp_1, %p_Result_30" [intersect.cc:25]   --->   Operation 110 'icmp' 'tmp_8_30' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28 & !tmp_8_29)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_8_30, label %.critedge, label %.loopexit" [intersect.cc:25]   --->   Operation 111 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28 & !tmp_8_29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [intersect.cc:20]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [intersect.cc:20]   --->   Operation 113 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [intersect.cc:21]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:32]   --->   Operation 115 'write' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28 & !tmp_8_29 & !tmp_8_30)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %34" [intersect.cc:32]   --->   Operation 116 'br' <Predicate = (!tmp_8 & !tmp_8_1 & !tmp_8_2 & !tmp_8_3 & !tmp_8_4 & !tmp_8_5 & !tmp_8_6 & !tmp_8_7 & !tmp_8_8 & !tmp_8_9 & !tmp_8_s & !tmp_8_10 & !tmp_8_11 & !tmp_8_12 & !tmp_8_13 & !tmp_8_14 & !tmp_8_15 & !tmp_8_16 & !tmp_8_17 & !tmp_8_18 & !tmp_8_19 & !tmp_8_20 & !tmp_8_21 & !tmp_8_22 & !tmp_8_23 & !tmp_8_24 & !tmp_8_25 & !tmp_8_26 & !tmp_8_27 & !tmp_8_28 & !tmp_8_29 & !tmp_8_30)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 117 'write' <Predicate = (tmp_8) | (tmp_8_1) | (tmp_8_2) | (tmp_8_3) | (tmp_8_4) | (tmp_8_5) | (tmp_8_6) | (tmp_8_7) | (tmp_8_8) | (tmp_8_9) | (tmp_8_s) | (tmp_8_10) | (tmp_8_11) | (tmp_8_12) | (tmp_8_13) | (tmp_8_14) | (tmp_8_15) | (tmp_8_16) | (tmp_8_17) | (tmp_8_18) | (tmp_8_19) | (tmp_8_20) | (tmp_8_21) | (tmp_8_22) | (tmp_8_23) | (tmp_8_24) | (tmp_8_25) | (tmp_8_26) | (tmp_8_27) | (tmp_8_28) | (tmp_8_29) | (tmp_8_30)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %34"   --->   Operation 118 'br' <Predicate = (tmp_8) | (tmp_8_1) | (tmp_8_2) | (tmp_8_3) | (tmp_8_4) | (tmp_8_5) | (tmp_8_6) | (tmp_8_7) | (tmp_8_8) | (tmp_8_9) | (tmp_8_s) | (tmp_8_10) | (tmp_8_11) | (tmp_8_12) | (tmp_8_13) | (tmp_8_14) | (tmp_8_15) | (tmp_8_16) | (tmp_8_17) | (tmp_8_18) | (tmp_8_19) | (tmp_8_20) | (tmp_8_21) | (tmp_8_22) | (tmp_8_23) | (tmp_8_24) | (tmp_8_25) | (tmp_8_26) | (tmp_8_27) | (tmp_8_28) | (tmp_8_29) | (tmp_8_30)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_5)" [intersect.cc:33]   --->   Operation 119 'specregionend' 'empty_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [intersect.cc:20]   --->   Operation 120 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [intersect.cc:34]   --->   Operation 121 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 0.605ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', intersect.cc:20) [9]  (0.605 ns)

 <State 2>: 0.755ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', intersect.cc:20) [9]  (0 ns)
	'icmp' operation ('exitcond', intersect.cc:20) [10]  (0.755 ns)

 <State 3>: 2.44ns
The critical path consists of the following:
	fifo read on port 'i_in_stream_V' (../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:22) [18]  (1.46 ns)
	'icmp' operation ('tmp_8_7', intersect.cc:25) [48]  (0.986 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:32) [147]  (1.46 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
