{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597738662468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597738662468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 01:17:42 2020 " "Processing started: Tue Aug 18 01:17:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597738662468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597738662468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FreqRegulator -c FreqRegulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FreqRegulator -c FreqRegulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597738662468 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597738662911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqregulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freqregulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FreqRegulator " "Found entity 1: FreqRegulator" {  } { { "FreqRegulator.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597738662972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597738662972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/ASUS/Desktop/Presentation1/LAB2/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597738662976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597738662976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FreqRegulator " "Elaborating entity \"FreqRegulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597738663019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst4 " "Elaborating entity \"display\" for hierarchy \"display:inst4\"" {  } { { "FreqRegulator.bdf" "inst4" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 40 200 424 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597738663040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(38) " "Verilog HDL assignment warning at display.v(38): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/ASUS/Desktop/Presentation1/LAB2/display.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597738663041 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "calcOut_1 display.v(63) " "Verilog HDL Always Construct warning at display.v(63): inferring latch(es) for variable \"calcOut_1\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/ASUS/Desktop/Presentation1/LAB2/display.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1597738663042 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(77) " "Verilog HDL assignment warning at display.v(77): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/ASUS/Desktop/Presentation1/LAB2/display.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597738663042 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(82) " "Verilog HDL assignment warning at display.v(82): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/ASUS/Desktop/Presentation1/LAB2/display.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597738663042 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcOut_1 display.v(67) " "Inferred latch for \"calcOut_1\" at display.v(67)" {  } { { "display.v" "" { Text "C:/Users/ASUS/Desktop/Presentation1/LAB2/display.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597738663042 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst8 " "Elaborating entity \"7404\" for hierarchy \"7404:inst8\"" {  } { { "FreqRegulator.bdf" "inst8" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 56 88 136 88 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597738663060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst8 " "Elaborated megafunction instantiation \"7404:inst8\"" {  } { { "FreqRegulator.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 56 88 136 88 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597738663061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst3 " "Elaborating entity \"7474\" for hierarchy \"7474:inst3\"" {  } { { "FreqRegulator.bdf" "inst3" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 16 -120 0 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597738663080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst3 " "Elaborated megafunction instantiation \"7474:inst3\"" {  } { { "FreqRegulator.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 16 -120 0 176 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597738663081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst5 " "Elaborating entity \"7408\" for hierarchy \"7408:inst5\"" {  } { { "FreqRegulator.bdf" "inst5" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 64 -488 -424 104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597738663098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst5 " "Elaborated megafunction instantiation \"7408:inst5\"" {  } { { "FreqRegulator.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { 64 -488 -424 104 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597738663101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst2 " "Elaborating entity \"74193\" for hierarchy \"74193:inst2\"" {  } { { "FreqRegulator.bdf" "inst2" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { -64 -752 -632 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597738663113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst2 " "Elaborated megafunction instantiation \"74193:inst2\"" {  } { { "FreqRegulator.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Presentation1/LAB2/FreqRegulator.bdf" { { -64 -752 -632 96 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597738663119 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "74193:inst2\|93~synth " "Found clock multiplexer 74193:inst2\|93~synth" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 480 544 376 "93" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1597738663383 "|FreqRegulator|74193:inst2|93"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "74193:inst1\|93~synth " "Found clock multiplexer 74193:inst1\|93~synth" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 480 544 376 "93" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1597738663383 "|FreqRegulator|74193:inst1|93"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1597738663383 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|25 74193:inst2\|25~_emulated 74193:inst2\|25~1 " "Register \"74193:inst2\|25\" is converted into an equivalent circuit using register \"74193:inst2\|25~_emulated\" and latch \"74193:inst2\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst2|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|26 74193:inst2\|26~_emulated 74193:inst2\|26~1 " "Register \"74193:inst2\|26\" is converted into an equivalent circuit using register \"74193:inst2\|26~_emulated\" and latch \"74193:inst2\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst2|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|24 74193:inst2\|24~_emulated 74193:inst2\|24~1 " "Register \"74193:inst2\|24\" is converted into an equivalent circuit using register \"74193:inst2\|24~_emulated\" and latch \"74193:inst2\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst2|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|23 74193:inst2\|23~_emulated 74193:inst2\|23~1 " "Register \"74193:inst2\|23\" is converted into an equivalent circuit using register \"74193:inst2\|23~_emulated\" and latch \"74193:inst2\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst2|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597738663639 "|FreqRegulator|74193:inst1|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1597738663639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597738663804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597738664330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597738664330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597738664499 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597738664499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597738664499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597738664499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597738664600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 01:17:44 2020 " "Processing ended: Tue Aug 18 01:17:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597738664600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597738664600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597738664600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597738664600 ""}
