<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:16:17" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:16:17" LoopName="clear_FIFO_a" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:21:17" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:21:17" LoopName="clear_FIFO_b" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:26:18" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:26:18" LoopName="clear_FIFO_op" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:73:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem3" VarName="op" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i.load.3" OrigAccess-DebugLoc="HLS/core.cpp:73:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:174:14" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:174:14" LoopName="write_back" ParentFunc="write_back(hls::stream&lt;int, 0&gt;&amp;, int volatile*) (.51)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:177:7" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="write_back(hls::stream&lt;int, 0&gt;&amp;, int volatile*) (.51)" OrigID="while.body.store.2" OrigAccess-DebugLoc="HLS/core.cpp:177:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:73:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem3" VarName="op" ParentFunc="load_op(int volatile*, hls::stream&lt;int, 0&gt;&amp;)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="HLS/core.cpp:73:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:47:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="load_data_a(int volatile*, hls::stream&lt;int, 0&gt;&amp;) (.52)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="HLS/core.cpp:47:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:59:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem1" VarName="b" ParentFunc="load_data_b(int volatile*, hls::stream&lt;int, 0&gt;&amp;) (.53)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="HLS/core.cpp:59:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:47:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="load_data_a(int volatile*, hls::stream&lt;int, 0&gt;&amp;)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="HLS/core.cpp:47:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:59:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem1" VarName="b" ParentFunc="load_data_b(int volatile*, hls::stream&lt;int, 0&gt;&amp;)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="HLS/core.cpp:59:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:174:14" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:174:14" LoopName="write_back" ParentFunc="write_back(hls::stream&lt;int, 0&gt;&amp;, int volatile*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:177:7" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="write_back(hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="while.body.store.2" OrigAccess-DebugLoc="HLS/core.cpp:177:7" OrigDirection="write"/>
</VitisHLS:BurstInfo>

