---
layout: post
comments: true
title: "Designing an ISA for our SOC"
---

## Links

 - https://en.wikipedia.org/wiki/Classic_RISC_pipeline
 - https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-1.html
 - https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-2.html
 - https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-3.html
 - https://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html
