

================================================================
== Vivado HLS Report for 'oled_process_do_oled_process'
================================================================
* Date:           Fri Jan 19 19:01:55 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        test_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  771|  771|  771|  771|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  770|  770|       770|          -|          -|  inf |    no    |
        | + Loop 1.1  |  768|  768|         6|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %oled_process_sum), !map !217"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %oled_process_save), !map !221"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !225"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !229"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %en), !map !233"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %s), !map !237"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !241"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s_f), !map !245"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str237, i32 0, i32 0, i1* %clk) nounwind" [src/modules/oled_process.cpp:4]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str338, i32 0, i32 0, i1* %reset) nounwind" [src/modules/oled_process.cpp:5]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 1, [7 x i8]* @p_str1, [3 x i8]* @p_str439, i32 0, i32 0, i1* %en) nounwind" [src/modules/oled_process.cpp:6]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str36, i32 1, [12 x i8]* @p_str540, [2 x i8]* @p_str641, i32 0, i32 0, i6* %s) nounwind" [src/modules/oled_process.cpp:7]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str742, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843, [1 x i8]* @p_str843, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843) nounwind" [src/modules/oled_process.cpp:8]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s_f, [8 x i8]* @p_str742, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843, [1 x i8]* @p_str843, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str843) nounwind" [src/modules/oled_process.cpp:9]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([13 x i8]* @p_str36, i32 2, [16 x i8]* @p_str944) nounwind" [src/modules/oled_process.cpp:10]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1045)" [src/modules/oled_process.cpp:10]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str843) nounwind" [src/modules/oled_process.cpp:10]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/oled_process.cpp:10]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/oled_process.cpp:19]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1045, i32 %tmp)" [src/modules/oled_process.cpp:19]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [src/modules/oled_process.cpp:19]

 <State 2> : 1.66ns
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %en, i1 false)" [src/modules/oled_process.cpp:7]
ST_2 : Operation 32 [1/1] (1.66ns)   --->   "br label %2" [src/modules/oled_process.cpp:10]

 <State 3> : 7.82ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %1 ], [ %tmp_7, %3 ]" [src/modules/oled_process.cpp:14]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %1 ], [ %i_1, %3 ]"
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %oled_process_sum, float %storemerge)" [src/modules/oled_process.cpp:14]
ST_3 : Operation 36 [1/1] (1.47ns)   --->   "%exitcond = icmp eq i8 %i, -128" [src/modules/oled_process.cpp:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_3 : Operation 38 [1/1] (2.11ns)   --->   "%i_1 = add i8 %i, 1" [src/modules/oled_process.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [src/modules/oled_process.cpp:10]
ST_3 : Operation 40 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e)" [src/modules/oled_process.cpp:12]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s_f, float %val)" [src/modules/oled_process.cpp:13]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%oled_process_sum_loa_1 = bitcast float %storemerge to i32" [src/modules/oled_process.cpp:14]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %oled_process_sum_loa_1, i32 23, i32 30)" [src/modules/oled_process.cpp:14]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %oled_process_sum_loa_1 to i23" [src/modules/oled_process.cpp:14]
ST_3 : Operation 45 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_s, -1" [src/modules/oled_process.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_12, 0" [src/modules/oled_process.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2 = or i1 %notrhs, %notlhs" [src/modules/oled_process.cpp:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (6.36ns)   --->   "%tmp_3 = fcmp oeq float %storemerge, 0.000000e+00" [src/modules/oled_process.cpp:18]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_4 = and i1 %tmp_2, %tmp_3" [src/modules/oled_process.cpp:18]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %6, label %5" [src/modules/oled_process.cpp:18]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i6P(i6* %s, i6 -11)" [src/modules/oled_process.cpp:19]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %en, i1 true)" [src/modules/oled_process.cpp:20]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit" [src/modules/oled_process.cpp:21]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i6P(i6* %s, i6 9)" [src/modules/oled_process.cpp:23]
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %en, i1 true)" [src/modules/oled_process.cpp:24]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit"
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [src/modules/oled_process.cpp:27]
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [src/modules/oled_process.cpp:29]

 <State 4> : 8.26ns
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %oled_process_save, float %val)" [src/modules/oled_process.cpp:12]
ST_4 : Operation 60 [5/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.26ns
ST_5 : Operation 61 [4/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 8.26ns
ST_6 : Operation 62 [3/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 8.26ns
ST_7 : Operation 63 [2/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 8.26ns
ST_8 : Operation 64 [1/5] (8.26ns)   --->   "%tmp_7 = fadd float %storemerge, %val" [src/modules/oled_process.cpp:14]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "br label %2" [src/modules/oled_process.cpp:10]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', src/modules/oled_process.cpp:14) with incoming values : ('tmp_7', src/modules/oled_process.cpp:14) [35]  (1.66 ns)

 <State 3>: 7.82ns
The critical path consists of the following:
	fifo read on port 'e' (src/modules/oled_process.cpp:12) [43]  (3.91 ns)
	fifo write on port 's_f' (src/modules/oled_process.cpp:13) [45]  (3.91 ns)

 <State 4>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', src/modules/oled_process.cpp:14) [46]  (8.26 ns)

 <State 5>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', src/modules/oled_process.cpp:14) [46]  (8.26 ns)

 <State 6>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', src/modules/oled_process.cpp:14) [46]  (8.26 ns)

 <State 7>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', src/modules/oled_process.cpp:14) [46]  (8.26 ns)

 <State 8>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', src/modules/oled_process.cpp:14) [46]  (8.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
