

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri May 13 01:32:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Transpose_FIR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.69 ns|  3.895 ns|     1.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.165 us|  0.165 us|   30|   30|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- broadcast_loop  |       22|       22|         9|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_r" [fir.cpp:8]   --->   Operation 22 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%br_ln14 = br void" [fir.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln14, void %.split, i4 15, void" [fir.cpp:14]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.44ns)   --->   "%icmp_ln14 = icmp_eq  i4 %j, i4 0" [fir.cpp:14]   --->   Operation 26 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void" [fir.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln14 = add i4 %j, i4 15" [fir.cpp:14]   --->   Operation 29 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_cast1 = zext i4 %j" [fir.cpp:14]   --->   Operation 30 'zext' 'j_cast1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%fir_int_int_w_addr = getelementptr i32 %fir_int_int_w, i64 0, i64 %j_cast1" [fir.cpp:16]   --->   Operation 31 'getelementptr' 'fir_int_int_w_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.15ns)   --->   "%fir_int_int_w_load = load i4 %fir_int_int_w_addr" [fir.cpp:16]   --->   Operation 32 'load' 'fir_int_int_w_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%fir_int_int_w_load = load i4 %fir_int_int_w_addr" [fir.cpp:16]   --->   Operation 33 'load' 'fir_int_int_w_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 34 [5/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 34 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 35 [4/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 35 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 36 [3/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 36 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 37 [2/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 37 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %add_ln14" [fir.cpp:16]   --->   Operation 38 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%Acc_addr = getelementptr i32 %Acc, i64 0, i64 %zext_ln16" [fir.cpp:16]   --->   Operation 39 'getelementptr' 'Acc_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 40 [2/2] (2.15ns)   --->   "%Acc_load = load i4 %Acc_addr" [fir.cpp:16]   --->   Operation 40 'load' 'Acc_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 41 [1/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 41 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/2] (2.15ns)   --->   "%Acc_load = load i4 %Acc_addr" [fir.cpp:16]   --->   Operation 42 'load' 'Acc_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.70>
ST_9 : Operation 43 [1/1] (2.70ns)   --->   "%add_ln16 = add i32 %Acc_load, i32 %mul_ln16" [fir.cpp:16]   --->   Operation 43 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:12]   --->   Operation 44 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%Acc_addr_1 = getelementptr i32 %Acc, i64 0, i64 %j_cast1" [fir.cpp:16]   --->   Operation 45 'getelementptr' 'Acc_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (2.15ns)   --->   "%store_ln16 = store i32 %add_ln16, i4 %Acc_addr_1" [fir.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 3.89>
ST_11 : Operation 48 [5/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 48 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 3.89>
ST_12 : Operation 49 [4/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 49 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 3.89>
ST_13 : Operation 50 [3/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 50 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 3.89>
ST_14 : Operation 51 [2/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 51 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.89>
ST_15 : Operation 52 [1/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 52 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 53 [2/2] (2.15ns)   --->   "%Acc_load_1 = load i32 15" [fir.cpp:19]   --->   Operation 53 'load' 'Acc_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 7> <Delay = 2.15>
ST_16 : Operation 54 [1/1] (2.15ns)   --->   "%store_ln18 = store i32 %mul_ln18, i32 0" [fir.cpp:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 55 [1/2] (2.15ns)   --->   "%Acc_load_1 = load i32 15" [fir.cpp:19]   --->   Operation 55 'load' 'Acc_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %Acc_load_1, i32 8, i32 31" [fir.cpp:19]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i24 %trunc_ln" [fir.cpp:19]   --->   Operation 57 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %sext_ln19" [fir.cpp:19]   --->   Operation 58 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [fir.cpp:20]   --->   Operation 59 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.69ns, clock uncertainty: 1.54ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', fir.cpp:14) with incoming values : ('add_ln14', fir.cpp:14) [15]  (1.61 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('j', fir.cpp:14) with incoming values : ('add_ln14', fir.cpp:14) [15]  (0 ns)
	'getelementptr' operation ('fir_int_int_w_addr', fir.cpp:16) [24]  (0 ns)
	'load' operation ('fir_int_int_w_load', fir.cpp:16) on array 'fir_int_int_w' [25]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('fir_int_int_w_load', fir.cpp:16) on array 'fir_int_int_w' [25]  (2.15 ns)

 <State 4>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', fir.cpp:16) [26]  (3.9 ns)

 <State 5>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', fir.cpp:16) [26]  (3.9 ns)

 <State 6>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', fir.cpp:16) [26]  (3.9 ns)

 <State 7>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', fir.cpp:16) [26]  (3.9 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', fir.cpp:16) [26]  (3.9 ns)

 <State 9>: 2.7ns
The critical path consists of the following:
	'add' operation ('add_ln16', fir.cpp:16) [30]  (2.7 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('Acc_addr_1', fir.cpp:16) [31]  (0 ns)
	'store' operation ('store_ln16', fir.cpp:16) of variable 'add_ln16', fir.cpp:16 on array 'Acc' [32]  (2.15 ns)

 <State 11>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir.cpp:18) [35]  (3.9 ns)

 <State 12>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir.cpp:18) [35]  (3.9 ns)

 <State 13>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir.cpp:18) [35]  (3.9 ns)

 <State 14>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir.cpp:18) [35]  (3.9 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir.cpp:18) [35]  (3.9 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln18', fir.cpp:18) of variable 'mul_ln18', fir.cpp:18 on array 'Acc' [36]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
