\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\-:\begin{DoxyCompactList}
\item \contentsline{section}{src.\-codegen.\-codegen}{\pageref{classsrc_1_1codegen_1_1codegen}}{}
\item Exception\begin{DoxyCompactList}
\item \contentsline{section}{verilog\-\_\-generator.\-Register\-Generation\-Error}{\pageref{classverilog__generator_1_1RegisterGenerationError}}{}
\end{DoxyCompactList}
\item \contentsline{section}{src.\-memgen.\-memgen}{\pageref{classsrc_1_1memgen_1_1memgen}}{}
\item \contentsline{section}{verilog\-\_\-generator.\-Module\-Instance}{\pageref{classverilog__generator_1_1ModuleInstance}}{}
\item \contentsline{section}{verilog\-\_\-generator.\-Port}{\pageref{classverilog__generator_1_1Port}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{verilog\-\_\-generator.\-A\-X\-I\-Port}{\pageref{classverilog__generator_1_1AXIPort}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{verilog\-\_\-generator.\-Feedthrough\-Port}{\pageref{classverilog__generator_1_1FeedthroughPort}}{}
\end{DoxyCompactList}
\item \contentsline{section}{verilog\-\_\-generator.\-Clock\-Reset\-Port}{\pageref{classverilog__generator_1_1ClockResetPort}}{}
\end{DoxyCompactList}
\item \contentsline{section}{src.\-spec\-\_\-flow.\-spec\-\_\-flow}{\pageref{classsrc_1_1spec__flow_1_1spec__flow}}{}
\item \contentsline{section}{src.\-verilog\-\_\-parser.\-verilog\-\_\-parser}{\pageref{classsrc_1_1verilog__parser_1_1verilog__parser}}{}
\item \contentsline{section}{verilog\-\_\-generator.\-Verilog\-Interface}{\pageref{classverilog__generator_1_1VerilogInterface}}{}
\item Ordered\-Dict\begin{DoxyCompactList}
\item \contentsline{section}{fb\-\_\-utils.\-Custom\-Ordered\-Dict}{\pageref{classfb__utils_1_1CustomOrderedDict}}{}
\item \contentsline{section}{src.\-fb\-\_\-utils.\-Custom\-Ordered\-Dict}{\pageref{classsrc_1_1fb__utils_1_1CustomOrderedDict}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
