# TCL File Generated by Component Editor 16.1
# Thu Jul 20 15:12:13 EEST 2017
# DO NOT MODIFY


# 
# edac_sdram_controller "EDAC SDRAM Controller" v1.0
# Eleftherios Kyriakakis for SEUD-MIST Satellite project at KTH 2017.07.20.15:12:13
# Error Detection and Correction SDRAM Controller using TMR memory mapping
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module edac_sdram_controller
# 
set_module_property DESCRIPTION "Error Detection and Correction SDRAM Controller using TMR memory mapping"
set_module_property NAME edac_sdram_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Memory Interfaces and Controllers/SDRAM"
set_module_property AUTHOR "Eleftherios Kyriakakis for SEUD-MIST Satellite project at KTH"
set_module_property DISPLAY_NAME "EDAC SDRAM Controller"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sdram_ctrl_tmr_avs_multiport_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file OBUF.vhd VHDL PATH ../controller_src/altera/OBUF.vhd
add_fileset_file IOBUF.vhd VHDL PATH ../controller_src/altera/IOBUF.vhd
add_fileset_file utils_pack.vhd VHDL PATH ../controller_src/utils_pack.vhd
add_fileset_file sdram_ctrl_tmr.vhd VHDL PATH ../controller_src/altera/sdram_ctrl_tmr.vhd
add_fileset_file tmr_voter.vhd VHDL PATH ../controller_src/tmr_voter.vhd
add_fileset_file tmr_address_mask.vhd VHDL PATH ../controller_src/tmr_address_mask.vhd
add_fileset_file tmr_error_generator.vhd VHDL PATH ../controller_src/tmr_error_generator.vhd
add_fileset_file sdram_ctrl_tmr_healer.vhd VHDL PATH ../controller_src/sdram_ctrl_tmr_healer.vhd
add_fileset_file sdram_ctrl_tmr_scrubber.vhd VHDL PATH ../controller_src/sdram_ctrl_tmr_scrubber.vhd
add_fileset_file sdram_ctrl_tmr_top.vhd VHDL PATH ../controller_src/sdram_ctrl_tmr_top.vhd
add_fileset_file sdram_ctrl_tmr_avs_interface.vhd VHDL PATH ../controller_src/altera/sdram_ctrl_tmr_avs_interface.vhd
add_fileset_file avs_dualport_fixed_arbiter.vhd VHDL PATH ../controller_src/altera/avs_dualport_fixed_arbiter.vhd
add_fileset_file sdram_ctrl_tmr_avs_multiport_interface.vhd VHDL PATH ../controller_src/altera/sdram_ctrl_tmr_avs_multiport_interface.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter DQM_WIDTH INTEGER 2
set_parameter_property DQM_WIDTH DEFAULT_VALUE 2
set_parameter_property DQM_WIDTH DISPLAY_NAME DQM_WIDTH
set_parameter_property DQM_WIDTH TYPE INTEGER
set_parameter_property DQM_WIDTH UNITS None
set_parameter_property DQM_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DQM_WIDTH HDL_PARAMETER true
add_parameter ROW_WIDTH INTEGER 13
set_parameter_property ROW_WIDTH DEFAULT_VALUE 13
set_parameter_property ROW_WIDTH DISPLAY_NAME ROW_WIDTH
set_parameter_property ROW_WIDTH TYPE INTEGER
set_parameter_property ROW_WIDTH UNITS None
set_parameter_property ROW_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ROW_WIDTH HDL_PARAMETER true
add_parameter COLS_WIDTH INTEGER 10
set_parameter_property COLS_WIDTH DEFAULT_VALUE 10
set_parameter_property COLS_WIDTH DISPLAY_NAME COLS_WIDTH
set_parameter_property COLS_WIDTH TYPE INTEGER
set_parameter_property COLS_WIDTH UNITS None
set_parameter_property COLS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property COLS_WIDTH HDL_PARAMETER true
add_parameter BANK_WIDTH INTEGER 2
set_parameter_property BANK_WIDTH DEFAULT_VALUE 2
set_parameter_property BANK_WIDTH DISPLAY_NAME BANK_WIDTH
set_parameter_property BANK_WIDTH TYPE INTEGER
set_parameter_property BANK_WIDTH UNITS None
set_parameter_property BANK_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BANK_WIDTH HDL_PARAMETER true
add_parameter NOP_BOOT_CYCLES INTEGER 10000
set_parameter_property NOP_BOOT_CYCLES DEFAULT_VALUE 10000
set_parameter_property NOP_BOOT_CYCLES DISPLAY_NAME NOP_BOOT_CYCLES
set_parameter_property NOP_BOOT_CYCLES TYPE INTEGER
set_parameter_property NOP_BOOT_CYCLES UNITS None
set_parameter_property NOP_BOOT_CYCLES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NOP_BOOT_CYCLES HDL_PARAMETER true
add_parameter REF_PERIOD INTEGER 92
set_parameter_property REF_PERIOD DEFAULT_VALUE 92
set_parameter_property REF_PERIOD DISPLAY_NAME REF_PERIOD
set_parameter_property REF_PERIOD TYPE INTEGER
set_parameter_property REF_PERIOD UNITS None
set_parameter_property REF_PERIOD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REF_PERIOD HDL_PARAMETER true
add_parameter REF_COMMAND_COUNT INTEGER 8
set_parameter_property REF_COMMAND_COUNT DEFAULT_VALUE 8
set_parameter_property REF_COMMAND_COUNT DISPLAY_NAME REF_COMMAND_COUNT
set_parameter_property REF_COMMAND_COUNT TYPE INTEGER
set_parameter_property REF_COMMAND_COUNT UNITS None
set_parameter_property REF_COMMAND_COUNT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REF_COMMAND_COUNT HDL_PARAMETER true
add_parameter REF_COMMAND_PERIOD INTEGER 8
set_parameter_property REF_COMMAND_PERIOD DEFAULT_VALUE 8
set_parameter_property REF_COMMAND_PERIOD DISPLAY_NAME REF_COMMAND_PERIOD
set_parameter_property REF_COMMAND_PERIOD TYPE INTEGER
set_parameter_property REF_COMMAND_PERIOD UNITS None
set_parameter_property REF_COMMAND_PERIOD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REF_COMMAND_PERIOD HDL_PARAMETER true
add_parameter PRECH_COMMAND_PERIOD INTEGER 2
set_parameter_property PRECH_COMMAND_PERIOD DEFAULT_VALUE 2
set_parameter_property PRECH_COMMAND_PERIOD DISPLAY_NAME PRECH_COMMAND_PERIOD
set_parameter_property PRECH_COMMAND_PERIOD TYPE INTEGER
set_parameter_property PRECH_COMMAND_PERIOD UNITS None
set_parameter_property PRECH_COMMAND_PERIOD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property PRECH_COMMAND_PERIOD HDL_PARAMETER true
add_parameter ACT_TO_RW_CYCLES INTEGER 2
set_parameter_property ACT_TO_RW_CYCLES DEFAULT_VALUE 2
set_parameter_property ACT_TO_RW_CYCLES DISPLAY_NAME ACT_TO_RW_CYCLES
set_parameter_property ACT_TO_RW_CYCLES TYPE INTEGER
set_parameter_property ACT_TO_RW_CYCLES UNITS None
set_parameter_property ACT_TO_RW_CYCLES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ACT_TO_RW_CYCLES HDL_PARAMETER true
add_parameter IN_DATA_TO_PRE INTEGER 2
set_parameter_property IN_DATA_TO_PRE DEFAULT_VALUE 2
set_parameter_property IN_DATA_TO_PRE DISPLAY_NAME IN_DATA_TO_PRE
set_parameter_property IN_DATA_TO_PRE TYPE INTEGER
set_parameter_property IN_DATA_TO_PRE UNITS None
set_parameter_property IN_DATA_TO_PRE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IN_DATA_TO_PRE HDL_PARAMETER true
add_parameter CAS_LAT_CYCLES INTEGER 2
set_parameter_property CAS_LAT_CYCLES DEFAULT_VALUE 2
set_parameter_property CAS_LAT_CYCLES DISPLAY_NAME CAS_LAT_CYCLES
set_parameter_property CAS_LAT_CYCLES TYPE INTEGER
set_parameter_property CAS_LAT_CYCLES UNITS None
set_parameter_property CAS_LAT_CYCLES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CAS_LAT_CYCLES HDL_PARAMETER true
add_parameter MODE_REG_CYCLES INTEGER 2
set_parameter_property MODE_REG_CYCLES DEFAULT_VALUE 2
set_parameter_property MODE_REG_CYCLES DISPLAY_NAME MODE_REG_CYCLES
set_parameter_property MODE_REG_CYCLES TYPE INTEGER
set_parameter_property MODE_REG_CYCLES UNITS None
set_parameter_property MODE_REG_CYCLES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MODE_REG_CYCLES HDL_PARAMETER true
add_parameter BURST_LENGTH INTEGER 0
set_parameter_property BURST_LENGTH DEFAULT_VALUE 0
set_parameter_property BURST_LENGTH DISPLAY_NAME BURST_LENGTH
set_parameter_property BURST_LENGTH TYPE INTEGER
set_parameter_property BURST_LENGTH UNITS None
set_parameter_property BURST_LENGTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURST_LENGTH HDL_PARAMETER true
add_parameter DRIVE_STRENGTH INTEGER 0
set_parameter_property DRIVE_STRENGTH DEFAULT_VALUE 0
set_parameter_property DRIVE_STRENGTH DISPLAY_NAME DRIVE_STRENGTH
set_parameter_property DRIVE_STRENGTH TYPE INTEGER
set_parameter_property DRIVE_STRENGTH UNITS None
set_parameter_property DRIVE_STRENGTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DRIVE_STRENGTH HDL_PARAMETER true
add_parameter RAM_COLS INTEGER 1024
set_parameter_property RAM_COLS DEFAULT_VALUE 1024
set_parameter_property RAM_COLS DISPLAY_NAME RAM_COLS
set_parameter_property RAM_COLS TYPE INTEGER
set_parameter_property RAM_COLS UNITS None
set_parameter_property RAM_COLS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RAM_COLS HDL_PARAMETER true
add_parameter RAM_ROWS INTEGER 8192
set_parameter_property RAM_ROWS DEFAULT_VALUE 8192
set_parameter_property RAM_ROWS DISPLAY_NAME RAM_ROWS
set_parameter_property RAM_ROWS TYPE INTEGER
set_parameter_property RAM_ROWS UNITS None
set_parameter_property RAM_ROWS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RAM_ROWS HDL_PARAMETER true
add_parameter RAM_BANKS INTEGER 4
set_parameter_property RAM_BANKS DEFAULT_VALUE 4
set_parameter_property RAM_BANKS DISPLAY_NAME RAM_BANKS
set_parameter_property RAM_BANKS TYPE INTEGER
set_parameter_property RAM_BANKS UNITS None
set_parameter_property RAM_BANKS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RAM_BANKS HDL_PARAMETER true
add_parameter TMR_COLS INTEGER 768
set_parameter_property TMR_COLS DEFAULT_VALUE 768
set_parameter_property TMR_COLS DISPLAY_NAME TMR_COLS
set_parameter_property TMR_COLS TYPE INTEGER
set_parameter_property TMR_COLS UNITS None
set_parameter_property TMR_COLS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TMR_COLS HDL_PARAMETER true
add_parameter SCRUBBER_WAIT_CYCLES INTEGER 64
set_parameter_property SCRUBBER_WAIT_CYCLES DEFAULT_VALUE 64
set_parameter_property SCRUBBER_WAIT_CYCLES DISPLAY_NAME SCRUBBER_WAIT_CYCLES
set_parameter_property SCRUBBER_WAIT_CYCLES TYPE INTEGER
set_parameter_property SCRUBBER_WAIT_CYCLES UNITS None
set_parameter_property SCRUBBER_WAIT_CYCLES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SCRUBBER_WAIT_CYCLES HDL_PARAMETER true
add_parameter EXT_MODE_REG_EN BOOLEAN true
set_parameter_property EXT_MODE_REG_EN DEFAULT_VALUE true
set_parameter_property EXT_MODE_REG_EN DISPLAY_NAME EXT_MODE_REG_EN
set_parameter_property EXT_MODE_REG_EN TYPE BOOLEAN
set_parameter_property EXT_MODE_REG_EN UNITS None
set_parameter_property EXT_MODE_REG_EN HDL_PARAMETER true
add_parameter GEN_ERR_INJ BOOLEAN false
set_parameter_property GEN_ERR_INJ DEFAULT_VALUE false
set_parameter_property GEN_ERR_INJ DISPLAY_NAME GEN_ERR_INJ
set_parameter_property GEN_ERR_INJ TYPE BOOLEAN
set_parameter_property GEN_ERR_INJ UNITS None
set_parameter_property GEN_ERR_INJ HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rsi_reset_n reset_n Input 1


# 
# connection point porta
# 
add_interface porta avalon end
set_interface_property porta addressUnits WORDS
set_interface_property porta associatedClock clock
set_interface_property porta associatedReset reset
set_interface_property porta bitsPerSymbol 8
set_interface_property porta burstOnBurstBoundariesOnly false
set_interface_property porta burstcountUnits WORDS
set_interface_property porta explicitAddressSpan 0
set_interface_property porta holdTime 0
set_interface_property porta linewrapBursts false
set_interface_property porta maximumPendingReadTransactions 1
set_interface_property porta maximumPendingWriteTransactions 0
set_interface_property porta readLatency 0
set_interface_property porta readWaitTime 1
set_interface_property porta setupTime 0
set_interface_property porta timingUnits Cycles
set_interface_property porta writeWaitTime 0
set_interface_property porta ENABLED true
set_interface_property porta EXPORT_OF ""
set_interface_property porta PORT_NAME_MAP ""
set_interface_property porta CMSIS_SVD_VARIABLES ""
set_interface_property porta SVD_ADDRESS_GROUP ""

add_interface_port porta portA_address address Input bank_width+row_width+cols_width
add_interface_port porta portA_read read Input 1
add_interface_port porta portA_readdata readdata Output data_width
add_interface_port porta portA_write write Input 1
add_interface_port porta portA_writedata writedata Input data_width
add_interface_port porta portA_waitrequest waitrequest Output 1
add_interface_port porta portA_readdatavalid readdatavalid Output 1
set_interface_assignment porta embeddedsw.configuration.isFlash 0
set_interface_assignment porta embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment porta embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment porta embeddedsw.configuration.isPrintableDevice 0


# 
# connection point portb
# 
add_interface portb avalon end
set_interface_property portb addressUnits SYMBOLS
set_interface_property portb associatedClock clock
set_interface_property portb associatedReset reset
set_interface_property portb bitsPerSymbol 8
set_interface_property portb burstOnBurstBoundariesOnly false
set_interface_property portb burstcountUnits WORDS
set_interface_property portb explicitAddressSpan 0
set_interface_property portb holdTime 0
set_interface_property portb linewrapBursts false
set_interface_property portb maximumPendingReadTransactions 1
set_interface_property portb maximumPendingWriteTransactions 0
set_interface_property portb readLatency 0
set_interface_property portb readWaitTime 1
set_interface_property portb setupTime 0
set_interface_property portb timingUnits Cycles
set_interface_property portb writeWaitTime 0
set_interface_property portb ENABLED true
set_interface_property portb EXPORT_OF ""
set_interface_property portb PORT_NAME_MAP ""
set_interface_property portb CMSIS_SVD_VARIABLES ""
set_interface_property portb SVD_ADDRESS_GROUP ""

add_interface_port portb portB_address address Input bank_width+row_width+cols_width
add_interface_port portb portB_read read Input 1
add_interface_port portb portB_readdata readdata Output data_width
add_interface_port portb portB_write write Input 1
add_interface_port portb portB_writedata writedata Input data_width
add_interface_port portb portB_waitrequest waitrequest Output 1
add_interface_port portb portB_readdatavalid readdatavalid Output 1
set_interface_assignment portb embeddedsw.configuration.isFlash 0
set_interface_assignment portb embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment portb embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment portb embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock csi_clock clk Input 1


# 
# connection point debug
# 
add_interface debug conduit end
set_interface_property debug associatedClock clock
set_interface_property debug associatedReset ""
set_interface_property debug ENABLED true
set_interface_property debug EXPORT_OF ""
set_interface_property debug PORT_NAME_MAP ""
set_interface_property debug CMSIS_SVD_VARIABLES ""
set_interface_property debug SVD_ADDRESS_GROUP ""

add_interface_port debug err_counter_o err_counter_o Output data_width
add_interface_port debug err_detect_o err_detect_o Output 1
add_interface_port debug healing_proc_run_o healing_proc_run_o Output 1
add_interface_port debug mem_ready_o mem_ready_o Output 1
add_interface_port debug scrubbing_proc_run_o scrubbing_proc_run_o Output 1
add_interface_port debug voted_data_o voted_data_o Output data_width


# 
# connection point sdram
# 
add_interface sdram conduit end
set_interface_property sdram associatedClock clock
set_interface_property sdram associatedReset ""
set_interface_property sdram ENABLED true
set_interface_property sdram EXPORT_OF ""
set_interface_property sdram PORT_NAME_MAP ""
set_interface_property sdram CMSIS_SVD_VARIABLES ""
set_interface_property sdram SVD_ADDRESS_GROUP ""

add_interface_port sdram cke_o cke_o Output 1
add_interface_port sdram bank_o bank_o Output BANK_WIDTH
add_interface_port sdram addr_o addr_o Output ROW_WIDTH
add_interface_port sdram cs_o cs_o Output 1
add_interface_port sdram ras_o ras_o Output 1
add_interface_port sdram cas_o cas_o Output 1
add_interface_port sdram we_o we_o Output 1
add_interface_port sdram dqm_o dqm_o Output dqm_width
add_interface_port sdram dataQ_io dataQ_io Bidir data_width

