<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1507HallSensoredTrapMotorControlLibrary: Motor Driver/DRV8316</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1507HallSensoredTrapMotorControlLibrary
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Motor Driver/DRV8316</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines DRV8316 instance.  <a href="struct_d_r_v8316___instance.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga10362cb2e5cf0702c76261c03f3bd040"><td class="memItemLeft" align="right" valign="top"><a id="ga10362cb2e5cf0702c76261c03f3bd040"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga10362cb2e5cf0702c76261c03f3bd040">DRV8316_ADDR_MASK</a>&#160;&#160;&#160;(0x7E00)</td></tr>
<tr class="memdesc:ga10362cb2e5cf0702c76261c03f3bd040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the address mask. <br /></td></tr>
<tr class="separator:ga10362cb2e5cf0702c76261c03f3bd040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c8f4100dfa46f97e5dcd1fedf16e3d"><td class="memItemLeft" align="right" valign="top"><a id="gab0c8f4100dfa46f97e5dcd1fedf16e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab0c8f4100dfa46f97e5dcd1fedf16e3d">DRV8316_DATA_MASK</a>&#160;&#160;&#160;(0x00FF)</td></tr>
<tr class="memdesc:gab0c8f4100dfa46f97e5dcd1fedf16e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data mask. <br /></td></tr>
<tr class="separator:gab0c8f4100dfa46f97e5dcd1fedf16e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd58b4d653c1b398edc76c753e20d49e"><td class="memItemLeft" align="right" valign="top"><a id="gabd58b4d653c1b398edc76c753e20d49e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gabd58b4d653c1b398edc76c753e20d49e">DRV8316_DATA_TRANSMIT_TO_READ</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="memdesc:gabd58b4d653c1b398edc76c753e20d49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data transmitted while reading a register. <br /></td></tr>
<tr class="separator:gabd58b4d653c1b398edc76c753e20d49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37bf78584fb3a4b025b0d5c9eb8c209"><td class="memItemLeft" align="right" valign="top"><a id="gaf37bf78584fb3a4b025b0d5c9eb8c209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf37bf78584fb3a4b025b0d5c9eb8c209">DRV8316_INITIAL_PARITY</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="memdesc:gaf37bf78584fb3a4b025b0d5c9eb8c209"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the initial parity of command word. <br /></td></tr>
<tr class="separator:gaf37bf78584fb3a4b025b0d5c9eb8c209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82c22de716bfd1e09a77bed396b7dc0"><td class="memItemLeft" align="right" valign="top"><a id="gab82c22de716bfd1e09a77bed396b7dc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab82c22de716bfd1e09a77bed396b7dc0">DRV8316_PARITY_CHECK</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="memdesc:gab82c22de716bfd1e09a77bed396b7dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the parity checking bit. <br /></td></tr>
<tr class="separator:gab82c22de716bfd1e09a77bed396b7dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb73d70a3ae88a1b080cb6f06c0e2cab"><td class="memItemLeft" align="right" valign="top"><a id="gabb73d70a3ae88a1b080cb6f06c0e2cab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gabb73d70a3ae88a1b080cb6f06c0e2cab">DRV8316_RIGHT_SHIFT_REGISTER</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gabb73d70a3ae88a1b080cb6f06c0e2cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the number of bits right shifted. <br /></td></tr>
<tr class="separator:gabb73d70a3ae88a1b080cb6f06c0e2cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ceac4066f6b2b23c3822158a49395"><td class="memItemLeft" align="right" valign="top"><a id="ga2c6ceac4066f6b2b23c3822158a49395"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2c6ceac4066f6b2b23c3822158a49395">DRV8316_PARITY_BIT_POSITION</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga2c6ceac4066f6b2b23c3822158a49395"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the position of the parity in command word. <br /></td></tr>
<tr class="separator:ga2c6ceac4066f6b2b23c3822158a49395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebaa176346f89611af868a201a61e22"><td class="memItemLeft" align="right" valign="top"><a id="ga5ebaa176346f89611af868a201a61e22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga5ebaa176346f89611af868a201a61e22">DRV8316_ADDR_BIT_POSITION</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:ga5ebaa176346f89611af868a201a61e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the position of the parity in command word. <br /></td></tr>
<tr class="separator:ga5ebaa176346f89611af868a201a61e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c44faf3071439bca6c1a2b066b024a"><td class="memItemLeft" align="right" valign="top"><a id="gad1c44faf3071439bca6c1a2b066b024a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gad1c44faf3071439bca6c1a2b066b024a">DRV8316_SPICMD_BIT_POSITION</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="memdesc:gad1c44faf3071439bca6c1a2b066b024a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the position of the parity in command word. <br /></td></tr>
<tr class="separator:gad1c44faf3071439bca6c1a2b066b024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbf9b7c216c13ff141f40957e5c492c"><td class="memItemLeft" align="right" valign="top"><a id="gaecbf9b7c216c13ff141f40957e5c492c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaecbf9b7c216c13ff141f40957e5c492c">DRV8316_CLEAR_BIT_MASK</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="memdesc:gaecbf9b7c216c13ff141f40957e5c492c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the claer bit mask. <br /></td></tr>
<tr class="separator:gaecbf9b7c216c13ff141f40957e5c492c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2addf4934f9e6c9ba83e7e09c84778c8"><td class="memItemLeft" align="right" valign="top"><a id="ga2addf4934f9e6c9ba83e7e09c84778c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2addf4934f9e6c9ba83e7e09c84778c8">DRV8316_MAXIMUM_RESET_TIME</a>&#160;&#160;&#160;(40)</td></tr>
<tr class="memdesc:ga2addf4934f9e6c9ba83e7e09c84778c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the time to clear the nSLEEP pin to reset faults. <br /></td></tr>
<tr class="separator:ga2addf4934f9e6c9ba83e7e09c84778c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c8c13e87729fb9b197618955557e42"><td class="memItemLeft" align="right" valign="top"><a id="ga45c8c13e87729fb9b197618955557e42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga45c8c13e87729fb9b197618955557e42">DRV8316_MAXIMUM_WAKEUP_TIME</a>&#160;&#160;&#160;(2000)</td></tr>
<tr class="memdesc:ga45c8c13e87729fb9b197618955557e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the time to wakeup the drv after reset. <br /></td></tr>
<tr class="separator:ga45c8c13e87729fb9b197618955557e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13062ac7e4e2b84c5877b2931749456"><td class="memItemLeft" align="right" valign="top"><a id="gae13062ac7e4e2b84c5877b2931749456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae13062ac7e4e2b84c5877b2931749456">DRV8316_VOLTAGE_CONV_CONST</a>&#160;&#160;&#160;_IQ20(13.417)</td></tr>
<tr class="memdesc:gae13062ac7e4e2b84c5877b2931749456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines voltage conversion constant. <br /></td></tr>
<tr class="separator:gae13062ac7e4e2b84c5877b2931749456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39fd6a10d5fd5d74359983b27b746b8d"><td class="memItemLeft" align="right" valign="top"><a id="ga39fd6a10d5fd5d74359983b27b746b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga39fd6a10d5fd5d74359983b27b746b8d">DRV8316_CSA_REF_VOLTAGE</a>&#160;&#160;&#160;(3000)</td></tr>
<tr class="memdesc:ga39fd6a10d5fd5d74359983b27b746b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CSA reference voltage. <br /></td></tr>
<tr class="separator:ga39fd6a10d5fd5d74359983b27b746b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb86690f42d665e7deb1741c4e4926ad"><td class="memItemLeft" align="right" valign="top"><a id="gaeb86690f42d665e7deb1741c4e4926ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaeb86690f42d665e7deb1741c4e4926ad">DRV8316_CSAGAIN_0P15VA_IQ</a>&#160;&#160;&#160;_IQ20(0.15)</td></tr>
<tr class="memdesc:gaeb86690f42d665e7deb1741c4e4926ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CSA gains 0.15 in IQ20. <br /></td></tr>
<tr class="separator:gaeb86690f42d665e7deb1741c4e4926ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6e61b592c7371b3cf793c47f89b687"><td class="memItemLeft" align="right" valign="top"><a id="gabb6e61b592c7371b3cf793c47f89b687"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gabb6e61b592c7371b3cf793c47f89b687">DRV8316_CSAGAIN_0P3VA_IQ</a>&#160;&#160;&#160;_IQ20(0.3)</td></tr>
<tr class="memdesc:gabb6e61b592c7371b3cf793c47f89b687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CSA gains 0.3 in IQ20. <br /></td></tr>
<tr class="separator:gabb6e61b592c7371b3cf793c47f89b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa270aa0130eb18de09b323028ae9b"><td class="memItemLeft" align="right" valign="top"><a id="gaa4fa270aa0130eb18de09b323028ae9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaa4fa270aa0130eb18de09b323028ae9b">DRV8316_CSAGAIN_0P6VA_IQ</a>&#160;&#160;&#160;_IQ20(0.6)</td></tr>
<tr class="memdesc:gaa4fa270aa0130eb18de09b323028ae9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CSA gains 0.6 in IQ20. <br /></td></tr>
<tr class="separator:gaa4fa270aa0130eb18de09b323028ae9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab545f67bc4706b27555a25777ca95b54"><td class="memItemLeft" align="right" valign="top"><a id="gab545f67bc4706b27555a25777ca95b54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab545f67bc4706b27555a25777ca95b54">DRV8316_CSAGAIN_1P2VA_IQ</a>&#160;&#160;&#160;_IQ20(1.2)</td></tr>
<tr class="memdesc:gab545f67bc4706b27555a25777ca95b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CSA gains 1.2 in IQ20. <br /></td></tr>
<tr class="separator:gab545f67bc4706b27555a25777ca95b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaefef4a3bbe24c5c9c3eba156bc6ad601"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaefef4a3bbe24c5c9c3eba156bc6ad601">DRV8316_CTRL01_MASK</a> { <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggaefef4a3bbe24c5c9c3eba156bc6ad601a5bedf476594819723e0f04e589b2c32f">DRV8316_CTRL01_MASK_REG_LOCK</a> = 0x07 &lt;&lt; 0
 }</td></tr>
<tr class="separator:gaefef4a3bbe24c5c9c3eba156bc6ad601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236bc79f315609bb4b506149f3442547"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga236bc79f315609bb4b506149f3442547">DRV8316_CTRL02_MASK</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga236bc79f315609bb4b506149f3442547a82edabc1c47aeab8567a06ce65e832e4">DRV8316_CTRL02_MASK_CLR_FLT</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga236bc79f315609bb4b506149f3442547a20d8f9af08d5c0a977e6be88a48d1041">DRV8316_CTRL02_MASK_PWM_MODE</a> = 0x03 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga236bc79f315609bb4b506149f3442547aa8d08472a474df7cf7d4f5c7ddfd5686">DRV8316_CTRL02_MASK_SLEW</a> = 0x03 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga236bc79f315609bb4b506149f3442547aed38e60a4f1d072b1f0309ca3a9d7d64">DRV8316_CTRL02_MASK_SDO_MODE</a> = 0x01 &lt;&lt; 5
<br />
 }</td></tr>
<tr class="separator:ga236bc79f315609bb4b506149f3442547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae990ec2e2348345367aad7a8284c7595"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae990ec2e2348345367aad7a8284c7595">DRV8316_CTRL03_MASK</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae990ec2e2348345367aad7a8284c7595a543c8b2ce2ddee4a8d9d67b420f5cd31">DRV8316_CTRL03_MASK_OTW_REP</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae990ec2e2348345367aad7a8284c7595af5b567ff700b0b31015682589bc9e111">DRV8316_CTRL03_MASK_OVP_EN</a> = 0x01 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae990ec2e2348345367aad7a8284c7595a7fb779d273e3ad6885af23f366629014">DRV8316_CTRL03_MASK_OVP_SEL</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae990ec2e2348345367aad7a8284c7595a751a0401c90281f03f35ba916bb806ad">DRV8316_CTRL03_MASK_PWM_100_DUTY_SEL</a> = 0x01 &lt;&lt; 4
<br />
 }</td></tr>
<tr class="separator:gae990ec2e2348345367aad7a8284c7595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac767e1d5b7c904687ec80c53745011dc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gac767e1d5b7c904687ec80c53745011dc">DRV8316_CTRL04_MASK</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac767e1d5b7c904687ec80c53745011dcaf54f0edf05fee76f63b10b1be4dd279a">DRV8316_CTRL04_MASK_OCP_MODE</a> = 0x03 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac767e1d5b7c904687ec80c53745011dcad37ab050cf0bf1f3d0214d2f2eeed013">DRV8316_CTRL04_MASK_OCP_LVL</a> = 0x01 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac767e1d5b7c904687ec80c53745011dcabd973eabfcf115fdb4b2917d3bf5cd6b">DRV8316_CTRL04_MASK_OCP_RETRY</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac767e1d5b7c904687ec80c53745011dca4c7923ac7ae73128ac84fa77d3ea25c4">DRV8316_CTRL04_MASK_OCP_DEG</a> = 0x03 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac767e1d5b7c904687ec80c53745011dca41b80fe8d61ec4af7ad298364009e2e7">DRV8316_CTRL04_MASK_OCP_CBC</a> = 0x01 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac767e1d5b7c904687ec80c53745011dcacec0a0e920b737d4d2f16ec8cd118c6f">DRV8316_CTRL04_MASK_DRV_OFF</a> = 0x01 &lt;&lt; 7
<br />
 }</td></tr>
<tr class="separator:gac767e1d5b7c904687ec80c53745011dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c30afd03e4445f9a227749b85ffd051"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga4c30afd03e4445f9a227749b85ffd051">DRV8316_CTRL05_MASK</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga4c30afd03e4445f9a227749b85ffd051a4fa3951ec9cfcfeb04e54c89e57e1fdf">DRV8316_CTRL05_MASK_CSA_GAIN</a> = 0x03 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga4c30afd03e4445f9a227749b85ffd051ab41ca6fd40d22a750fd51a3f4202dfe0">DRV8316_CTRL05_MASK_EN_ASR</a> = 0x01 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga4c30afd03e4445f9a227749b85ffd051a06bf75f0847ff560625d3a2d4779f1d0">DRV8316_CTRL05_MASK_EN_AAR</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga4c30afd03e4445f9a227749b85ffd051a8999ec1cf83e0b637d9216c29477493d">DRV8316_CTRL05_MASK_ILIM_RECIR</a> = 0x01 &lt;&lt; 6
<br />
 }</td></tr>
<tr class="separator:ga4c30afd03e4445f9a227749b85ffd051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168ccc7e57c1c205d8ccb189a607942d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga168ccc7e57c1c205d8ccb189a607942d">DRV8316_CTRL06_MASK</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga168ccc7e57c1c205d8ccb189a607942da21555f731ac9961eeda928b1711467e6">DRV8316_CTRL06_MASK_BUCK_DIS</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga168ccc7e57c1c205d8ccb189a607942da22ead9db8cd46f82585d2ffce78cfc0f">DRV8316_CTRL06_MASK_BUCK_SEL</a> = 0x03 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga168ccc7e57c1c205d8ccb189a607942daccff0b5dea0797e933767a1a2e6c8833">DRV8316_CTRL06_MASK_BUCK_CL</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga168ccc7e57c1c205d8ccb189a607942da0c75f470d4a13a6799b9efba909f7b48">DRV8316_CTRL06_MASK_BUCK_PS_DIS</a> = 0x01 &lt;&lt; 4
<br />
 }</td></tr>
<tr class="separator:ga168ccc7e57c1c205d8ccb189a607942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226da4a4257d085f0ee2d049c806cee3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga226da4a4257d085f0ee2d049c806cee3">DRV8316_CTRL10_MASK</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga226da4a4257d085f0ee2d049c806cee3a530218c89fcce6d31ff88d6804610e32">DRV8316_CTRL10_MASK_DLY_TARGET</a> = 0x0F &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga226da4a4257d085f0ee2d049c806cee3aaf5f03f9274e28367ee0629281889b11">DRV8316_CTRL10_MASK_DLYCMP_EN</a> = 0x01 &lt;&lt; 4
<br />
 }</td></tr>
<tr class="separator:ga226da4a4257d085f0ee2d049c806cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a656684484bc76fac51066ea88bca03"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga3a656684484bc76fac51066ea88bca03">DRV8316_CTRL01</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga3a656684484bc76fac51066ea88bca03a6d96193a6a9468b1f9a73d82922b7c79">DRV8316_CTRL01_REG_UNLOCK</a> = 0x03 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga3a656684484bc76fac51066ea88bca03a037eed89e2a69b72b55e720a9807b710">DRV8316_CTRL01_REG_LOCK</a> = 0x06 &lt;&lt; 0
<br />
 }</td></tr>
<tr class="separator:ga3a656684484bc76fac51066ea88bca03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7f0333d71b0cdf9e26ca0ebcb09941"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2d7f0333d71b0cdf9e26ca0ebcb09941">DRV8316_CTRL02</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941ae86f1b9f111c62b2cd44aa45e1b0a417">DRV8316_CTRL02_CLR_FLT</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941a8bbb82567df6378dae413c864a851bdb">DRV8316_CTRL02_PWMMODE_6x</a> = 0x00 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941ae78c25bcf51d2b2653b527f59d8c3b91">DRV8316_CTRL02_PWMMODE_6x_CL</a> = 0x01 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941a7f6278862d05952c6eebd1ca295c506e">DRV8316_CTRL02_PWMMODE_3x</a> = 0x02 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941aa3b7890a0f93a0c7277aaad65a5a93e1">DRV8316_CTRL02_PWMMODE_3x_CL</a> = 0x03 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941a3542d60b4ca753e5625be7c168e6ea89">DRV8316_CTRL02_SLEWRATE_25</a> = 0x00 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941a70e5d209766fa738bf2cfdec7a36f044">DRV8316_CTRL02_SLEWRATE_50</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941aa38b5c7c990f705d683c91ea3c83f7ba">DRV8316_CTRL02_SLEWRATE_125</a> = 0x02 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941ae42114d9fab50e3cca395fb10b8e3f3d">DRV8316_CTRL02_SLEWRATE_200</a> = 0x03 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941adffe9febe1e532e192c19c10bc517a3a">DRV8316_CTRL02_SDO_OPEN_DRAIN_MODE</a> = 0x00 &lt;&lt; 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941a6e1d444154bef779304306ef72d66b28">DRV8316_CTRL02_SDO_PUSH_PULL_MODE</a> = 0x01 &lt;&lt; 5
<br />
 }</td></tr>
<tr class="separator:ga2d7f0333d71b0cdf9e26ca0ebcb09941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373e142d377cd3ce5fbd4061cc646e62"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga373e142d377cd3ce5fbd4061cc646e62">DRV8316_CTRL03</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62aa4a3eb8814ffd1e3528a9f1b5f2c7234">DRV8316_CTRL03_OTW_REP_DISABLE</a> = 0x00 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62a9a171bfc410697791b93215bc5e3f5e6">DRV8316_CTRL03_OTW_REP_ENABLE</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62ab80d7a906af5810a05574eb910fc2875">DRV8316_CTRL03_OVP_DISABLE</a> = 0x00 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62a1c2ff853013ba7cca0f46e4bf90c9e07">DRV8316_CTRL03_OVP_ENABLE</a> = 0x01 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62a426eb02e15c19bf910d9fe18ea92b44c">DRV8316_CTRL03_OVP_SEL_34V</a> = 0x00 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62ac6445462aea36eb8455f051553e83a4a">DRV8316_CTRL03_OVP_SEL_22V</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62a076db41517813fab33328f9648826072">DRV8316_CTRL03_PWM_20KHZ</a> = 0x00 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga373e142d377cd3ce5fbd4061cc646e62a946d89d1e334dfd8f5d828d9dc3692eb">DRV8316_CTRL03_PWM_40KHZ</a> = 0x01 &lt;&lt; 4
<br />
 }</td></tr>
<tr class="separator:ga373e142d377cd3ce5fbd4061cc646e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4b1b82dd221f9969b402aa15d18e5e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga6c4b1b82dd221f9969b402aa15d18e5e">DRV8316_CTRL04</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5eaec74732d367c5b79828b8e193b18a7c3">DRV8316_CTRL04_OCP_LATCHED</a> = 0x00 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5eaffd8072b5f8584db09b094d0f5e45fa9">DRV8316_CTRL04_OCP_AUTO_RETRY</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea3b40a67d1af11354be5b4ae9768de876">DRV8316_CTRL04_OCP_REPORT</a> = 0x02 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea3bb07ea372ed97c30c6c854608e80eb2">DRV8316_CTRL04_OCP_DISABLE</a> = 0x03 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea4754e126a14401212493b14e82673f4a">DRV8316_CTRL04_OCP_LVL_16A</a> = 0x00 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea3212dafe55ae10a8081e73dadded4990">DRV8316_CTRL04_OCP_LVL_24A</a> = 0x01 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea7c64cf59688d28f59c5656b9a5f39e1f">DRV8316_CTRL04_OCP_RETRY_5MS</a> = 0x00 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5eaa164625570f970af5c0e4d45427ce2f1">DRV8316_CTRL04_OCP_RETRY_500MS</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ead23e77f2ffdb4afbcdadaee90afe6c31">DRV8316_CTRL04_OCP_DEG_0P2US</a> = 0x00 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea8685afd2601268c1487a8a9983759f24">DRV8316_CTRL04_OCP_DEG_0P6US</a> = 0x01 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5eab55ea8a889b769106260f550c92423a8">DRV8316_CTRL04_OCP_DEG_1P25US</a> = 0x02 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea0b25800685a4183bca964bdcab657ca5">DRV8316_CTRL04_OCP_DEG_1P6US</a> = 0x03 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea3aa0ac52d482d51557c7cf719bf7df10">DRV8316_CTRL04_OCP_CBC_DISABLE</a> = 0x00 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5eaecca47230c4cefcf873c7e15b6137307">DRV8316_CTRL04_OCP_CBC_ENABLE</a> = 0x01 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5eadef2cf3fc715bf4cd65a63437bc0ee1b">DRV8316_CTRL04_DRV_OFF_NO_ACTION</a> = 0x00 &lt;&lt; 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga6c4b1b82dd221f9969b402aa15d18e5ea4a5541ca25f70cdf5d5e31248728321a">DRV8316_CTRL04_DRV_OFF_LOW_POWER_MODE</a> = 0x01 &lt;&lt; 7
<br />
 }</td></tr>
<tr class="separator:ga6c4b1b82dd221f9969b402aa15d18e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade620b1bf2bebc6eee73e7cf3668ef8b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gade620b1bf2bebc6eee73e7cf3668ef8b">DRV8316_CTRL05</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba30ff6f4d898ef4a9087a4cd03c66978c">DRV8316_CTRL05_CSA_GAIN_0P15VA</a> = 0x00 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8bac11b5b02358e4930e8b0c6ae41ede4d6">DRV8316_CTRL05_CSA_GAIN_0P3VA</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba0c1ff889bde12819ed52b78d23bcfa8d">DRV8316_CTRL05_CSA_GAIN_0P6VA</a> = 0x02 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba5ed394a962ea70c2a23d783242df5f07">DRV8316_CTRL05_CSA_GAIN_1P2VA</a> = 0x03 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba44b061d219716242d9ddc8a9172ee63f">DRV8316_CTRL05_EN_ASR_DISABLE</a> = 0x00 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba9d5b8669f27a69dce0bf6b054505b534">DRV8316_CTRL05_EN_ASR_ENABLE</a> = 0x01 &lt;&lt; 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba1d88475b5d701fa3b54c020625769ac9">DRV8316_CTRL05_EN_AAR_DISABLE</a> = 0x00 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba950bb0c2ad963689a9128de2127fb808">DRV8316_CTRL05_EN_AAR_ENABLE</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8ba7b53e7751bdde2c895d40641e8ba6e9c">DRV8316_CTRL05_ILIM_RECIR_BRAKE_MODE</a> = 0x00 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggade620b1bf2bebc6eee73e7cf3668ef8bacaa20854073d572c20e58ef447540474">DRV8316_CTRL05_ILIM_RECIR_COAST_MODE</a> = 0x01 &lt;&lt; 6
<br />
 }</td></tr>
<tr class="separator:gade620b1bf2bebc6eee73e7cf3668ef8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f68a73344295e1d72191178c671df3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2f68a73344295e1d72191178c671df3d">DRV8316_CTRL06</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3dad1067cc5344f1eb500e5ecc7d9422263">DRV8316_CTRL06_BUCK_DIS_ENABLE</a> = 0x00 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3dae5986a835a8356cabcf7811d7a18fd7a">DRV8316_CTRL06_BUCK_DIS_DISABLE</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3da5c317f3736548e4d3b6ddf7e5fda92d2">DRV8316_CTRL06_BUCK_SEL_3P3V</a> = 0x00 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3da3dd28c426dcb6a592566bc21b6ab8f25">DRV8316_CTRL06_BUCK_SEL_5P0V</a> = 0x01 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3da7878cb3a01c61fdc26884862efe389ed">DRV8316_CTRL06_BUCK_SEL_4P0V</a> = 0x02 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3da77a4cf36eb4803eb1038c7ec1d734220">DRV8316_CTRL06_BUCK_SEL_5P7V</a> = 0x03 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3dac45106bc2a5305a9d0285c7b529e0351">DRV8316_CTRL06_BUCK_CL_600MA</a> = 0x00 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3daf0709547a8a9db8616f237b43e1a7f16">DRV8316_CTRL06_BUCK_CL_150MA</a> = 0x01 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3da59450402be34924de0e135df2bfd7c51">DRV8316_CTRL06_BUCK_PS_DIS_ENABLE</a> = 0x00 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2f68a73344295e1d72191178c671df3da9b437c1ec8f5c1d5b56803536faa35c6">DRV8316_CTRL06_BUCK_PS_DIS_DISABLE</a> = 0x01 &lt;&lt; 4
<br />
 }</td></tr>
<tr class="separator:ga2f68a73344295e1d72191178c671df3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89e926fc153d52e2dc003cfe7673cb0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gac89e926fc153d52e2dc003cfe7673cb0">DRV8316_CTRL10</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a6fd59c4fa06b45f9cfbfdf66d1e9481f">DRV8316_CTRL10_DLY_TARGET_0P0US</a> = 0x00 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a4715b4458ec4f0a72c3f0d745b4dab1f">DRV8316_CTRL10_DLY_TARGET_0P4US</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0ab616e1e430d67c4cdeed6f11d9651713">DRV8316_CTRL10_DLY_TARGET_0P6US</a> = 0x02 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a4efda1704723e381015ee2453352a312">DRV8316_CTRL10_DLY_TARGET_0P8US</a> = 0x03 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a4d9aa7c102725631ebaf8ae9aba3bfa3">DRV8316_CTRL10_DLY_TARGET_1P0US</a> = 0x04 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a65fbc7659ef3e8399950dca69e311db2">DRV8316_CTRL10_DLY_TARGET_1P2US</a> = 0x05 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0abb2923e9104cb6f82dcabb8f031c06de">DRV8316_CTRL10_DLY_TARGET_1P4US</a> = 0x06 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a0c502dc7b0bd33f8db7c67787f23ddde">DRV8316_CTRL10_DLY_TARGET_1P6US</a> = 0x07 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a35504bd73bad1815c6384cc563d8d8bc">DRV8316_CTRL10_DLY_TARGET_1P8US</a> = 0x08 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0adb4d1bd474fb78d832d26d0f6fd1c9d1">DRV8316_CTRL10_DLY_TARGET_2P0US</a> = 0x09 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0aefeb09f3a7ad315894fa4189fb493c40">DRV8316_CTRL10_DLY_TARGET_2P2US</a> = 0x0A &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a7e43e994d8c3cd407105c609b4eb816a">DRV8316_CTRL10_DLY_TARGET_2P4US</a> = 0x0B &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0acd0ac1f1abc1a713bd123fa786852eb2">DRV8316_CTRL10_DLY_TARGET_2P6US</a> = 0x0C &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0ac8629fd8b907873355d00faa555b6e32">DRV8316_CTRL10_DLY_TARGET_2P8US</a> = 0x0D &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a33632796265035ce2440c10897fd34ae">DRV8316_CTRL10_DLY_TARGET_3P0US</a> = 0x0E &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0a6299a01f03073168903ce61e77a2fa00">DRV8316_CTRL10_DLY_TARGET_3P2US</a> = 0x0F &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0af7f073f22adaa1e202bd191eef686b1e">DRV8316_CTRL10_DLYCMP_EN_DISABLE</a> = 0x00 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggac89e926fc153d52e2dc003cfe7673cb0ac0432fdb54a42fc678d3e1bd4e2c32b2">DRV8316_CTRL10_DLYCMP_EN_ENABLE</a> = 0x01 &lt;&lt; 4
<br />
 }</td></tr>
<tr class="separator:gac89e926fc153d52e2dc003cfe7673cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e68b771157b7178a97c8d66440bc8f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga62e68b771157b7178a97c8d66440bc8f">DRV8316_SPI</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga62e68b771157b7178a97c8d66440bc8fae7c880c6b6248fc2649add89640fa58f">DRV8316_SPI_READ</a> = 1 &lt;&lt; 15, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga62e68b771157b7178a97c8d66440bc8fa8ea658102b7eb29c34f3a8cd856e9c31">DRV8316_SPI_WRITE</a> = 0 &lt;&lt; 15
<br />
 }</td></tr>
<tr class="separator:ga62e68b771157b7178a97c8d66440bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0bc23e54da87246c7417a258078338"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a3abf5bc4996f338834cc3b16df20bded">DRV8316_ADDR_STAT_IC</a> = 0x0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338ab5725ae8a23ab1307a4c12931d85eb4b">DRV8316_ADDR_STAT_1</a> = 0x1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a846b1f1fd1a862fcbfb2257393b9a960">DRV8316_ADDR_STAT_2</a> = 0x2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a9f509aa23a4466a9afab5f3710d42973">DRV8316_ADDR_CTRL_1</a> = 0x3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338ac0a427aab69bd1381f7c23983628eccd">DRV8316_ADDR_CTRL_2</a> = 0x4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a9f4d6d16726c65c600a2e2467cfe60ec">DRV8316_ADDR_CTRL_3</a> = 0x5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a14ed7a9b6c143e125c32684ed82239c6">DRV8316_ADDR_CTRL_4</a> = 0x6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338ad4db8914b593c4aa3d7933f0bd7b8af7">DRV8316_ADDR_CTRL_5</a> = 0x7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a9db143625c7874db8198bc31437dbec8">DRV8316_ADDR_CTRL_6</a> = 0x8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a078bd59d57207cf3c41293d241c9aaa9">DRV8316_ADDR_CTRL_10</a> = 0xC
<br />
 }</td></tr>
<tr class="separator:ga1e0bc23e54da87246c7417a258078338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b98410826de8b26b190fd10a63e712"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga09b98410826de8b26b190fd10a63e712">DRV8316_CSAGAIN</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712a449c718508adb9bf779e8db0962ed534">DRV8316_CSAGAIN_0P15VA</a> = 0x00 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712a070e78e24b940320a23ac386fd4f746d">DRV8316_CSAGAIN_0P3VA</a> = 0x01 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712a4f8cbfeac2fefc93125977e1c8506ac5">DRV8316_CSAGAIN_0P6VA</a> = 0x02 &lt;&lt; 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712ad046dfc9a2d270df270d2f9b4815a6d6">DRV8316_CSAGAIN_1P2VA</a> = 0x03 &lt;&lt; 0
<br />
 }</td></tr>
<tr class="separator:ga09b98410826de8b26b190fd10a63e712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1014d79277c61d8e2ade7232f6c697f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1014d79277c61d8e2ade7232f6c697f9">DRV8316_DRVOFF_PIN_STAT</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1014d79277c61d8e2ade7232f6c697f9aec0e1b9f44e86471ae5d6c82795897c6">DRV8316_DRVOFF_PIN_LOW</a> = HAL_GPIO_PIN_LOW, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1014d79277c61d8e2ade7232f6c697f9ae6e573b8a54f2f343f4a6ca674804630">DRV8316_DRVOFF_PIN_HIGH</a> = HAL_GPIO_PIN_HIGH
<br />
 }</td></tr>
<tr class="separator:ga1014d79277c61d8e2ade7232f6c697f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e44c1b2c786f1f1bc896c0ee55bb50"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae0e44c1b2c786f1f1bc896c0ee55bb50">DRV8316_DRV_NSLEEP_STAT</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae0e44c1b2c786f1f1bc896c0ee55bb50a402a776b8595d7e17151a2b7f982e5fc">DRV8316_DRV_NSLEEP_SLEEP</a> = HAL_GPIO_PIN_LOW, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae0e44c1b2c786f1f1bc896c0ee55bb50a1a606148120fd0c68ba43cb6f69c0066">DRV8316_DRV_NSLEEP_AWAKE</a> = HAL_GPIO_PIN_HIGH
<br />
 }</td></tr>
<tr class="separator:gae0e44c1b2c786f1f1bc896c0ee55bb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab765a4c9b17c09a51709c673d22193b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab765a4c9b17c09a51709c673d22193b9">DRV8316_setDrvoff</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1014d79277c61d8e2ade7232f6c697f9">DRV8316_DRVOFF_PIN_STAT</a> value)</td></tr>
<tr class="memdesc:gab765a4c9b17c09a51709c673d22193b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">set drvoff  <a href="#gab765a4c9b17c09a51709c673d22193b9">More...</a><br /></td></tr>
<tr class="separator:gab765a4c9b17c09a51709c673d22193b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52960b60852207a52c414213224c8aeb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae0e44c1b2c786f1f1bc896c0ee55bb50">DRV8316_DRV_NSLEEP_STAT</a> value)</td></tr>
<tr class="memdesc:ga52960b60852207a52c414213224c8aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">set nSleep  <a href="#ga52960b60852207a52c414213224c8aeb">More...</a><br /></td></tr>
<tr class="separator:ga52960b60852207a52c414213224c8aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a04555e81102acd3475dd75cd26b0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga14a04555e81102acd3475dd75cd26b0d">DRV8316_init</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle)</td></tr>
<tr class="memdesc:ga14a04555e81102acd3475dd75cd26b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">initialize the drv8316 module  <a href="#ga14a04555e81102acd3475dd75cd26b0d">More...</a><br /></td></tr>
<tr class="separator:ga14a04555e81102acd3475dd75cd26b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7901f0b0cf5ab473676430b5dbc3f39"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae7901f0b0cf5ab473676430b5dbc3f39">DRV8316_SPIWrite</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a> addr, uint8_t data)</td></tr>
<tr class="memdesc:gae7901f0b0cf5ab473676430b5dbc3f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">write data to spi  <a href="#gae7901f0b0cf5ab473676430b5dbc3f39">More...</a><br /></td></tr>
<tr class="separator:gae7901f0b0cf5ab473676430b5dbc3f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a2656e1035270fd575e42b4f070bc1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf4a2656e1035270fd575e42b4f070bc1">DRV8316_SPIRead</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a> addr)</td></tr>
<tr class="memdesc:gaf4a2656e1035270fd575e42b4f070bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">write data to spi  <a href="#gaf4a2656e1035270fd575e42b4f070bc1">More...</a><br /></td></tr>
<tr class="separator:gaf4a2656e1035270fd575e42b4f070bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b4a6187c3b2dbc9fe7729019115695"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52b4a6187c3b2dbc9fe7729019115695">DRV8316_enable</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle)</td></tr>
<tr class="memdesc:ga52b4a6187c3b2dbc9fe7729019115695"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DRV.  <a href="#ga52b4a6187c3b2dbc9fe7729019115695">More...</a><br /></td></tr>
<tr class="separator:ga52b4a6187c3b2dbc9fe7729019115695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bccf8d2622f9c45d921848a70bb9d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a> regAddr, uint16_t value, uint16_t mask)</td></tr>
<tr class="memdesc:gaf1bccf8d2622f9c45d921848a70bb9d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">update the drv registers  <a href="#gaf1bccf8d2622f9c45d921848a70bb9d5">More...</a><br /></td></tr>
<tr class="separator:gaf1bccf8d2622f9c45d921848a70bb9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168e238efaebe9f00394900396356911"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga168e238efaebe9f00394900396356911">DRV8316_updateCSAScaleFactor</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga09b98410826de8b26b190fd10a63e712">DRV8316_CSAGAIN</a> csa)</td></tr>
<tr class="memdesc:ga168e238efaebe9f00394900396356911"><td class="mdescLeft">&#160;</td><td class="mdescRight">updates the current gain scale factor  <a href="#ga168e238efaebe9f00394900396356911">More...</a><br /></td></tr>
<tr class="separator:ga168e238efaebe9f00394900396356911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027c3ae3f3e906e09b309f040e84efd9"><td class="memItemLeft" align="right" valign="top">_iq20&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga027c3ae3f3e906e09b309f040e84efd9">DRV8316_getVoltage</a> (<a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa24d889c6b7446ca4f353f9e66dbf2a">HAL_ADC_CHAN</a> chan)</td></tr>
<tr class="memdesc:ga027c3ae3f3e906e09b309f040e84efd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get voltage from adc channel.  <a href="#ga027c3ae3f3e906e09b309f040e84efd9">More...</a><br /></td></tr>
<tr class="separator:ga027c3ae3f3e906e09b309f040e84efd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25253fa680b2137f1259bc3d75a016da"><td class="memItemLeft" align="right" valign="top">_iq20&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga25253fa680b2137f1259bc3d75a016da">DRV8316_getCurrent</a> (<a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa24d889c6b7446ca4f353f9e66dbf2a">HAL_ADC_CHAN</a> chan, <a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, _iq20 vRef)</td></tr>
<tr class="memdesc:ga25253fa680b2137f1259bc3d75a016da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current from adc channel.  <a href="#ga25253fa680b2137f1259bc3d75a016da">More...</a><br /></td></tr>
<tr class="separator:ga25253fa680b2137f1259bc3d75a016da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51486c113a3b0da7f36aa7551e5c6566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga51486c113a3b0da7f36aa7551e5c6566">DRV8316_ADCVRefSel</a> (<a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga2639d75737992092fe609dd9bc0c16f4">HAL_ADC_VREF</a> adcRef, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa24d889c6b7446ca4f353f9e66dbf2a">HAL_ADC_CHAN</a> chan, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga2e4f068697ba7abda2778f931fbc0086">HAL_ADC_INT_VREF</a> internalVRef, uint16_t externalVRef)</td></tr>
<tr class="memdesc:ga51486c113a3b0da7f36aa7551e5c6566"><td class="mdescLeft">&#160;</td><td class="mdescRight">updates the adc voltage reference  <a href="#ga51486c113a3b0da7f36aa7551e5c6566">More...</a><br /></td></tr>
<tr class="separator:ga51486c113a3b0da7f36aa7551e5c6566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9882a7ad7085b2c380e5102578a6a9aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga9882a7ad7085b2c380e5102578a6a9aa">DRV8316_updateSPICsagain</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga09b98410826de8b26b190fd10a63e712">DRV8316_CSAGAIN</a> csaGain)</td></tr>
<tr class="memdesc:ga9882a7ad7085b2c380e5102578a6a9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the SPI CSA gain register.  <a href="#ga9882a7ad7085b2c380e5102578a6a9aa">More...</a><br /></td></tr>
<tr class="separator:ga9882a7ad7085b2c380e5102578a6a9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f4ad3b1f575e753a0882738c5c65e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga6f4f4ad3b1f575e753a0882738c5c65e">DRV8316_unlockRegs</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle)</td></tr>
<tr class="memdesc:ga6f4f4ad3b1f575e753a0882738c5c65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock all registers  <a href="#ga6f4f4ad3b1f575e753a0882738c5c65e">More...</a><br /></td></tr>
<tr class="separator:ga6f4f4ad3b1f575e753a0882738c5c65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b5c341ef54d632939e5b2726ca0b2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga99b5c341ef54d632939e5b2726ca0b2e">DRV8316_clearfaultBit</a> (<a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *drvHandle)</td></tr>
<tr class="memdesc:ga99b5c341ef54d632939e5b2726ca0b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">clear the status registers  <a href="#ga99b5c341ef54d632939e5b2726ca0b2e">More...</a><br /></td></tr>
<tr class="separator:ga99b5c341ef54d632939e5b2726ca0b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb83381f6514985feef7f4b1c4c7215"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE _iq20&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga9bb83381f6514985feef7f4b1c4c7215">DRV8316_getcsaVref</a> (uint16_t vRef)</td></tr>
<tr class="memdesc:ga9bb83381f6514985feef7f4b1c4c7215"><td class="mdescLeft">&#160;</td><td class="mdescRight">get Current reference in IQ20  <a href="#ga9bb83381f6514985feef7f4b1c4c7215">More...</a><br /></td></tr>
<tr class="separator:ga9bb83381f6514985feef7f4b1c4c7215"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaefef4a3bbe24c5c9c3eba156bc6ad601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefef4a3bbe24c5c9c3eba156bc6ad601">&sect;&nbsp;</a></span>DRV8316_CTRL01_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaefef4a3bbe24c5c9c3eba156bc6ad601">DRV8316_CTRL01_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaefef4a3bbe24c5c9c3eba156bc6ad601a5bedf476594819723e0f04e589b2c32f"></a>DRV8316_CTRL01_MASK_REG_LOCK&#160;</td><td class="fielddoc"><p>Defines the mask for clear fault bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga236bc79f315609bb4b506149f3442547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga236bc79f315609bb4b506149f3442547">&sect;&nbsp;</a></span>DRV8316_CTRL02_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga236bc79f315609bb4b506149f3442547">DRV8316_CTRL02_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga236bc79f315609bb4b506149f3442547a82edabc1c47aeab8567a06ce65e832e4"></a>DRV8316_CTRL02_MASK_CLR_FLT&#160;</td><td class="fielddoc"><p>Defines the mask for clear fault bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga236bc79f315609bb4b506149f3442547a20d8f9af08d5c0a977e6be88a48d1041"></a>DRV8316_CTRL02_MASK_PWM_MODE&#160;</td><td class="fielddoc"><p>Defines the mask for pwm mode selection bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga236bc79f315609bb4b506149f3442547aa8d08472a474df7cf7d4f5c7ddfd5686"></a>DRV8316_CTRL02_MASK_SLEW&#160;</td><td class="fielddoc"><p>Defines the mask for slew rate selection bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga236bc79f315609bb4b506149f3442547aed38e60a4f1d072b1f0309ca3a9d7d64"></a>DRV8316_CTRL02_MASK_SDO_MODE&#160;</td><td class="fielddoc"><p>Defines the mask for SDO mode selection bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae990ec2e2348345367aad7a8284c7595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae990ec2e2348345367aad7a8284c7595">&sect;&nbsp;</a></span>DRV8316_CTRL03_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae990ec2e2348345367aad7a8284c7595">DRV8316_CTRL03_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae990ec2e2348345367aad7a8284c7595a543c8b2ce2ddee4a8d9d67b420f5cd31"></a>DRV8316_CTRL03_MASK_OTW_REP&#160;</td><td class="fielddoc"><p>Defines the mask for over temp warning bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae990ec2e2348345367aad7a8284c7595af5b567ff700b0b31015682589bc9e111"></a>DRV8316_CTRL03_MASK_OVP_EN&#160;</td><td class="fielddoc"><p>Defines the mask for over voltage protection enable bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae990ec2e2348345367aad7a8284c7595a7fb779d273e3ad6885af23f366629014"></a>DRV8316_CTRL03_MASK_OVP_SEL&#160;</td><td class="fielddoc"><p>Defines the mask for over voltage protection level setting bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae990ec2e2348345367aad7a8284c7595a751a0401c90281f03f35ba916bb806ad"></a>DRV8316_CTRL03_MASK_PWM_100_DUTY_SEL&#160;</td><td class="fielddoc"><p>Defines the mask for frequency selection bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac767e1d5b7c904687ec80c53745011dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac767e1d5b7c904687ec80c53745011dc">&sect;&nbsp;</a></span>DRV8316_CTRL04_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gac767e1d5b7c904687ec80c53745011dc">DRV8316_CTRL04_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac767e1d5b7c904687ec80c53745011dcaf54f0edf05fee76f63b10b1be4dd279a"></a>DRV8316_CTRL04_MASK_OCP_MODE&#160;</td><td class="fielddoc"><p>Defines the mask for over current protection mode selection bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac767e1d5b7c904687ec80c53745011dcad37ab050cf0bf1f3d0214d2f2eeed013"></a>DRV8316_CTRL04_MASK_OCP_LVL&#160;</td><td class="fielddoc"><p>Defines the mask for over current protection level setting bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac767e1d5b7c904687ec80c53745011dcabd973eabfcf115fdb4b2917d3bf5cd6b"></a>DRV8316_CTRL04_MASK_OCP_RETRY&#160;</td><td class="fielddoc"><p>Defines the mask for over current protection retry time setting bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac767e1d5b7c904687ec80c53745011dca4c7923ac7ae73128ac84fa77d3ea25c4"></a>DRV8316_CTRL04_MASK_OCP_DEG&#160;</td><td class="fielddoc"><p>Defines the mask for over current protection deglitch time setting bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac767e1d5b7c904687ec80c53745011dca41b80fe8d61ec4af7ad298364009e2e7"></a>DRV8316_CTRL04_MASK_OCP_CBC&#160;</td><td class="fielddoc"><p>Defines the mask for over current protection pwm cycle operation bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac767e1d5b7c904687ec80c53745011dcacec0a0e920b737d4d2f16ec8cd118c6f"></a>DRV8316_CTRL04_MASK_DRV_OFF&#160;</td><td class="fielddoc"><p>Defines the mask for drvoff bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4c30afd03e4445f9a227749b85ffd051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c30afd03e4445f9a227749b85ffd051">&sect;&nbsp;</a></span>DRV8316_CTRL05_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga4c30afd03e4445f9a227749b85ffd051">DRV8316_CTRL05_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4c30afd03e4445f9a227749b85ffd051a4fa3951ec9cfcfeb04e54c89e57e1fdf"></a>DRV8316_CTRL05_MASK_CSA_GAIN&#160;</td><td class="fielddoc"><p>Defines the mask for CSA gain setting bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4c30afd03e4445f9a227749b85ffd051ab41ca6fd40d22a750fd51a3f4202dfe0"></a>DRV8316_CTRL05_MASK_EN_ASR&#160;</td><td class="fielddoc"><p>Defines the mask for Active Synchronous Rectification Enable bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4c30afd03e4445f9a227749b85ffd051a06bf75f0847ff560625d3a2d4779f1d0"></a>DRV8316_CTRL05_MASK_EN_AAR&#160;</td><td class="fielddoc"><p>Defines the mask for Active Asynshronous Rectification Enable bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4c30afd03e4445f9a227749b85ffd051a8999ec1cf83e0b637d9216c29477493d"></a>DRV8316_CTRL05_MASK_ILIM_RECIR&#160;</td><td class="fielddoc"><p>Defines the mask for Current Limit Recirculation Settings bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga168ccc7e57c1c205d8ccb189a607942d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168ccc7e57c1c205d8ccb189a607942d">&sect;&nbsp;</a></span>DRV8316_CTRL06_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga168ccc7e57c1c205d8ccb189a607942d">DRV8316_CTRL06_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga168ccc7e57c1c205d8ccb189a607942da21555f731ac9961eeda928b1711467e6"></a>DRV8316_CTRL06_MASK_BUCK_DIS&#160;</td><td class="fielddoc"><p>Defines the mask for buck disable bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga168ccc7e57c1c205d8ccb189a607942da22ead9db8cd46f82585d2ffce78cfc0f"></a>DRV8316_CTRL06_MASK_BUCK_SEL&#160;</td><td class="fielddoc"><p>Defines the mask for buck voltage selection bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga168ccc7e57c1c205d8ccb189a607942daccff0b5dea0797e933767a1a2e6c8833"></a>DRV8316_CTRL06_MASK_BUCK_CL&#160;</td><td class="fielddoc"><p>Defines the mask for buck current limit setting bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga168ccc7e57c1c205d8ccb189a607942da0c75f470d4a13a6799b9efba909f7b48"></a>DRV8316_CTRL06_MASK_BUCK_PS_DIS&#160;</td><td class="fielddoc"><p>Defines the mask for buck power sequence disable bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga226da4a4257d085f0ee2d049c806cee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226da4a4257d085f0ee2d049c806cee3">&sect;&nbsp;</a></span>DRV8316_CTRL10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga226da4a4257d085f0ee2d049c806cee3">DRV8316_CTRL10_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga226da4a4257d085f0ee2d049c806cee3a530218c89fcce6d31ff88d6804610e32"></a>DRV8316_CTRL10_MASK_DLY_TARGET&#160;</td><td class="fielddoc"><p>Defines the mask for delay target bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga226da4a4257d085f0ee2d049c806cee3aaf5f03f9274e28367ee0629281889b11"></a>DRV8316_CTRL10_MASK_DLYCMP_EN&#160;</td><td class="fielddoc"><p>Defines the mask for driver delay compensation enable bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3a656684484bc76fac51066ea88bca03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a656684484bc76fac51066ea88bca03">&sect;&nbsp;</a></span>DRV8316_CTRL01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga3a656684484bc76fac51066ea88bca03">DRV8316_CTRL01</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3a656684484bc76fac51066ea88bca03a6d96193a6a9468b1f9a73d82922b7c79"></a>DRV8316_CTRL01_REG_UNLOCK&#160;</td><td class="fielddoc"><p>unlock all registers </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3a656684484bc76fac51066ea88bca03a037eed89e2a69b72b55e720a9807b710"></a>DRV8316_CTRL01_REG_LOCK&#160;</td><td class="fielddoc"><p>lock all registers </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2d7f0333d71b0cdf9e26ca0ebcb09941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d7f0333d71b0cdf9e26ca0ebcb09941">&sect;&nbsp;</a></span>DRV8316_CTRL02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2d7f0333d71b0cdf9e26ca0ebcb09941">DRV8316_CTRL02</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941ae86f1b9f111c62b2cd44aa45e1b0a417"></a>DRV8316_CTRL02_CLR_FLT&#160;</td><td class="fielddoc"><p>clear the latched faults </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941a8bbb82567df6378dae413c864a851bdb"></a>DRV8316_CTRL02_PWMMODE_6x&#160;</td><td class="fielddoc"><p>set 6x pwm mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941ae78c25bcf51d2b2653b527f59d8c3b91"></a>DRV8316_CTRL02_PWMMODE_6x_CL&#160;</td><td class="fielddoc"><p>set 6x pwm mode with current limit </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941a7f6278862d05952c6eebd1ca295c506e"></a>DRV8316_CTRL02_PWMMODE_3x&#160;</td><td class="fielddoc"><p>set 3x pwm mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941aa3b7890a0f93a0c7277aaad65a5a93e1"></a>DRV8316_CTRL02_PWMMODE_3x_CL&#160;</td><td class="fielddoc"><p>set 3x pwm mode with current limit </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941a3542d60b4ca753e5625be7c168e6ea89"></a>DRV8316_CTRL02_SLEWRATE_25&#160;</td><td class="fielddoc"><p>set slew rate to 25V/us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941a70e5d209766fa738bf2cfdec7a36f044"></a>DRV8316_CTRL02_SLEWRATE_50&#160;</td><td class="fielddoc"><p>set slew rate to 50V/us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941aa38b5c7c990f705d683c91ea3c83f7ba"></a>DRV8316_CTRL02_SLEWRATE_125&#160;</td><td class="fielddoc"><p>set slew rate to 125V/us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941ae42114d9fab50e3cca395fb10b8e3f3d"></a>DRV8316_CTRL02_SLEWRATE_200&#160;</td><td class="fielddoc"><p>set slew rate to 200V/us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941adffe9febe1e532e192c19c10bc517a3a"></a>DRV8316_CTRL02_SDO_OPEN_DRAIN_MODE&#160;</td><td class="fielddoc"><p>set SDO in open drain mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d7f0333d71b0cdf9e26ca0ebcb09941a6e1d444154bef779304306ef72d66b28"></a>DRV8316_CTRL02_SDO_PUSH_PULL_MODE&#160;</td><td class="fielddoc"><p>set SDO in push pull mode </p>
</td></tr>
</table>

</div>
</div>
<a id="ga373e142d377cd3ce5fbd4061cc646e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga373e142d377cd3ce5fbd4061cc646e62">&sect;&nbsp;</a></span>DRV8316_CTRL03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga373e142d377cd3ce5fbd4061cc646e62">DRV8316_CTRL03</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62aa4a3eb8814ffd1e3528a9f1b5f2c7234"></a>DRV8316_CTRL03_OTW_REP_DISABLE&#160;</td><td class="fielddoc"><p>Disable over temperature warning. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62a9a171bfc410697791b93215bc5e3f5e6"></a>DRV8316_CTRL03_OTW_REP_ENABLE&#160;</td><td class="fielddoc"><p>Enable over temperature warning. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62ab80d7a906af5810a05574eb910fc2875"></a>DRV8316_CTRL03_OVP_DISABLE&#160;</td><td class="fielddoc"><p>Disable over voltage protection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62a1c2ff853013ba7cca0f46e4bf90c9e07"></a>DRV8316_CTRL03_OVP_ENABLE&#160;</td><td class="fielddoc"><p>Enable over voltage protection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62a426eb02e15c19bf910d9fe18ea92b44c"></a>DRV8316_CTRL03_OVP_SEL_34V&#160;</td><td class="fielddoc"><p>over voltage protection limit set to 34V </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62ac6445462aea36eb8455f051553e83a4a"></a>DRV8316_CTRL03_OVP_SEL_22V&#160;</td><td class="fielddoc"><p>over voltage protection limit set to 22V </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62a076db41517813fab33328f9648826072"></a>DRV8316_CTRL03_PWM_20KHZ&#160;</td><td class="fielddoc"><p>PMW Freq at 100% duty is set to 20KHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga373e142d377cd3ce5fbd4061cc646e62a946d89d1e334dfd8f5d828d9dc3692eb"></a>DRV8316_CTRL03_PWM_40KHZ&#160;</td><td class="fielddoc"><p>PMW Freq at 100% duty is set to 40KHz. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6c4b1b82dd221f9969b402aa15d18e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c4b1b82dd221f9969b402aa15d18e5e">&sect;&nbsp;</a></span>DRV8316_CTRL04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga6c4b1b82dd221f9969b402aa15d18e5e">DRV8316_CTRL04</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5eaec74732d367c5b79828b8e193b18a7c3"></a>DRV8316_CTRL04_OCP_LATCHED&#160;</td><td class="fielddoc"><p>set over current fault to latched </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5eaffd8072b5f8584db09b094d0f5e45fa9"></a>DRV8316_CTRL04_OCP_AUTO_RETRY&#160;</td><td class="fielddoc"><p>set over current fault to automatic retry </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea3b40a67d1af11354be5b4ae9768de876"></a>DRV8316_CTRL04_OCP_REPORT&#160;</td><td class="fielddoc"><p>report over current fault </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea3bb07ea372ed97c30c6c854608e80eb2"></a>DRV8316_CTRL04_OCP_DISABLE&#160;</td><td class="fielddoc"><p>disable over current fault </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea4754e126a14401212493b14e82673f4a"></a>DRV8316_CTRL04_OCP_LVL_16A&#160;</td><td class="fielddoc"><p>set over current protection level to 16A </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea3212dafe55ae10a8081e73dadded4990"></a>DRV8316_CTRL04_OCP_LVL_24A&#160;</td><td class="fielddoc"><p>set over current protection level to 24A </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea7c64cf59688d28f59c5656b9a5f39e1f"></a>DRV8316_CTRL04_OCP_RETRY_5MS&#160;</td><td class="fielddoc"><p>set over current protection retry time to 5ms </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5eaa164625570f970af5c0e4d45427ce2f1"></a>DRV8316_CTRL04_OCP_RETRY_500MS&#160;</td><td class="fielddoc"><p>set over current protection retry time to 500ms </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ead23e77f2ffdb4afbcdadaee90afe6c31"></a>DRV8316_CTRL04_OCP_DEG_0P2US&#160;</td><td class="fielddoc"><p>set over current protection deglitch time to 0.2us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea8685afd2601268c1487a8a9983759f24"></a>DRV8316_CTRL04_OCP_DEG_0P6US&#160;</td><td class="fielddoc"><p>set over current protection deglitch time to 0.6us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5eab55ea8a889b769106260f550c92423a8"></a>DRV8316_CTRL04_OCP_DEG_1P25US&#160;</td><td class="fielddoc"><p>set over current protection deglitch time to 1.25us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea0b25800685a4183bca964bdcab657ca5"></a>DRV8316_CTRL04_OCP_DEG_1P6US&#160;</td><td class="fielddoc"><p>set over current protection deglitch time to 1.6us </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea3aa0ac52d482d51557c7cf719bf7df10"></a>DRV8316_CTRL04_OCP_CBC_DISABLE&#160;</td><td class="fielddoc"><p>set over current protection pwm cycle operation dsiable </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5eaecca47230c4cefcf873c7e15b6137307"></a>DRV8316_CTRL04_OCP_CBC_ENABLE&#160;</td><td class="fielddoc"><p>set over current protection pwm cycle operation enable </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5eadef2cf3fc715bf4cd65a63437bc0ee1b"></a>DRV8316_CTRL04_DRV_OFF_NO_ACTION&#160;</td><td class="fielddoc"><p>enable DRV </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c4b1b82dd221f9969b402aa15d18e5ea4a5541ca25f70cdf5d5e31248728321a"></a>DRV8316_CTRL04_DRV_OFF_LOW_POWER_MODE&#160;</td><td class="fielddoc"><p>enter DRV into low power mode </p>
</td></tr>
</table>

</div>
</div>
<a id="gade620b1bf2bebc6eee73e7cf3668ef8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade620b1bf2bebc6eee73e7cf3668ef8b">&sect;&nbsp;</a></span>DRV8316_CTRL05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gade620b1bf2bebc6eee73e7cf3668ef8b">DRV8316_CTRL05</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba30ff6f4d898ef4a9087a4cd03c66978c"></a>DRV8316_CTRL05_CSA_GAIN_0P15VA&#160;</td><td class="fielddoc"><p>set CSAGAIN to 0.15V/A </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8bac11b5b02358e4930e8b0c6ae41ede4d6"></a>DRV8316_CTRL05_CSA_GAIN_0P3VA&#160;</td><td class="fielddoc"><p>set CSAGAIN to 0.3V/A </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba0c1ff889bde12819ed52b78d23bcfa8d"></a>DRV8316_CTRL05_CSA_GAIN_0P6VA&#160;</td><td class="fielddoc"><p>set CSAGAIN to 0.6V/A </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba5ed394a962ea70c2a23d783242df5f07"></a>DRV8316_CTRL05_CSA_GAIN_1P2VA&#160;</td><td class="fielddoc"><p>set CSAGAIN to 1.2V/A </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba44b061d219716242d9ddc8a9172ee63f"></a>DRV8316_CTRL05_EN_ASR_DISABLE&#160;</td><td class="fielddoc"><p>disable Active synchronous rectification </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba9d5b8669f27a69dce0bf6b054505b534"></a>DRV8316_CTRL05_EN_ASR_ENABLE&#160;</td><td class="fielddoc"><p>enable Active synchronous rectification </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba1d88475b5d701fa3b54c020625769ac9"></a>DRV8316_CTRL05_EN_AAR_DISABLE&#160;</td><td class="fielddoc"><p>disable Active asynchronous rectification </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba950bb0c2ad963689a9128de2127fb808"></a>DRV8316_CTRL05_EN_AAR_ENABLE&#160;</td><td class="fielddoc"><p>enable Active asynchronous rectification </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8ba7b53e7751bdde2c895d40641e8ba6e9c"></a>DRV8316_CTRL05_ILIM_RECIR_BRAKE_MODE&#160;</td><td class="fielddoc"><p>set braking type to brake mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ggade620b1bf2bebc6eee73e7cf3668ef8bacaa20854073d572c20e58ef447540474"></a>DRV8316_CTRL05_ILIM_RECIR_COAST_MODE&#160;</td><td class="fielddoc"><p>set braking type to coast mode </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2f68a73344295e1d72191178c671df3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f68a73344295e1d72191178c671df3d">&sect;&nbsp;</a></span>DRV8316_CTRL06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2f68a73344295e1d72191178c671df3d">DRV8316_CTRL06</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3dad1067cc5344f1eb500e5ecc7d9422263"></a>DRV8316_CTRL06_BUCK_DIS_ENABLE&#160;</td><td class="fielddoc"><p>enable buck regulator </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3dae5986a835a8356cabcf7811d7a18fd7a"></a>DRV8316_CTRL06_BUCK_DIS_DISABLE&#160;</td><td class="fielddoc"><p>disable buck regulator </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3da5c317f3736548e4d3b6ddf7e5fda92d2"></a>DRV8316_CTRL06_BUCK_SEL_3P3V&#160;</td><td class="fielddoc"><p>set buck voltage selection to 3.3V </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3da3dd28c426dcb6a592566bc21b6ab8f25"></a>DRV8316_CTRL06_BUCK_SEL_5P0V&#160;</td><td class="fielddoc"><p>set buck voltage selection to 5.0V </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3da7878cb3a01c61fdc26884862efe389ed"></a>DRV8316_CTRL06_BUCK_SEL_4P0V&#160;</td><td class="fielddoc"><p>set buck voltage selection to 4.0V </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3da77a4cf36eb4803eb1038c7ec1d734220"></a>DRV8316_CTRL06_BUCK_SEL_5P7V&#160;</td><td class="fielddoc"><p>set buck voltage selection to 5.7V </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3dac45106bc2a5305a9d0285c7b529e0351"></a>DRV8316_CTRL06_BUCK_CL_600MA&#160;</td><td class="fielddoc"><p>set buck current limit to 600mA </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3daf0709547a8a9db8616f237b43e1a7f16"></a>DRV8316_CTRL06_BUCK_CL_150MA&#160;</td><td class="fielddoc"><p>set buck current limit to 150mA </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3da59450402be34924de0e135df2bfd7c51"></a>DRV8316_CTRL06_BUCK_PS_DIS_ENABLE&#160;</td><td class="fielddoc"><p>enable buck power sequencing </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f68a73344295e1d72191178c671df3da9b437c1ec8f5c1d5b56803536faa35c6"></a>DRV8316_CTRL06_BUCK_PS_DIS_DISABLE&#160;</td><td class="fielddoc"><p>disable buck power sequencing </p>
</td></tr>
</table>

</div>
</div>
<a id="gac89e926fc153d52e2dc003cfe7673cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac89e926fc153d52e2dc003cfe7673cb0">&sect;&nbsp;</a></span>DRV8316_CTRL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gac89e926fc153d52e2dc003cfe7673cb0">DRV8316_CTRL10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a6fd59c4fa06b45f9cfbfdf66d1e9481f"></a>DRV8316_CTRL10_DLY_TARGET_0P0US&#160;</td><td class="fielddoc"><p>Delay Target 0.0us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a4715b4458ec4f0a72c3f0d745b4dab1f"></a>DRV8316_CTRL10_DLY_TARGET_0P4US&#160;</td><td class="fielddoc"><p>Delay Target 0.4us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0ab616e1e430d67c4cdeed6f11d9651713"></a>DRV8316_CTRL10_DLY_TARGET_0P6US&#160;</td><td class="fielddoc"><p>Delay Target 0.6us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a4efda1704723e381015ee2453352a312"></a>DRV8316_CTRL10_DLY_TARGET_0P8US&#160;</td><td class="fielddoc"><p>Delay Target 0.8us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a4d9aa7c102725631ebaf8ae9aba3bfa3"></a>DRV8316_CTRL10_DLY_TARGET_1P0US&#160;</td><td class="fielddoc"><p>Delay Target 1.0us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a65fbc7659ef3e8399950dca69e311db2"></a>DRV8316_CTRL10_DLY_TARGET_1P2US&#160;</td><td class="fielddoc"><p>Delay Target 1.2us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0abb2923e9104cb6f82dcabb8f031c06de"></a>DRV8316_CTRL10_DLY_TARGET_1P4US&#160;</td><td class="fielddoc"><p>Delay Target 1.4us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a0c502dc7b0bd33f8db7c67787f23ddde"></a>DRV8316_CTRL10_DLY_TARGET_1P6US&#160;</td><td class="fielddoc"><p>Delay Target 1.6us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a35504bd73bad1815c6384cc563d8d8bc"></a>DRV8316_CTRL10_DLY_TARGET_1P8US&#160;</td><td class="fielddoc"><p>Delay Target 1.8us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0adb4d1bd474fb78d832d26d0f6fd1c9d1"></a>DRV8316_CTRL10_DLY_TARGET_2P0US&#160;</td><td class="fielddoc"><p>Delay Target 2.0us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0aefeb09f3a7ad315894fa4189fb493c40"></a>DRV8316_CTRL10_DLY_TARGET_2P2US&#160;</td><td class="fielddoc"><p>Delay Target 2.2us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a7e43e994d8c3cd407105c609b4eb816a"></a>DRV8316_CTRL10_DLY_TARGET_2P4US&#160;</td><td class="fielddoc"><p>Delay Target 2.4us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0acd0ac1f1abc1a713bd123fa786852eb2"></a>DRV8316_CTRL10_DLY_TARGET_2P6US&#160;</td><td class="fielddoc"><p>Delay Target 2.6us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0ac8629fd8b907873355d00faa555b6e32"></a>DRV8316_CTRL10_DLY_TARGET_2P8US&#160;</td><td class="fielddoc"><p>Delay Target 2.8us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a33632796265035ce2440c10897fd34ae"></a>DRV8316_CTRL10_DLY_TARGET_3P0US&#160;</td><td class="fielddoc"><p>Delay Target 3.0us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0a6299a01f03073168903ce61e77a2fa00"></a>DRV8316_CTRL10_DLY_TARGET_3P2US&#160;</td><td class="fielddoc"><p>Delay Target 3.2us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0af7f073f22adaa1e202bd191eef686b1e"></a>DRV8316_CTRL10_DLYCMP_EN_DISABLE&#160;</td><td class="fielddoc"><p>disable driver delay compensation </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac89e926fc153d52e2dc003cfe7673cb0ac0432fdb54a42fc678d3e1bd4e2c32b2"></a>DRV8316_CTRL10_DLYCMP_EN_ENABLE&#160;</td><td class="fielddoc"><p>enable driver delay compensation </p>
</td></tr>
</table>

</div>
</div>
<a id="ga62e68b771157b7178a97c8d66440bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e68b771157b7178a97c8d66440bc8f">&sect;&nbsp;</a></span>DRV8316_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga62e68b771157b7178a97c8d66440bc8f">DRV8316_SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga62e68b771157b7178a97c8d66440bc8fae7c880c6b6248fc2649add89640fa58f"></a>DRV8316_SPI_READ&#160;</td><td class="fielddoc"><p>DRV8316 SPI read command. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga62e68b771157b7178a97c8d66440bc8fa8ea658102b7eb29c34f3a8cd856e9c31"></a>DRV8316_SPI_WRITE&#160;</td><td class="fielddoc"><p>DRV8316 SPI write command. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1e0bc23e54da87246c7417a258078338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0bc23e54da87246c7417a258078338">&sect;&nbsp;</a></span>DRV8316_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a3abf5bc4996f338834cc3b16df20bded"></a>DRV8316_ADDR_STAT_IC&#160;</td><td class="fielddoc"><p>Address of Static Register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338ab5725ae8a23ab1307a4c12931d85eb4b"></a>DRV8316_ADDR_STAT_1&#160;</td><td class="fielddoc"><p>Address of Static Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a846b1f1fd1a862fcbfb2257393b9a960"></a>DRV8316_ADDR_STAT_2&#160;</td><td class="fielddoc"><p>Address of Static Register 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a9f509aa23a4466a9afab5f3710d42973"></a>DRV8316_ADDR_CTRL_1&#160;</td><td class="fielddoc"><p>Address of Control Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338ac0a427aab69bd1381f7c23983628eccd"></a>DRV8316_ADDR_CTRL_2&#160;</td><td class="fielddoc"><p>Address of Control Register 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a9f4d6d16726c65c600a2e2467cfe60ec"></a>DRV8316_ADDR_CTRL_3&#160;</td><td class="fielddoc"><p>Address of Control Register 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a14ed7a9b6c143e125c32684ed82239c6"></a>DRV8316_ADDR_CTRL_4&#160;</td><td class="fielddoc"><p>Address of Control Register 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338ad4db8914b593c4aa3d7933f0bd7b8af7"></a>DRV8316_ADDR_CTRL_5&#160;</td><td class="fielddoc"><p>Address of Control Register 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a9db143625c7874db8198bc31437dbec8"></a>DRV8316_ADDR_CTRL_6&#160;</td><td class="fielddoc"><p>Address of Control Register 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e0bc23e54da87246c7417a258078338a078bd59d57207cf3c41293d241c9aaa9"></a>DRV8316_ADDR_CTRL_10&#160;</td><td class="fielddoc"><p>Address of Control Register 10. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga09b98410826de8b26b190fd10a63e712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09b98410826de8b26b190fd10a63e712">&sect;&nbsp;</a></span>DRV8316_CSAGAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga09b98410826de8b26b190fd10a63e712">DRV8316_CSAGAIN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga09b98410826de8b26b190fd10a63e712a449c718508adb9bf779e8db0962ed534"></a>DRV8316_CSAGAIN_0P15VA&#160;</td><td class="fielddoc"><p>Define DRV8316 CSA GAIN 0.15 Setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga09b98410826de8b26b190fd10a63e712a070e78e24b940320a23ac386fd4f746d"></a>DRV8316_CSAGAIN_0P3VA&#160;</td><td class="fielddoc"><p>Define DRV8316 CSA GAIN 0.3 Setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga09b98410826de8b26b190fd10a63e712a4f8cbfeac2fefc93125977e1c8506ac5"></a>DRV8316_CSAGAIN_0P6VA&#160;</td><td class="fielddoc"><p>Define DRV8316 CSA GAIN 0.6 Setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga09b98410826de8b26b190fd10a63e712ad046dfc9a2d270df270d2f9b4815a6d6"></a>DRV8316_CSAGAIN_1P2VA&#160;</td><td class="fielddoc"><p>Define DRV8316 CSA GAIN 1.2 Setting. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1014d79277c61d8e2ade7232f6c697f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1014d79277c61d8e2ade7232f6c697f9">&sect;&nbsp;</a></span>DRV8316_DRVOFF_PIN_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1014d79277c61d8e2ade7232f6c697f9">DRV8316_DRVOFF_PIN_STAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1014d79277c61d8e2ade7232f6c697f9aec0e1b9f44e86471ae5d6c82795897c6"></a>DRV8316_DRVOFF_PIN_LOW&#160;</td><td class="fielddoc"><p>Define DRVOFF PIN LOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1014d79277c61d8e2ade7232f6c697f9ae6e573b8a54f2f343f4a6ca674804630"></a>DRV8316_DRVOFF_PIN_HIGH&#160;</td><td class="fielddoc"><p>Define DRVOFF PIN HIGH. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae0e44c1b2c786f1f1bc896c0ee55bb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0e44c1b2c786f1f1bc896c0ee55bb50">&sect;&nbsp;</a></span>DRV8316_DRV_NSLEEP_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae0e44c1b2c786f1f1bc896c0ee55bb50">DRV8316_DRV_NSLEEP_STAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae0e44c1b2c786f1f1bc896c0ee55bb50a402a776b8595d7e17151a2b7f982e5fc"></a>DRV8316_DRV_NSLEEP_SLEEP&#160;</td><td class="fielddoc"><p>Define NSLEEP PIN LOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e44c1b2c786f1f1bc896c0ee55bb50a1a606148120fd0c68ba43cb6f69c0066"></a>DRV8316_DRV_NSLEEP_AWAKE&#160;</td><td class="fielddoc"><p>Define NSLEEP PIN HIGH. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gab765a4c9b17c09a51709c673d22193b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab765a4c9b17c09a51709c673d22193b9">&sect;&nbsp;</a></span>DRV8316_setDrvoff()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DRV8316_setDrvoff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1014d79277c61d8e2ade7232f6c697f9">DRV8316_DRVOFF_PIN_STAT</a>&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set drvoff </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>drvoff value </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1014d79277c61d8e2ade7232f6c697f9ae6e573b8a54f2f343f4a6ca674804630">DRV8316_DRVOFF_PIN_HIGH</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1014d79277c61d8e2ade7232f6c697f9aec0e1b9f44e86471ae5d6c82795897c6">DRV8316_DRVOFF_PIN_LOW</a>, <a class="el" href="struct_d_r_v8316___instance.html#a87e1c3bc7b1c3f0ba1c5b50500a04055">DRV8316_Instance::drvoff</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga69227df1772ca23e63db3c72e14bf2b5ac9eb0f26a635f2747d617b07391b8b67">HAL_GPIO_PIN_HIGH</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga69227df1772ca23e63db3c72e14bf2b5a5d50be244078b1e160fe753df373a871">HAL_GPIO_PIN_LOW</a>, and <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gaf163c99472ebeaa22616a535312a0eae">HAL_writeGPIOPin()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52b4a6187c3b2dbc9fe7729019115695">DRV8316_enable()</a>.</p>

</div>
</div>
<a id="ga52960b60852207a52c414213224c8aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52960b60852207a52c414213224c8aeb">&sect;&nbsp;</a></span>DRV8316_setnSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DRV8316_setnSleep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae0e44c1b2c786f1f1bc896c0ee55bb50">DRV8316_DRV_NSLEEP_STAT</a>&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set nSleep </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>nSleep value </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga51486c113a3b0da7f36aa7551e5c6566">DRV8316_ADCVRefSel()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae0e44c1b2c786f1f1bc896c0ee55bb50a1a606148120fd0c68ba43cb6f69c0066">DRV8316_DRV_NSLEEP_AWAKE</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae0e44c1b2c786f1f1bc896c0ee55bb50a402a776b8595d7e17151a2b7f982e5fc">DRV8316_DRV_NSLEEP_SLEEP</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52b4a6187c3b2dbc9fe7729019115695">DRV8316_enable()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga25253fa680b2137f1259bc3d75a016da">DRV8316_getCurrent()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga027c3ae3f3e906e09b309f040e84efd9">DRV8316_getVoltage()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga14a04555e81102acd3475dd75cd26b0d">DRV8316_init()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga45c8c13e87729fb9b197618955557e42">DRV8316_MAXIMUM_WAKEUP_TIME</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf4a2656e1035270fd575e42b4f070bc1">DRV8316_SPIRead()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae7901f0b0cf5ab473676430b5dbc3f39">DRV8316_SPIWrite()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga168e238efaebe9f00394900396356911">DRV8316_updateCSAScaleFactor()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs()</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga4ff40ea6b11d7a5c552caf247cc52644">HAL_delayMicroSeconds()</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga69227df1772ca23e63db3c72e14bf2b5ac9eb0f26a635f2747d617b07391b8b67">HAL_GPIO_PIN_HIGH</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga69227df1772ca23e63db3c72e14bf2b5a5d50be244078b1e160fe753df373a871">HAL_GPIO_PIN_LOW</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gaf163c99472ebeaa22616a535312a0eae">HAL_writeGPIOPin()</a>, and <a class="el" href="struct_d_r_v8316___instance.html#a0e426c1a069ed8c92bf1480d48f56223">DRV8316_Instance::nsleep</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52b4a6187c3b2dbc9fe7729019115695">DRV8316_enable()</a>.</p>

</div>
</div>
<a id="ga14a04555e81102acd3475dd75cd26b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a04555e81102acd3475dd75cd26b0d">&sect;&nbsp;</a></span>DRV8316_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initialize the drv8316 module </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga5ebaa176346f89611af868a201a61e22">DRV8316_ADDR_BIT_POSITION</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf37bf78584fb3a4b025b0d5c9eb8c209">DRV8316_INITIAL_PARITY</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga2c6ceac4066f6b2b23c3822158a49395">DRV8316_PARITY_BIT_POSITION</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab82c22de716bfd1e09a77bed396b7dc0">DRV8316_PARITY_CHECK</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gabb73d70a3ae88a1b080cb6f06c0e2cab">DRV8316_RIGHT_SHIFT_REGISTER</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gaf741b8dc1fb120390891f1734aef7f84">HAL_enableADCInterrupt()</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gaa8ccf044a6bddb584fd0c79b18d00675">HAL_readSPI16()</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa15c52b39efa5799e7caa5a6e505a59">HAL_writeSPI16()</a>, <a class="el" href="struct_d_r_v8316___instance.html#a964457cd56db99fe2ae789255832b49f">DRV8316_Instance::IsenA</a>, <a class="el" href="struct_d_r_v8316___instance.html#a23d6b61e987125b01d500fbbf907a784">DRV8316_Instance::IsenB</a>, <a class="el" href="struct_d_r_v8316___instance.html#a687b9891b9d20dfe785129a39483d2fc">DRV8316_Instance::IsenC</a>, <a class="el" href="struct_d_r_v8316___instance.html#adfad3d2317f2325f7d8e94907021e02f">DRV8316_Instance::Vsen</a>, <a class="el" href="struct_d_r_v8316___instance.html#af14e9932a1de38752a8a46c996971be7">DRV8316_Instance::VsenA</a>, <a class="el" href="struct_d_r_v8316___instance.html#a6aeceec5ef046816a09bb33c56ae6b58">DRV8316_Instance::VsenB</a>, and <a class="el" href="struct_d_r_v8316___instance.html#a94382b22e7f3b7cc66b6b33cc3a20039">DRV8316_Instance::VsenC</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>.</p>

</div>
</div>
<a id="gae7901f0b0cf5ab473676430b5dbc3f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7901f0b0cf5ab473676430b5dbc3f39">&sect;&nbsp;</a></span>DRV8316_SPIWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8316_SPIWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write data to spi </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>SPI register address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data transmitted </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return </dd></dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga62e68b771157b7178a97c8d66440bc8fa8ea658102b7eb29c34f3a8cd856e9c31">DRV8316_SPI_WRITE</a>, <a class="el" href="struct_d_r_v8316___instance.html#ac9901022cfb74bf3ff9a0b21a4d579e4">DRV8316_Instance::spiChan</a>, and <a class="el" href="struct_d_r_v8316___instance.html#a21e4520f947f86372fe2cc8bc81dbc43">DRV8316_Instance::spiCs</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs()</a>.</p>

</div>
</div>
<a id="gaf4a2656e1035270fd575e42b4f070bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a2656e1035270fd575e42b4f070bc1">&sect;&nbsp;</a></span>DRV8316_SPIRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8316_SPIRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write data to spi </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>SPI register address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return </dd></dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga62e68b771157b7178a97c8d66440bc8fae7c880c6b6248fc2649add89640fa58f">DRV8316_SPI_READ</a>, <a class="el" href="struct_d_r_v8316___instance.html#ac9901022cfb74bf3ff9a0b21a4d579e4">DRV8316_Instance::spiChan</a>, and <a class="el" href="struct_d_r_v8316___instance.html#a21e4520f947f86372fe2cc8bc81dbc43">DRV8316_Instance::spiCs</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs()</a>.</p>

</div>
</div>
<a id="ga52b4a6187c3b2dbc9fe7729019115695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b4a6187c3b2dbc9fe7729019115695">&sect;&nbsp;</a></span>DRV8316_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DRV. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga99b5c341ef54d632939e5b2726ca0b2e">DRV8316_clearfaultBit()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae0e44c1b2c786f1f1bc896c0ee55bb50a1a606148120fd0c68ba43cb6f69c0066">DRV8316_DRV_NSLEEP_AWAKE</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggae0e44c1b2c786f1f1bc896c0ee55bb50a402a776b8595d7e17151a2b7f982e5fc">DRV8316_DRV_NSLEEP_SLEEP</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1014d79277c61d8e2ade7232f6c697f9aec0e1b9f44e86471ae5d6c82795897c6">DRV8316_DRVOFF_PIN_LOW</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab765a4c9b17c09a51709c673d22193b9">DRV8316_setDrvoff()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga6f4f4ad3b1f575e753a0882738c5c65e">DRV8316_unlockRegs()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>.</p>

</div>
</div>
<a id="gaf1bccf8d2622f9c45d921848a70bb9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1bccf8d2622f9c45d921848a70bb9d5">&sect;&nbsp;</a></span>DRV8316_updateCTRLRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_updateCTRLRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga1e0bc23e54da87246c7417a258078338">DRV8316_ADDR</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>update the drv registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regAddr</td><td>The register to be updated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>new value of the bits to be updated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>mask for the bit to be updated </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf4a2656e1035270fd575e42b4f070bc1">DRV8316_SPIRead()</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae7901f0b0cf5ab473676430b5dbc3f39">DRV8316_SPIWrite()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga99b5c341ef54d632939e5b2726ca0b2e">DRV8316_clearfaultBit()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga6f4f4ad3b1f575e753a0882738c5c65e">DRV8316_unlockRegs()</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga9882a7ad7085b2c380e5102578a6a9aa">DRV8316_updateSPICsagain()</a>.</p>

</div>
</div>
<a id="ga168e238efaebe9f00394900396356911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168e238efaebe9f00394900396356911">&sect;&nbsp;</a></span>DRV8316_updateCSAScaleFactor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_updateCSAScaleFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga09b98410826de8b26b190fd10a63e712">DRV8316_CSAGAIN</a>&#160;</td>
          <td class="paramname"><em>csa</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>updates the current gain scale factor </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">csa</td><td>DRV8316 CSA gain value </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8316___instance.html#a02b0dd6b879c302127bc312d43a4174e">DRV8316_Instance::csa_sf</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712a449c718508adb9bf779e8db0962ed534">DRV8316_CSAGAIN_0P15VA</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaeb86690f42d665e7deb1741c4e4926ad">DRV8316_CSAGAIN_0P15VA_IQ</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712a070e78e24b940320a23ac386fd4f746d">DRV8316_CSAGAIN_0P3VA</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gabb6e61b592c7371b3cf793c47f89b687">DRV8316_CSAGAIN_0P3VA_IQ</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712a4f8cbfeac2fefc93125977e1c8506ac5">DRV8316_CSAGAIN_0P6VA</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaa4fa270aa0130eb18de09b323028ae9b">DRV8316_CSAGAIN_0P6VA_IQ</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga09b98410826de8b26b190fd10a63e712ad046dfc9a2d270df270d2f9b4815a6d6">DRV8316_CSAGAIN_1P2VA</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gab545f67bc4706b27555a25777ca95b54">DRV8316_CSAGAIN_1P2VA_IQ</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>.</p>

</div>
</div>
<a id="ga027c3ae3f3e906e09b309f040e84efd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga027c3ae3f3e906e09b309f040e84efd9">&sect;&nbsp;</a></span>DRV8316_getVoltage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_iq20 DRV8316_getVoltage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa24d889c6b7446ca4f353f9e66dbf2a">HAL_ADC_CHAN</a>&#160;</td>
          <td class="paramname"><em>chan</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get voltage from adc channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">chan</td><td>The ADC channel name </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return </dd></dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gae13062ac7e4e2b84c5877b2931749456">DRV8316_VOLTAGE_CONV_CONST</a>, and <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga24f36db88d63d8d3bad5665be5f64719">HAL_getIQ20VoltageFromADC()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>.</p>

</div>
</div>
<a id="ga25253fa680b2137f1259bc3d75a016da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25253fa680b2137f1259bc3d75a016da">&sect;&nbsp;</a></span>DRV8316_getCurrent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_iq20 DRV8316_getCurrent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa24d889c6b7446ca4f353f9e66dbf2a">HAL_ADC_CHAN</a>&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_iq20&#160;</td>
          <td class="paramname"><em>vRef</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get current from adc channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">chan</td><td>The ADC channel name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">vRef</td><td>voltage reference for current </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return </dd></dl>

<p>References <a class="el" href="struct_d_r_v8316___instance.html#a02b0dd6b879c302127bc312d43a4174e">DRV8316_Instance::csa_sf</a>, and <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga24f36db88d63d8d3bad5665be5f64719">HAL_getIQ20VoltageFromADC()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>.</p>

</div>
</div>
<a id="ga51486c113a3b0da7f36aa7551e5c6566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51486c113a3b0da7f36aa7551e5c6566">&sect;&nbsp;</a></span>DRV8316_ADCVRefSel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_ADCVRefSel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga2639d75737992092fe609dd9bc0c16f4">HAL_ADC_VREF</a>&#160;</td>
          <td class="paramname"><em>adcRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafa24d889c6b7446ca4f353f9e66dbf2a">HAL_ADC_CHAN</a>&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga2e4f068697ba7abda2778f931fbc0086">HAL_ADC_INT_VREF</a>&#160;</td>
          <td class="paramname"><em>internalVRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>externalVRef</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>updates the adc voltage reference </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcRef</td><td>ADC voltage reference </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">chan</td><td>ADC channel name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">internalVRef</td><td>Internal reference voltage </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">externalVRef</td><td>External reference voltage </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga2639d75737992092fe609dd9bc0c16f4aaa7de254fb79b9e8c60e932d55b526a5">HAL_ADC_VREF_EXTERNAL</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga2639d75737992092fe609dd9bc0c16f4acd18aabd0b868c59b152a1b0bfa8a8d3">HAL_ADC_VREF_INTERNAL</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gga2639d75737992092fe609dd9bc0c16f4a2c630194084000f3c6450484cadb8936">HAL_ADC_VREF_VDDA</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga929e882840e656417c583e885aef1f7b">HAL_setADCVRefExternal()</a>, <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#ga3df4ea84f5443693f7b346c08e7311bc">HAL_setADCVRefInternal()</a>, and <a class="el" href="group___h_a_l_l___s_e_n_s_o_r_e_d___t_r_a_p_____m_s_p_m0_g___h_a_l.html#gafab32726f99125acf6c0bc90fbc46186">HAL_setADCVRefVDDA()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52960b60852207a52c414213224c8aeb">DRV8316_setnSleep()</a>.</p>

</div>
</div>
<a id="ga9882a7ad7085b2c380e5102578a6a9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9882a7ad7085b2c380e5102578a6a9aa">&sect;&nbsp;</a></span>DRV8316_updateSPICsagain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DRV8316_updateSPICsagain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga09b98410826de8b26b190fd10a63e712">DRV8316_CSAGAIN</a>&#160;</td>
          <td class="paramname"><em>csaGain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update the SPI CSA gain register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">csaGain</td><td>The CSA gain value </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338ad4db8914b593c4aa3d7933f0bd7b8af7">DRV8316_ADDR_CTRL_5</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga4c30afd03e4445f9a227749b85ffd051a4fa3951ec9cfcfeb04e54c89e57e1fdf">DRV8316_CTRL05_MASK_CSA_GAIN</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs()</a>.</p>

</div>
</div>
<a id="ga6f4f4ad3b1f575e753a0882738c5c65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4f4ad3b1f575e753a0882738c5c65e">&sect;&nbsp;</a></span>DRV8316_unlockRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DRV8316_unlockRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>unlock all registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338a9f509aa23a4466a9afab5f3710d42973">DRV8316_ADDR_CTRL_1</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ggaefef4a3bbe24c5c9c3eba156bc6ad601a5bedf476594819723e0f04e589b2c32f">DRV8316_CTRL01_MASK_REG_LOCK</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga3a656684484bc76fac51066ea88bca03a6d96193a6a9468b1f9a73d82922b7c79">DRV8316_CTRL01_REG_UNLOCK</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52b4a6187c3b2dbc9fe7729019115695">DRV8316_enable()</a>.</p>

</div>
</div>
<a id="ga99b5c341ef54d632939e5b2726ca0b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99b5c341ef54d632939e5b2726ca0b2e">&sect;&nbsp;</a></span>DRV8316_clearfaultBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DRV8316_clearfaultBit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8316___instance.html">DRV8316_Instance</a> *&#160;</td>
          <td class="paramname"><em>drvHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clear the status registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drvHandle</td><td>The drv instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga1e0bc23e54da87246c7417a258078338ac0a427aab69bd1381f7c23983628eccd">DRV8316_ADDR_CTRL_2</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga2d7f0333d71b0cdf9e26ca0ebcb09941ae86f1b9f111c62b2cd44aa45e1b0a417">DRV8316_CTRL02_CLR_FLT</a>, <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gga236bc79f315609bb4b506149f3442547a82edabc1c47aeab8567a06ce65e832e4">DRV8316_CTRL02_MASK_CLR_FLT</a>, and <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#gaf1bccf8d2622f9c45d921848a70bb9d5">DRV8316_updateCTRLRegs()</a>.</p>

<p>Referenced by <a class="el" href="group___d_r_v8316___m_o_d_u_l_e.html#ga52b4a6187c3b2dbc9fe7729019115695">DRV8316_enable()</a>.</p>

</div>
</div>
<a id="ga9bb83381f6514985feef7f4b1c4c7215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bb83381f6514985feef7f4b1c4c7215">&sect;&nbsp;</a></span>DRV8316_getcsaVref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE _iq20 DRV8316_getcsaVref </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>vRef</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>get Current reference in IQ20 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">vRef</td><td>CSA reference voltage in milli volts </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>_iq20 CSA reference voltage in _iq20 format </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
