--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9387042 paths analyzed, 1691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.211ns.
--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT21   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN21    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_21
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT33   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN33    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_33
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT32   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN32    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_32
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT31   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN31    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_31
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT30   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN30    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_30
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT3    Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN3     net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_3
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT29   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN29    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_29
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT28   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN28    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_28
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT27   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN27    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_27
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT26   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN26    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_26
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT25   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN25    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_25
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT24   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN24    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_24
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT23   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN23    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_23
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT22   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN22    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_22
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT9    Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_9
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT20   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN20    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_20
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT2    Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN2     net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_2
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT19   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN19    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_19
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT18   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN18    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_18
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT17   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN17    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_17
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT16   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN16    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_16
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT15   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN15    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_15
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT14   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN14    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_14
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT13   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN13    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_13
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT12   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN12    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_12
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT11   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN11    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_11
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT10   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN10    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_10
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT1    Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN1     net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_1
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT0    Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN0     net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_0
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT (DSP)
  Destination:          game/M_placed_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT to game/M_placed_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.PCOUT34   Tdspcko_PCOUT_A1REG   5.873   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
                                                       game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT
    DSP48_X0Y7.PCIN34    net (fanout=1)        0.002   game/Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT_PCOUT_to_Madd_n0759_Madd1_PCIN_34
    DSP48_X0Y7.P2        Tdspdo_PCIN_P         2.645   game/Madd_n0759_Madd1
                                                       game/Madd_n0759_Madd1
    SLICE_X13Y43.A3      net (fanout=36)       3.447   game/n0759[2]
    SLICE_X13Y43.A       Tilo                  0.259   game/_n3109
                                                       game/_n2121<7>11
    SLICE_X14Y22.D4      net (fanout=38)       4.738   game/_n2121<7>1
    SLICE_X14Y22.D       Tilo                  0.235   game/_n3385
                                                       game/_n3385<7>1
    SLICE_X15Y20.D3      net (fanout=4)        1.146   game/_n3385
    SLICE_X15Y20.D       Tilo                  0.259   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>22
    SLICE_X15Y20.C6      net (fanout=1)        0.143   game/Mmux_M_placed_d<15>21
    SLICE_X15Y20.CLK     Tas                   0.373   game/M_placed_q[15]
                                                       game/Mmux_M_placed_d<15>23
                                                       game/M_placed_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (9.644ns logic, 9.476ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[1].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[0].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[1].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[4].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[1].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[3].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[1].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[1].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[4].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[4].button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[4].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[4].button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[4].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[4].button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[4].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[4].button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[4].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[4].button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.211|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9387042 paths, 0 nets, and 6006 connections

Design statistics:
   Minimum period:  19.211ns{1}   (Maximum frequency:  52.054MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  7 13:35:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 414 MB



