library verilog;
use verilog.vl_types.all;
entity soc_if is
    port(
        system_clock    : in     vl_logic
    );
end soc_if;
