{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 21:01:15 2010 " "Info: Processing started: Fri Jul 16 21:01:15 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "recorder.v(250) " "Warning (10275): Verilog HDL Module Instantiation warning at recorder.v(250): ignored dangling comma in List of Port Connections" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "recorder.v 1 1 " "Warning: Using design file recorder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 recorder " "Info: Found entity 1: recorder" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "recorder " "Info: Elaborating entity \"recorder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 recorder.v(159) " "Warning (10230): Verilog HDL assignment warning at recorder.v(159): truncated value with size 32 to match size of target (4)" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 recorder.v(160) " "Warning (10230): Verilog HDL assignment warning at recorder.v(160): truncated value with size 32 to match size of target (4)" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VERI_UNNAMED_PORT_NOT_CONNECTED" "0 pll1 recorder.v(250) " "Info (10266): Verilog HDL Module Instantiation information at recorder.v(250): instance \"pll1\" connects port 0 to an empty expression" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } }  } 0 10266 "Verilog HDL Module Instantiation information at %3!s!: instance \"%2!s!\" connects port %1!d! to an empty expression" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg_decode.v 1 1 " "Warning: Using design file seg_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decode " "Info: Found entity 1: seg_decode" {  } { { "seg_decode.v" "" { Text "/home/lucaspeng/dclab/exp3/seg_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decode seg_decode:s0 " "Info: Elaborating entity \"seg_decode\" for hierarchy \"seg_decode:s0\"" {  } { { "recorder.v" "s0" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "recorder.v" "pll1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2c.v 1 1 " "Warning: Using design file i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c1 " "Info: Elaborating entity \"i2c\" for hierarchy \"i2c:i2c1\"" {  } { { "recorder.v" "i2c1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ready i2c.v(27) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object \"start_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_ready i2c.v(27) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object \"send_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_counter i2c.v(29) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(29): object \"send_counter\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c.v(73) " "Warning (10230): Verilog HDL assignment warning at i2c.v(73): truncated value with size 32 to match size of target (4)" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c.v(77) " "Warning (10230): Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (7)" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sram.v 1 1 " "Warning: Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram1 " "Info: Elaborating entity \"sram\" for hierarchy \"sram:sram1\"" {  } { { "recorder.v" "sram1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sram.v(47) " "Warning (10230): Verilog HDL assignment warning at sram.v(47): truncated value with size 32 to match size of target (18)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"oe\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_buffer sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"io_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_buffer sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"data_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[0\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[0\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[1\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[1\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[2\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[2\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[3\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[3\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[4\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[4\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[5\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[5\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[6\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[6\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[7\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[7\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[8\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[8\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[9\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[9\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[10\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[10\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[11\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[11\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[12\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[12\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[13\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[13\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[14\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[14\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[15\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[15\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[0\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[0\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[1\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[1\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[2\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[2\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[3\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[3\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[4\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[4\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[5\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[5\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[6\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[6\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[7\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[7\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[8\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[8\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[9\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[9\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[10\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[10\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[11\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[11\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[12\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[12\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[13\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[13\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[14\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[14\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[15\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[15\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe sram.v(84) " "Info (10041): Inferred latch for \"oe\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we sram.v(84) " "Info (10041): Inferred latch for \"we\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adc.v 1 1 " "Warning: Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Info: Found entity 1: adc" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:adc1 " "Info: Elaborating entity \"adc\" for hierarchy \"adc:adc1\"" {  } { { "recorder.v" "adc1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adc.v(49) " "Warning (10230): Verilog HDL assignment warning at adc.v(49): truncated value with size 32 to match size of target (5)" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 adc.v(54) " "Warning (10230): Verilog HDL assignment warning at adc.v(54): truncated value with size 32 to match size of target (18)" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dac.v 1 1 " "Warning: Using design file dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Info: Found entity 1: dac" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac1 " "Info: Elaborating entity \"dac\" for hierarchy \"dac:dac1\"" {  } { { "recorder.v" "dac1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(34) " "Warning (10230): Verilog HDL assignment warning at dac.v(34): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dac.v(36) " "Warning (10230): Verilog HDL assignment warning at dac.v(36): truncated value with size 32 to match size of target (4)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(39) " "Warning (10230): Verilog HDL assignment warning at dac.v(39): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "recorder.v" "debounce1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debounce.v(26) " "Warning (10230): Verilog HDL assignment warning at debounce.v(26): truncated value with size 32 to match size of target (20)" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "recorder.v" "Div1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "recorder.v" "Div2" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "recorder.v" "Mod0" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Info: Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Info: Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Info: Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Info: Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iem " "Info: Found entity 1: lpm_divide_iem" {  } { { "db/lpm_divide_iem.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/lpm_divide_iem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Info: Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l6m " "Info: Found entity 1: lpm_divide_l6m" {  } { { "db/lpm_divide_l6m.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/lpm_divide_l6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[10\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[10\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[9\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[9\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[8\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[8\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[11\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[11\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[5\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[5\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[6\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[6\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[4\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[4\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[7\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[7\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[2\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[2\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[1\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[1\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[0\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[0\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[3\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[3\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[13\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[13\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[14\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[14\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[12\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[12\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[15\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[15\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[0\] sram:sram1\|addr_o\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[0\]\" to the node \"sram:sram1\|addr_o\[0\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[1\] sram:sram1\|addr_o\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[1\]\" to the node \"sram:sram1\|addr_o\[1\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[2\] sram:sram1\|addr_o\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[2\]\" to the node \"sram:sram1\|addr_o\[2\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[3\] sram:sram1\|addr_o\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[3\]\" to the node \"sram:sram1\|addr_o\[3\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[4\] sram:sram1\|addr_o\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[4\]\" to the node \"sram:sram1\|addr_o\[4\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[5\] sram:sram1\|addr_o\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[5\]\" to the node \"sram:sram1\|addr_o\[5\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[6\] sram:sram1\|addr_o\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[6\]\" to the node \"sram:sram1\|addr_o\[6\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[7\] sram:sram1\|addr_o\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[7\]\" to the node \"sram:sram1\|addr_o\[7\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[8\] sram:sram1\|addr_o\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[8\]\" to the node \"sram:sram1\|addr_o\[8\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[9\] sram:sram1\|addr_o\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[9\]\" to the node \"sram:sram1\|addr_o\[9\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[10\] sram:sram1\|addr_o\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[10\]\" to the node \"sram:sram1\|addr_o\[10\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[11\] sram:sram1\|addr_o\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[11\]\" to the node \"sram:sram1\|addr_o\[11\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[12\] sram:sram1\|addr_o\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[12\]\" to the node \"sram:sram1\|addr_o\[12\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[13\] sram:sram1\|addr_o\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[13\]\" to the node \"sram:sram1\|addr_o\[13\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[14\] sram:sram1\|addr_o\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[14\]\" to the node \"sram:sram1\|addr_o\[14\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[15\] sram:sram1\|addr_o\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[15\]\" to the node \"sram:sram1\|addr_o\[15\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[16\] sram:sram1\|addr_o\[16\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[16\]\" to the node \"sram:sram1\|addr_o\[16\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[17\] sram:sram1\|addr_o\[17\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[17\]\" to the node \"sram:sram1\|addr_o\[17\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[0\] " "Warning: Latch sram:sram1\|io_buffer\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[1\] " "Warning: Latch sram:sram1\|io_buffer\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[2\] " "Warning: Latch sram:sram1\|io_buffer\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[3\] " "Warning: Latch sram:sram1\|io_buffer\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[4\] " "Warning: Latch sram:sram1\|io_buffer\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[5\] " "Warning: Latch sram:sram1\|io_buffer\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[6\] " "Warning: Latch sram:sram1\|io_buffer\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[7\] " "Warning: Latch sram:sram1\|io_buffer\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[8\] " "Warning: Latch sram:sram1\|io_buffer\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[9\] " "Warning: Latch sram:sram1\|io_buffer\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[10\] " "Warning: Latch sram:sram1\|io_buffer\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[11\] " "Warning: Latch sram:sram1\|io_buffer\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[12\] " "Warning: Latch sram:sram1\|io_buffer\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[13\] " "Warning: Latch sram:sram1\|io_buffer\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[14\] " "Warning: Latch sram:sram1\|io_buffer\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[15\] " "Warning: Latch sram:sram1\|io_buffer\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ub GND " "Warning (13410): Pin \"ub\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lb GND " "Warning (13410): Pin \"lb\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[1\] GND " "Warning (13410): Pin \"b\[1\]\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[2\] GND " "Warning (13410): Pin \"b\[2\]\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[6\] VCC " "Warning (13410): Pin \"b\[6\]\" is stuck at VCC" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1122 " "Info: Implemented 1122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Info: Implemented 95 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "995 " "Info: Implemented 995 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 21:01:22 2010 " "Info: Processing ended: Fri Jul 16 21:01:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
