# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Processeur.srcs/sources_1/new/ALU.vhd" \
"../../../../../Processeur.srcs/sources_1/new/Instruction_decoder.vhd" \
"../../../../../Processeur.srcs/sources_1/new/Registers.vhd" \
"../../../../../Processeur.srcs/sources_1/new/instruction_counter.vhd" \
"../../../../../Processeur.srcs/sources_1/new/interface.vhd" \
"../../../../../Processeur.srcs/sources_1/new/memory_bench.vhd" \
"../../../../../Processeur.srcs/sources_1/new/processor.vhd" \
"../../../../../Processeur.srcs/sim_1/new/Test.vhd" \

# Do not sort compile order
nosort
