\hypertarget{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+dchprin\+:\+:\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a6f8c276334f1e99edc1ca1e16e6970e2}{C\+H\+P\+RI}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_ab1a280c8aebfbd66f42bb3d5bc706ece}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a9887471c70c6e24d22a0a4097994b86f}{D\+PA}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a5da3d7856bcfd896dab5df559abceaee}{E\+CP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}!C\+H\+P\+RI@{C\+H\+P\+RI}}
\index{C\+H\+P\+RI@{C\+H\+P\+RI}!\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+H\+P\+RI}{CHPRI}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields\+::\+C\+H\+P\+RI}\hypertarget{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a6f8c276334f1e99edc1ca1e16e6970e2}{}\label{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a6f8c276334f1e99edc1ca1e16e6970e2}
\mbox{[}3\+:0\mbox{]} Channel n Arbitration Priority \index{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}!D\+PA@{D\+PA}}
\index{D\+PA@{D\+PA}!\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+PA}{DPA}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields\+::\+D\+PA}\hypertarget{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a9887471c70c6e24d22a0a4097994b86f}{}\label{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a9887471c70c6e24d22a0a4097994b86f}
\mbox{[}6\mbox{]} Disable Preempt Ability \index{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}!E\+CP@{E\+CP}}
\index{E\+CP@{E\+CP}!\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+CP}{ECP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields\+::\+E\+CP}\hypertarget{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a5da3d7856bcfd896dab5df559abceaee}{}\label{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_a5da3d7856bcfd896dab5df559abceaee}
\mbox{[}7\mbox{]} Enable Channel Preemption \index{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+dchprin\+::\+\_\+hw\+\_\+dma\+\_\+dchprin\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_ab1a280c8aebfbd66f42bb3d5bc706ece}{}\label{struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_ab1a280c8aebfbd66f42bb3d5bc706ece}
\mbox{[}5\+:4\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
