#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc96001cd20 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fc96001a610 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fc960034e40_0 .var "a", 31 0;
v0x7fc960034ef0_0 .var "b", 31 0;
v0x7fc960034fa0_0 .var/i "mismatch_count", 31 0;
v0x7fc960035050_0 .var "sub", 0 0;
v0x7fc960035120_0 .net "sum", 31 0, L_0x7fc960036880;  1 drivers
S_0x7fc96001a740 .scope module, "UUT" "top_module" 2 17, 3 11 0, S_0x7fc96001cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 32 "sum";
L_0x7fc960035440 .functor XOR 32, v0x7fc960034ef0_0, L_0x7fc9600351f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc960034870_0 .net *"_ivl_0", 31 0, L_0x7fc9600351f0;  1 drivers
v0x7fc960034930_0 .net "a", 31 0, v0x7fc960034e40_0;  1 drivers
v0x7fc9600349d0_0 .net "b", 31 0, v0x7fc960034ef0_0;  1 drivers
v0x7fc960034a70_0 .net "b_xor", 31 0, L_0x7fc960035440;  1 drivers
v0x7fc960034b20_0 .net "carry_out1", 0 0, L_0x7fc9600354b0;  1 drivers
v0x7fc960034c30_0 .net "carry_out2", 0 0, L_0x7fc960035ef0;  1 drivers
v0x7fc960034cc0_0 .net "sub", 0 0, v0x7fc960035050_0;  1 drivers
v0x7fc960034d50_0 .net "sum", 31 0, L_0x7fc960036880;  alias, 1 drivers
LS_0x7fc9600351f0_0_0 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_4 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_8 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_12 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_16 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_20 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_24 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_0_28 .concat [ 1 1 1 1], v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0, v0x7fc960035050_0;
LS_0x7fc9600351f0_1_0 .concat [ 4 4 4 4], LS_0x7fc9600351f0_0_0, LS_0x7fc9600351f0_0_4, LS_0x7fc9600351f0_0_8, LS_0x7fc9600351f0_0_12;
LS_0x7fc9600351f0_1_4 .concat [ 4 4 4 4], LS_0x7fc9600351f0_0_16, LS_0x7fc9600351f0_0_20, LS_0x7fc9600351f0_0_24, LS_0x7fc9600351f0_0_28;
L_0x7fc9600351f0 .concat [ 16 16 0 0], LS_0x7fc9600351f0_1_0, LS_0x7fc9600351f0_1_4;
L_0x7fc960035cb0 .part v0x7fc960034e40_0, 0, 16;
L_0x7fc960035dd0 .part L_0x7fc960035440, 0, 16;
L_0x7fc9600366c0 .part v0x7fc960034e40_0, 16, 16;
L_0x7fc9600367a0 .part L_0x7fc960035440, 16, 16;
L_0x7fc960036880 .concat8 [ 16 16 0 0], L_0x7fc960035550, L_0x7fc960035f90;
S_0x7fc960006bc0 .scope module, "lower_adder" "add16" 3 24, 3 1 0, S_0x7fc96001a740;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc960163050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc96001cc40_0 .net *"_ivl_10", 0 0, L_0x7fc960163050;  1 drivers
v0x7fc960033350_0 .net *"_ivl_11", 16 0, L_0x7fc9600358e0;  1 drivers
v0x7fc960033400_0 .net *"_ivl_13", 16 0, L_0x7fc960035a50;  1 drivers
L_0x7fc960163098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc9600334c0_0 .net *"_ivl_16", 15 0, L_0x7fc960163098;  1 drivers
v0x7fc960033570_0 .net *"_ivl_17", 16 0, L_0x7fc960035b30;  1 drivers
v0x7fc960033660_0 .net *"_ivl_3", 16 0, L_0x7fc960035630;  1 drivers
L_0x7fc960163008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc960033710_0 .net *"_ivl_6", 0 0, L_0x7fc960163008;  1 drivers
v0x7fc9600337c0_0 .net *"_ivl_7", 16 0, L_0x7fc9600357a0;  1 drivers
v0x7fc960033870_0 .net "a", 15 0, L_0x7fc960035cb0;  1 drivers
v0x7fc960033980_0 .net "b", 15 0, L_0x7fc960035dd0;  1 drivers
v0x7fc960033a30_0 .net "cin", 0 0, v0x7fc960035050_0;  alias, 1 drivers
v0x7fc960033ad0_0 .net "cout", 0 0, L_0x7fc9600354b0;  alias, 1 drivers
v0x7fc960033b70_0 .net "sum", 15 0, L_0x7fc960035550;  1 drivers
L_0x7fc9600354b0 .part L_0x7fc960035b30, 16, 1;
L_0x7fc960035550 .part L_0x7fc960035b30, 0, 16;
L_0x7fc960035630 .concat [ 16 1 0 0], L_0x7fc960035cb0, L_0x7fc960163008;
L_0x7fc9600357a0 .concat [ 16 1 0 0], L_0x7fc960035dd0, L_0x7fc960163050;
L_0x7fc9600358e0 .arith/sum 17, L_0x7fc960035630, L_0x7fc9600357a0;
L_0x7fc960035a50 .concat [ 1 16 0 0], v0x7fc960035050_0, L_0x7fc960163098;
L_0x7fc960035b30 .arith/sum 17, L_0x7fc9600358e0, L_0x7fc960035a50;
S_0x7fc960033ca0 .scope module, "upper_adder" "add16" 3 32, 3 1 0, S_0x7fc96001a740;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc960163128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc960033ee0_0 .net *"_ivl_10", 0 0, L_0x7fc960163128;  1 drivers
v0x7fc960033f70_0 .net *"_ivl_11", 16 0, L_0x7fc9600362b0;  1 drivers
v0x7fc960034010_0 .net *"_ivl_13", 16 0, L_0x7fc960036420;  1 drivers
L_0x7fc960163170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc9600340d0_0 .net *"_ivl_16", 15 0, L_0x7fc960163170;  1 drivers
v0x7fc960034180_0 .net *"_ivl_17", 16 0, L_0x7fc960036540;  1 drivers
v0x7fc960034270_0 .net *"_ivl_3", 16 0, L_0x7fc960036070;  1 drivers
L_0x7fc9601630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc960034320_0 .net *"_ivl_6", 0 0, L_0x7fc9601630e0;  1 drivers
v0x7fc9600343d0_0 .net *"_ivl_7", 16 0, L_0x7fc960036150;  1 drivers
v0x7fc960034480_0 .net "a", 15 0, L_0x7fc9600366c0;  1 drivers
v0x7fc960034590_0 .net "b", 15 0, L_0x7fc9600367a0;  1 drivers
v0x7fc960034640_0 .net "cin", 0 0, L_0x7fc9600354b0;  alias, 1 drivers
v0x7fc9600346f0_0 .net "cout", 0 0, L_0x7fc960035ef0;  alias, 1 drivers
v0x7fc960034780_0 .net "sum", 15 0, L_0x7fc960035f90;  1 drivers
L_0x7fc960035ef0 .part L_0x7fc960036540, 16, 1;
L_0x7fc960035f90 .part L_0x7fc960036540, 0, 16;
L_0x7fc960036070 .concat [ 16 1 0 0], L_0x7fc9600366c0, L_0x7fc9601630e0;
L_0x7fc960036150 .concat [ 16 1 0 0], L_0x7fc9600367a0, L_0x7fc960163128;
L_0x7fc9600362b0 .arith/sum 17, L_0x7fc960036070, L_0x7fc960036150;
L_0x7fc960036420 .concat [ 1 16 0 0], L_0x7fc9600354b0, L_0x7fc960163170;
L_0x7fc960036540 .arith/sum 17, L_0x7fc9600362b0, L_0x7fc960036420;
    .scope S_0x7fc96001cd20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, 1'b0, v0x7fc960035120_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000000, 1'b0, v0x7fc960035120_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000000, 1'b0, v0x7fc960035120_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000001, 1'b1, v0x7fc960035120_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000010, 1'b1, v0x7fc960035120_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, 1'b0, v0x7fc960035120_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000010000000000000000, 32'b00000000000000000000000000000001, 1'b1, v0x7fc960035120_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fc960034e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fc960034ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc960035050_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fc960035120_0;
    %pushi/vec4 4294967294, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b11111111111111111111111111111111, 32'b11111111111111111111111111111111, 1'b0, v0x7fc960035120_0, 32'b11111111111111111111111111111110 {0 0 0};
    %load/vec4 v0x7fc960034fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc960034fa0_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7fc960034fa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 119 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 121 "$display", "%0d mismatches out of %0d total tests.", v0x7fc960034fa0_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_addsub_0_tb.v";
    "least-to-most/modules/Module_addsub.v";
