/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module serv_synth_wrapper(clk, i_rst, i_timer_irq, o_ibus_cyc, i_ibus_ack, o_dbus_we, o_dbus_cyc, i_dbus_ack, o_wen, i_ibus_rdt, o_dbus_adr, o_dbus_dat, o_dbus_sel, i_dbus_rdt, o_waddr, o_wdata, o_raddr, i_rdata, o_ibus_adr);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire [3:0] _269_;
  wire [2:0] _270_;
  wire [2:0] _271_;
  input clk;
  wire clk;
  wire \cpu.alu.i_en ;
  wire \cpu.alu.i_rs1 ;
  wire \cpu.branch_op ;
  wire \cpu.bufreg.i_en ;
  wire \cpu.bufreg2.i_cnt_done ;
  wire \cpu.bufreg2.o_sh_done_r ;
  wire \cpu.csr_imm ;
  wire \cpu.ctrl.pc ;
  wire \cpu.ctrl.pc_plus_4_cy_r ;
  wire \cpu.genblk1.csr.mcause31 ;
  wire \cpu.genblk1.csr.mie_mtie ;
  wire \cpu.genblk1.csr.mstatus_mie ;
  wire \cpu.genblk1.csr.o_new_irq ;
  wire [4:0] \cpu.immdec.imm11_7 ;
  wire [5:0] \cpu.immdec.imm30_25 ;
  wire \cpu.mem_if.dat_valid ;
  wire \cpu.o_wdata1 ;
  wire \cpu.state.i_ctrl_misalign ;
  wire [3:0] \cpu.state.o_cnt_r ;
  wire \cpu.state.stage_two_req ;
  input i_dbus_ack;
  wire i_dbus_ack;
  input [31:0] i_dbus_rdt;
  wire [31:0] i_dbus_rdt;
  input i_ibus_ack;
  wire i_ibus_ack;
  input [31:0] i_ibus_rdt;
  wire [31:0] i_ibus_rdt;
  input [1:0] i_rdata;
  wire [1:0] i_rdata;
  input i_rst;
  wire i_rst;
  input i_timer_irq;
  wire i_timer_irq;
  output [31:0] o_dbus_adr;
  wire [31:0] o_dbus_adr;
  output o_dbus_cyc;
  wire o_dbus_cyc;
  output [31:0] o_dbus_dat;
  wire [31:0] o_dbus_dat;
  output [3:0] o_dbus_sel;
  wire [3:0] o_dbus_sel;
  output o_dbus_we;
  wire o_dbus_we;
  output [31:0] o_ibus_adr;
  wire [31:0] o_ibus_adr;
  output o_ibus_cyc;
  wire o_ibus_cyc;
  output [9:0] o_raddr;
  wire [9:0] o_raddr;
  output [9:0] o_waddr;
  wire [9:0] o_waddr;
  output [1:0] o_wdata;
  wire [1:0] o_wdata;
  output o_wen;
  wire o_wen;
  wire [1:0] \rf_ram_if.rdata0 ;
  wire \rf_ram_if.rdata1 ;
  wire \rf_ram_if.rtrig0 ;
  wire \rf_ram_if.rtrig1 ;
  assign \cpu.alu.i_en  = 16'b1111111111111110 >> { \cpu.state.o_cnt_r [3], _149_, _151_, _150_ };
  assign _210_ = 64'b0000111100001111000011110011111100001111000011110000111110101111 >> { _107_, \cpu.branch_op , _102_, _104_, _108_, _106_ };
  assign _211_ = 8'b00010000 >> { _210_, \cpu.genblk1.csr.o_new_irq , _003_ };
  assign _000_ = 8'b11110100 >> { i_rst, \cpu.alu.i_en , _211_ };
  assign _147_ = 4'b0100 >> { \cpu.bufreg2.i_cnt_done , _211_ };
  assign _156_ = 16'b0000101000001100 >> { \cpu.bufreg2.i_cnt_done , i_rst, _003_, _211_ };
  assign _212_ = 8'b00000001 >> { _153_, _155_, _154_ };
  assign _213_ = 4'b1000 >> { _149_, _212_ };
  assign _214_ = 32'd4278125056 >> { _067_, o_dbus_we, _102_, _103_, \cpu.immdec.imm11_7 [0] };
  assign _215_ = 16'b0111111100000000 >> { _105_, _104_, _108_, \cpu.branch_op  };
  assign _216_ = 8'b01010011 >> { \cpu.bufreg2.i_cnt_done , _214_, _215_ };
  assign _217_ = 32'd3433697039 >> { o_dbus_we, \rf_ram_if.rtrig1 , _216_, i_rdata[0], \rf_ram_if.rdata1  };
  assign _218_ = 32'd7 >> { \cpu.branch_op , _107_, _106_, _110_, o_dbus_we };
  assign _219_ = 16'b1001011001101001 >> { _218_, _217_, \cpu.alu.i_rs1 , _143_ };
  assign _220_ = 8'b11100000 >> { _107_, _106_, _108_ };
  assign _221_ = 32'd2863828692 >> { _220_, _218_, _143_, _217_, \cpu.alu.i_rs1  };
  assign _095_ = 64'b0000111100001111000011110000111100001111000011110000000011101110 >> { _107_, _108_, _219_, _221_, _213_, _096_ };
  assign _222_ = 32'd3187671040 >> { _211_, \cpu.branch_op , _095_, _106_, _102_ };
  assign _157_ = 16'b0000110000001010 >> { \cpu.bufreg2.i_cnt_done , i_rst, _222_, _004_ };
  assign _223_ = 64'b0000000000000000000000000000000010111111111110110011001100110011 >> { _104_, \cpu.state.i_ctrl_misalign , _095_, _106_, \cpu.branch_op , _102_ };
  assign o_dbus_sel[0] = 4'b0001 >> { \cpu.state.i_ctrl_misalign , _098_ };
  assign _224_ = 32'd863 >> { \cpu.branch_op , _098_, _107_, _106_, \cpu.state.i_ctrl_misalign  };
  assign _158_ = 64'b0000000000000000010000000100000000000000000000001111111100000000 >> { \cpu.bufreg2.i_cnt_done , i_rst, _005_, _223_, _211_, _224_ };
  assign _159_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[2:1] };
  assign _160_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[1], \cpu.ctrl.pc  };
  assign _161_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[3:2] };
  assign _162_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[4:3] };
  assign _163_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[5:4] };
  assign _164_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[6:5] };
  assign _165_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[7:6] };
  assign _166_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[8:7] };
  assign _167_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[9:8] };
  assign _168_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[10:9] };
  assign _169_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[11:10] };
  assign _170_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[12:11] };
  assign _171_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[13:12] };
  assign _172_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[14:13] };
  assign _173_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[15:14] };
  assign _174_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[16:15] };
  assign _175_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[17:16] };
  assign _176_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[18:17] };
  assign _177_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[19:18] };
  assign _178_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[20:19] };
  assign _179_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[21:20] };
  assign _180_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[22:21] };
  assign _181_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[23:22] };
  assign _182_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[24:23] };
  assign _183_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[25:24] };
  assign _184_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[26:25] };
  assign _185_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[27:26] };
  assign _186_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[28:27] };
  assign _187_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[29:28] };
  assign _188_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[30:29] };
  assign _189_ = 16'b0000110000001010 >> { _000_, i_rst, o_ibus_adr[31:30] };
  assign _225_ = 16'b1111001111110101 >> { \rf_ram_if.rtrig1 , _213_, i_rdata[0], \rf_ram_if.rdata1  };
  assign _226_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \cpu.branch_op , _104_, _107_, _106_, _112_, _108_ };
  assign _227_ = 8'b00000001 >> { \cpu.genblk1.csr.o_new_irq , _005_, _226_ };
  assign _228_ = 16'b0111100010000111 >> { \cpu.ctrl.pc_plus_4_cy_r , \cpu.ctrl.pc , _151_, _212_ };
  assign _229_ = 16'b0000000011111000 >> { _216_, _155_, _154_, _153_ };
  assign _230_ = 64'b0000000000001110000000000000000000000000000000000000000000000000 >> { _104_, _003_, \cpu.state.stage_two_req , _107_, _108_, \cpu.bufreg2.o_sh_done_r  };
  assign \cpu.bufreg.i_en  = 64'b1111111111111111111111111111111111111111111111100000000000000000 >> { _230_, \cpu.alu.i_en , \cpu.branch_op , _211_, _005_, \cpu.genblk1.csr.o_new_irq  };
  assign _231_ = 4'b1000 >> { _098_, \cpu.bufreg.i_en  };
  assign _232_ = 32'd4026474496 >> { _231_, _104_, _102_, \cpu.branch_op , _229_ };
  assign _233_ = 64'b1111111100000011000000110101011100000000000000000000000000000000 >> { \cpu.ctrl.pc , _103_, _102_, o_dbus_we, \cpu.branch_op , _104_ };
  assign _234_ = 16'b0100000100010100 >> { _232_, _233_, _144_, _213_ };
  assign _235_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _104_, \cpu.branch_op , _112_, _107_, _106_, _108_ };
  assign _236_ = 64'b1111000011110000010101011100110011110000111100001111000011110000 >> { _227_, _235_, _004_, _225_, _228_, _234_ };
  assign _190_ = 16'b0000001100001010 >> { _000_, i_rst, _236_, o_ibus_adr[31] };
  assign _237_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _113_, _153_, \cpu.state.o_cnt_r [3], _109_, _154_, _155_ };
  assign _238_ = 32'd4261412864 >> { _104_, \cpu.branch_op , _108_, _106_, _107_ };
  assign _239_ = 32'd268435456 >> { _212_, _238_, \cpu.state.o_cnt_r [3], _113_, _109_ };
  assign _240_ = 16'b1111010000000000 >> { _238_, _111_, _109_, _112_ };
  assign _241_ = 64'b1111110011001100111110101010101011110000000000001111000000000000 >> { _240_, \rf_ram_if.rtrig1 , _239_, \cpu.genblk1.csr.mstatus_mie , i_rdata[0], \rf_ram_if.rdata1  };
  assign _242_ = 16'b0000111101110111 >> { _212_, _124_, \cpu.genblk1.csr.mcause31 , \cpu.bufreg2.i_cnt_done  };
  assign _243_ = 64'b0000000000000000000000000000000011101111111111111111111111111111 >> { _241_, _112_, _238_, \cpu.alu.i_en , _111_, _242_ };
  assign _244_ = 64'b1110111000110011001000101010101011111010000011110000101010101010 >> { _108_, _106_, _107_, \cpu.alu.i_rs1 , \cpu.csr_imm , _243_ };
  assign _191_ = 64'b0000000000000000000000000000000011011111111111110001000000000000 >> { i_rst, \cpu.genblk1.csr.mie_mtie , _238_, _237_, _111_, _244_ };
  assign _041_ = 8'b10000000 >> { \cpu.genblk1.csr.mstatus_mie , \cpu.genblk1.csr.mie_mtie , i_timer_irq };
  assign _192_ = 32'd4456688 >> { _147_, i_rst, \cpu.genblk1.csr.o_new_irq , _041_, _042_ };
  assign o_waddr[0] = 4'b1001 >> { _129_, \rf_ram_if.rtrig0  };
  assign _245_ = 64'b1111111111111111111111111111111000000000000000000000000000000001 >> { \cpu.bufreg2.o_sh_done_r , o_dbus_dat[0], o_dbus_dat[3:1], o_dbus_dat[4] };
  assign _246_ = 64'b1111001111111010111111111111111100000000000010100000000000000000 >> { o_dbus_dat[6], _104_, _211_, _107_, \cpu.bufreg2.i_cnt_done , _245_ };
  assign _247_ = 64'b0000000000000000000000000000000000000000000000000001000011111111 >> { i_dbus_ack, \cpu.branch_op , _104_, _108_, _107_, _246_ };
  assign _248_ = 16'b0000000100000000 >> { _003_, _005_, _247_, \cpu.alu.i_en  };
  assign _193_ = 32'd63743 >> { _248_, o_waddr[0], i_ibus_ack, \cpu.state.stage_two_req , _005_ };
  assign _195_ = 16'b0000000011111000 >> { i_rst, i_ibus_ack, \cpu.state.stage_two_req , _005_ };
  assign _196_ = 4'b0100 >> { _148_, i_rst };
  assign _197_ = 8'b01000000 >> { \cpu.bufreg2.i_cnt_done , _211_, i_rst };
  assign _198_ = 4'b0100 >> { _271_[0], i_rst };
  assign _199_ = 8'b00010100 >> { _146_, _154_, i_rst };
  assign _200_ = 16'b0000011100001000 >> { _155_, i_rst, _146_, _154_ };
  assign _201_ = 64'b0000000000000000000000000000000001000100010001001111111111110100 >> { i_rst, \cpu.alu.i_en , _248_, _152_, \cpu.state.o_cnt_r [3], \cpu.bufreg2.i_cnt_done  };
  assign _202_ = 4'b0100 >> { _149_, i_rst };
  assign _203_ = 4'b0100 >> { _150_, i_rst };
  assign _204_ = 4'b0100 >> { _151_, i_rst };
  assign _205_ = 32'd1073741824 >> { _154_, _155_, _151_, _153_, i_rst };
  assign _249_ = 16'b0000000000000111 >> { i_ibus_ack, _248_, _005_, \cpu.state.stage_two_req  };
  assign _206_ = 4'b0100 >> { _249_, \rf_ram_if.rtrig0  };
  assign o_waddr[1] = 8'b01001011 >> { o_raddr[1], \rf_ram_if.rtrig0 , _129_ };
  assign _207_ = 4'b0100 >> { _249_, o_waddr[1] };
  assign _208_ = 32'd3208642560 >> { _249_, o_raddr[2], \rf_ram_if.rtrig0 , o_raddr[1], _129_ };
  assign _209_ = 64'b1011111111111111010000000000000000000000000000000000000000000000 >> { _249_, o_raddr[3], \rf_ram_if.rtrig0 , o_raddr[1], o_raddr[2], _129_ };
  assign _194_ = 4'b1000 >> { \rf_ram_if.rtrig0 , i_rdata[1] };
  assign _135_ = 32'd3892350719 >> { _218_, \cpu.alu.i_en , _217_, _143_, \cpu.alu.i_rs1  };
  assign _134_ = 8'b11001010 >> { \rf_ram_if.rtrig0 , i_rdata[0], \rf_ram_if.rdata0 [1] };
  assign _250_ = 32'd1 >> { _080_, \cpu.immdec.imm11_7 [1:0], _079_, _078_ };
  assign _251_ = 64'b0000000000000000000000000000000000000000000000001111110011110101 >> { _250_, _211_, _102_, _104_, \cpu.branch_op , o_dbus_we };
  assign _132_ = 8'b11010000 >> { \cpu.alu.i_en , _251_, _227_ };
  assign _131_ = 8'b10110000 >> { \cpu.alu.i_en , _227_, _240_ };
  assign o_wen = 8'b11001010 >> { \rf_ram_if.rtrig0 , _141_, _140_ };
  assign o_waddr[3] = 32'd4294049805 >> { o_raddr[3], o_raddr[1], o_raddr[2], _129_, \rf_ram_if.rtrig0  };
  assign o_waddr[2] = 16'b1111001000001101 >> { o_raddr[2:1], _129_, \rf_ram_if.rtrig0  };
  assign _252_ = 4'b0001 >> { _235_, _240_ };
  assign o_raddr[9] = 8'b01110000 >> { \rf_ram_if.rtrig0 , _252_, _227_ };
  assign o_waddr[4] = 32'd4043291392 >> { \rf_ram_if.rtrig0 , _227_, \cpu.immdec.imm11_7 [0], _109_, _112_ };
  assign o_waddr[9] = 4'b0111 >> { \rf_ram_if.rtrig0 , _227_ };
  assign o_waddr[6] = 4'b0100 >> { _078_, o_waddr[9] };
  assign o_waddr[7] = 4'b0100 >> { _079_, o_waddr[9] };
  assign o_waddr[8] = 4'b0100 >> { _080_, o_waddr[9] };
  assign _136_ = 64'b0000000000000000111010001000100000000000000000000000000000000000 >> { \cpu.alu.i_en , _211_, _212_, _151_, \cpu.ctrl.pc_plus_4_cy_r , \cpu.ctrl.pc  };
  assign _137_ = 32'd15204352 >> { \cpu.alu.i_en , _211_, _144_, _233_, _232_ };
  assign _253_ = 16'b0100111100000000 >> { \cpu.alu.i_rs1 , \cpu.branch_op , _102_, _103_ };
  assign _254_ = 64'b0000000000000000000000000000000000000000000000000111111111110111 >> { _104_, _216_, _102_, _103_, _213_, \cpu.branch_op  };
  assign _138_ = 16'b1110100000000000 >> { \cpu.bufreg.i_en , _145_, _253_, _254_ };
  assign o_dbus_sel[3] = 16'b1111111111100000 >> { _107_, \cpu.state.i_ctrl_misalign , _098_, _106_ };
  assign o_dbus_sel[1] = 16'b1111111100001110 >> { _107_, \cpu.state.i_ctrl_misalign , _098_, _106_ };
  assign o_dbus_cyc = 16'b0001000000000000 >> { _003_, _224_, _104_, \cpu.alu.i_en  };
  assign _116_ = 4'b0100 >> { \cpu.bufreg2.i_cnt_done , _227_ };
  assign _099_ = 4'b1110 >> { i_ibus_ack, \cpu.alu.i_en  };
  assign _100_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[7], _215_ };
  assign _001_ = 8'b11111110 >> { i_rst, \cpu.bufreg2.i_cnt_done , i_ibus_ack };
  assign _023_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[14], o_dbus_dat[15] };
  assign _083_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[26], _089_ };
  assign _036_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[27], o_dbus_dat[28] };
  assign _035_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[26], o_dbus_dat[27] };
  assign _034_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[25], o_dbus_dat[26] };
  assign _033_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[24], o_dbus_dat[25] };
  assign _006_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \cpu.state.i_ctrl_misalign , _098_, o_dbus_dat[24], o_dbus_dat[8], o_dbus_dat[16], o_dbus_dat[0] };
  assign \cpu.mem_if.dat_valid  = 16'b1111111100001011 >> { _107_, _155_, _154_, _106_ };
  assign _255_ = 64'b1111000000000000100010001000100000000000000000000000000000000000 >> { _107_, _108_, \cpu.alu.i_rs1 , _217_, _096_, _213_ };
  assign _256_ = 64'b1111111111111111111100000000111111111111111111111011101110111011 >> { _108_, _106_, \cpu.alu.i_rs1 , _217_, _219_, _107_ };
  assign _257_ = 64'b0000000011111111111111111111111100010000000100001111111111111111 >> { _102_, _104_, _234_, _256_, _255_, _231_ };
  assign _258_ = 32'd4279238587 >> { \cpu.mem_if.dat_valid , _104_, _006_, _007_, _108_ };
  assign _259_ = 32'd2867907776 >> { _102_, \cpu.branch_op , _257_, _258_, _228_ };
  assign _133_ = 64'b0000111111111111000011111111111111001100110011001010101010101010 >> { _227_, \cpu.branch_op , _259_, _243_, _234_, _231_ };
  assign o_wdata[1] = 8'b11001010 >> { \rf_ram_if.rtrig0 , _133_, _130_ };
  assign _063_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[21], _069_ };
  assign _065_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[23], _071_ };
  assign _032_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[23], o_dbus_dat[24] };
  assign _019_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[10], o_dbus_dat[11] };
  assign _031_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[22], o_dbus_dat[23] };
  assign _045_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[12], _055_ };
  assign _044_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[20], _054_ };
  assign o_waddr[5] = 32'd4043278591 >> { \rf_ram_if.rtrig0 , _227_, \cpu.immdec.imm11_7 [1], _111_, _109_ };
  assign _018_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[9], o_dbus_dat[10] };
  assign _064_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[22], _070_ };
  assign _082_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[25], _088_ };
  assign _084_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[27], _090_ };
  assign _097_ = 32'd3993039088 >> { _211_, _212_, \cpu.bufreg.i_en , _149_, _150_ };
  assign _049_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[16], _058_ };
  assign _050_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[17], _059_ };
  assign _072_ = 64'b1111000011110011111100001111101011110000111100001111000011110000 >> { \cpu.alu.i_en , _102_, _104_, i_ibus_ack, \cpu.branch_op , o_dbus_we };
  assign o_raddr[8] = 32'd2155937536 >> { \rf_ram_if.rtrig0 , _060_, _071_, _252_, _227_ };
  assign _062_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[20], _068_ };
  assign _061_ = 64'b1111111111111111111111111111111111110000100000001111000011110000 >> { i_ibus_ack, o_dbus_we, _102_, \cpu.alu.i_en , \cpu.branch_op , _104_ };
  assign o_raddr[6] = 32'd2155937536 >> { \rf_ram_if.rtrig0 , _058_, _069_, _252_, _227_ };
  assign _022_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[13], o_dbus_dat[14] };
  assign _120_ = 16'b1111111111110010 >> { \cpu.genblk1.csr.o_new_irq , _226_, _005_, _125_ };
  assign _030_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[21], o_dbus_dat[22] };
  assign _017_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[8], o_dbus_dat[9] };
  assign _119_ = 64'b1111111111111111111111111111111101000000000000000000000000000000 >> { _116_, _238_, \cpu.alu.i_en , _212_, _112_, _111_ };
  assign _114_ = 32'd1073807359 >> { _227_, _238_, \cpu.bufreg2.i_cnt_done , _112_, _111_ };
  assign _115_ = 8'b11110100 >> { \cpu.genblk1.csr.o_new_irq , _227_, _244_ };
  assign _117_ = 8'b11111110 >> { _235_, _116_, _239_ };
  assign _118_ = 16'b1000111100000000 >> { _227_, _244_, _128_, _235_ };
  assign _021_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[12], o_dbus_dat[13] };
  assign _260_ = 8'b00010000 >> { _104_, _107_, _211_ };
  assign _010_ = 64'b1100110011001100110011001100110011110000000011111010101010101010 >> { i_dbus_ack, _260_, o_dbus_dat[0], o_dbus_dat[1], i_dbus_rdt[1], o_dbus_dat[2] };
  assign o_raddr[7] = 32'd2155937536 >> { \rf_ram_if.rtrig0 , _059_, _070_, _252_, _227_ };
  assign _261_ = 32'd4177067776 >> { _104_, _103_, _102_, _108_, \cpu.branch_op  };
  assign _043_ = 8'b11111000 >> { i_ibus_ack, _261_, \cpu.alu.i_en  };
  assign _121_ = 64'b1111111111111111111111111111111111111111111111110100111101000100 >> { \cpu.genblk1.csr.o_new_irq , _226_, o_dbus_we, \cpu.branch_op , _126_, _005_ };
  assign _094_ = 64'b1111000000001111000011111111000010001000100010001000100010001000 >> { _211_, _253_, _254_, _145_, o_dbus_adr[31], _110_ };
  assign _122_ = 16'b1111100011111111 >> { \cpu.branch_op , \cpu.genblk1.csr.o_new_irq , _227_, _127_ };
  assign _047_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[14], \cpu.csr_imm  };
  assign _046_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[13], _056_ };
  assign _262_ = 32'd858994005 >> { _103_, _104_, _102_, _053_, _215_ };
  assign _087_ = 64'b1100110011001100110011001100110000001111101010100000111100001111 >> { i_ibus_ack, \cpu.branch_op , _102_, _262_, i_ibus_rdt[30], _101_ };
  assign _263_ = 32'd66868565 >> { _260_, o_dbus_dat[2], o_dbus_dat[0], o_dbus_dat[1], o_dbus_dat[3] };
  assign _011_ = 8'b11000101 >> { i_dbus_ack, i_dbus_rdt[2], _263_ };
  assign _264_ = 32'd268400503 >> { _240_, _111_, _109_, _068_, _227_ };
  assign o_raddr[5] = 16'b1011101111110000 >> { \rf_ram_if.rtrig0 , _057_, _264_, _235_ };
  assign _066_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[24], \cpu.immdec.imm30_25 [0] };
  assign _009_ = 32'd4042273706 >> { i_dbus_ack, _260_, i_dbus_rdt[0], o_dbus_dat[0], o_dbus_dat[1] };
  assign \cpu.o_wdata1  = 8'b00111010 >> { _227_, _244_, \cpu.ctrl.pc  };
  assign _029_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[20], o_dbus_dat[21] };
  assign _016_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[7], o_dbus_dat[8] };
  assign _020_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[11], o_dbus_dat[12] };
  assign _028_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[19], o_dbus_dat[20] };
  assign _015_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[6], o_dbus_dat[7] };
  assign _027_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[18], o_dbus_dat[19] };
  assign _040_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[31], _217_ };
  assign _014_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[5], _246_ };
  assign _265_ = 64'b0000000000000000000000000000000011111101110101011101010111010101 >> { i_dbus_ack, _154_, _098_, _155_, \cpu.state.i_ctrl_misalign , \cpu.alu.i_en  };
  assign _008_ = 8'b01001111 >> { _265_, _104_, _107_ };
  assign _266_ = 32'd131070 >> { o_dbus_dat[4], o_dbus_dat[0], o_dbus_dat[3:1] };
  assign _013_ = 32'd4042273706 >> { i_dbus_ack, _260_, i_dbus_rdt[4], _266_, \cpu.bufreg2.o_sh_done_r  };
  assign _039_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[30], o_dbus_dat[31] };
  assign _026_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[17], o_dbus_dat[18] };
  assign _267_ = 64'b0100010001000100111101001111111111110000111111111111000011111111 >> { _238_, _111_, _067_, _235_, _109_, _112_ };
  assign o_raddr[4] = 16'b0111011111110000 >> { \rf_ram_if.rtrig0 , \cpu.csr_imm , _267_, _227_ };
  assign o_dbus_sel[2] = 8'b11110100 >> { _107_, \cpu.state.i_ctrl_misalign , _098_ };
  assign _268_ = 64'b0000000000000011111111111111110001010101010101010101010101010101 >> { _260_, o_dbus_dat[3], o_dbus_dat[0], o_dbus_dat[2:1], o_dbus_dat[4] };
  assign _012_ = 8'b11000101 >> { i_dbus_ack, i_dbus_rdt[3], _268_ };
  assign _025_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[16], o_dbus_dat[17] };
  assign _038_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[29], o_dbus_dat[30] };
  assign _024_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[15], o_dbus_dat[16] };
  assign o_wdata[0] = 8'b11001010 >> { \rf_ram_if.rtrig0 , _142_, _139_ };
  assign _037_ = 8'b11001010 >> { i_dbus_ack, i_dbus_rdt[28], o_dbus_dat[29] };
  assign _052_ = 32'd4042312874 >> { i_ibus_ack, \cpu.branch_op , i_ibus_rdt[19], _215_, _067_ };
  assign _048_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[15], _057_ };
  assign o_ibus_cyc = 4'b0100 >> { _002_, i_rst };
  assign _086_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[29], _092_ };
  assign _074_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[8], _078_ };
  assign _075_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[9], _079_ };
  assign _077_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[11], \cpu.immdec.imm30_25 [0] };
  assign _093_ = 32'd3275532970 >> { _211_, _253_, _254_, _145_, o_dbus_adr[2] };
  assign _051_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[18], _060_ };
  assign _123_ = 16'b0100111101000100 >> { _226_, _111_, _227_, _244_ };
  assign _270_[0] = 4'b0110 >> { \cpu.state.o_cnt_r [3], _153_ };
  assign _081_ = 64'b1111111111111111111111111111111111111110111111110000000000000000 >> { i_ibus_ack, \cpu.alu.i_en , _102_, _104_, \cpu.branch_op , o_dbus_we };
  assign _076_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[10], _080_ };
  assign _073_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[7], \cpu.immdec.imm11_7 [1] };
  assign _085_ = 8'b11001010 >> { i_ibus_ack, i_ibus_rdt[28], _091_ };
  assign o_raddr[0] = 2'b01 >> _129_;
  dffsre _507_ (
    .C(clk),
    .D(_000_),
    .E(_001_),
    .Q(_002_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _508_ (
    .C(clk),
    .D(_156_),
    .E(1'b1),
    .Q(_003_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _509_ (
    .C(clk),
    .D(_157_),
    .E(1'b1),
    .Q(_004_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _510_ (
    .C(clk),
    .D(_158_),
    .E(1'b1),
    .Q(_005_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _511_ (
    .C(clk),
    .D(_006_),
    .E(\cpu.mem_if.dat_valid ),
    .Q(_007_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _512_ (
    .C(clk),
    .D(_009_),
    .E(_008_),
    .Q(o_dbus_dat[0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _513_ (
    .C(clk),
    .D(_010_),
    .E(_008_),
    .Q(o_dbus_dat[1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _514_ (
    .C(clk),
    .D(_011_),
    .E(_008_),
    .Q(o_dbus_dat[2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _515_ (
    .C(clk),
    .D(_012_),
    .E(_008_),
    .Q(o_dbus_dat[3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _516_ (
    .C(clk),
    .D(_013_),
    .E(_008_),
    .Q(o_dbus_dat[4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _517_ (
    .C(clk),
    .D(_014_),
    .E(_008_),
    .Q(\cpu.bufreg2.o_sh_done_r ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _518_ (
    .C(clk),
    .D(_015_),
    .E(_008_),
    .Q(o_dbus_dat[6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _519_ (
    .C(clk),
    .D(_016_),
    .E(_008_),
    .Q(o_dbus_dat[7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _520_ (
    .C(clk),
    .D(_017_),
    .E(_008_),
    .Q(o_dbus_dat[8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _521_ (
    .C(clk),
    .D(_018_),
    .E(_008_),
    .Q(o_dbus_dat[9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _522_ (
    .C(clk),
    .D(_019_),
    .E(_008_),
    .Q(o_dbus_dat[10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _523_ (
    .C(clk),
    .D(_020_),
    .E(_008_),
    .Q(o_dbus_dat[11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _524_ (
    .C(clk),
    .D(_021_),
    .E(_008_),
    .Q(o_dbus_dat[12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _525_ (
    .C(clk),
    .D(_022_),
    .E(_008_),
    .Q(o_dbus_dat[13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _526_ (
    .C(clk),
    .D(_023_),
    .E(_008_),
    .Q(o_dbus_dat[14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _527_ (
    .C(clk),
    .D(_024_),
    .E(_008_),
    .Q(o_dbus_dat[15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _528_ (
    .C(clk),
    .D(_025_),
    .E(_008_),
    .Q(o_dbus_dat[16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _529_ (
    .C(clk),
    .D(_026_),
    .E(_008_),
    .Q(o_dbus_dat[17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _530_ (
    .C(clk),
    .D(_027_),
    .E(_008_),
    .Q(o_dbus_dat[18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _531_ (
    .C(clk),
    .D(_028_),
    .E(_008_),
    .Q(o_dbus_dat[19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _532_ (
    .C(clk),
    .D(_029_),
    .E(_008_),
    .Q(o_dbus_dat[20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _533_ (
    .C(clk),
    .D(_030_),
    .E(_008_),
    .Q(o_dbus_dat[21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _534_ (
    .C(clk),
    .D(_031_),
    .E(_008_),
    .Q(o_dbus_dat[22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _535_ (
    .C(clk),
    .D(_032_),
    .E(_008_),
    .Q(o_dbus_dat[23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _536_ (
    .C(clk),
    .D(_033_),
    .E(_008_),
    .Q(o_dbus_dat[24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _537_ (
    .C(clk),
    .D(_034_),
    .E(_008_),
    .Q(o_dbus_dat[25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _538_ (
    .C(clk),
    .D(_035_),
    .E(_008_),
    .Q(o_dbus_dat[26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _539_ (
    .C(clk),
    .D(_036_),
    .E(_008_),
    .Q(o_dbus_dat[27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _540_ (
    .C(clk),
    .D(_037_),
    .E(_008_),
    .Q(o_dbus_dat[28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _541_ (
    .C(clk),
    .D(_038_),
    .E(_008_),
    .Q(o_dbus_dat[29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _542_ (
    .C(clk),
    .D(_039_),
    .E(_008_),
    .Q(o_dbus_dat[30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _543_ (
    .C(clk),
    .D(_040_),
    .E(_008_),
    .Q(o_dbus_dat[31]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _544_ (
    .C(clk),
    .D(_041_),
    .E(_147_),
    .Q(_042_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _545_ (
    .C(clk),
    .D(_044_),
    .E(_043_),
    .Q(_053_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _546_ (
    .C(clk),
    .D(_045_),
    .E(_043_),
    .Q(_054_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _547_ (
    .C(clk),
    .D(_046_),
    .E(_043_),
    .Q(_055_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _548_ (
    .C(clk),
    .D(_047_),
    .E(_043_),
    .Q(_056_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _549_ (
    .C(clk),
    .D(_048_),
    .E(_043_),
    .Q(\cpu.csr_imm ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _550_ (
    .C(clk),
    .D(_049_),
    .E(_043_),
    .Q(_057_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _551_ (
    .C(clk),
    .D(_050_),
    .E(_043_),
    .Q(_058_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _552_ (
    .C(clk),
    .D(_051_),
    .E(_043_),
    .Q(_059_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _553_ (
    .C(clk),
    .D(_052_),
    .E(_043_),
    .Q(_060_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _554_ (
    .C(clk),
    .D(_062_),
    .E(_061_),
    .Q(_067_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _555_ (
    .C(clk),
    .D(_063_),
    .E(_061_),
    .Q(_068_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _556_ (
    .C(clk),
    .D(_064_),
    .E(_061_),
    .Q(_069_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _557_ (
    .C(clk),
    .D(_065_),
    .E(_061_),
    .Q(_070_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _558_ (
    .C(clk),
    .D(_066_),
    .E(_061_),
    .Q(_071_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _559_ (
    .C(clk),
    .D(_073_),
    .E(_072_),
    .Q(\cpu.immdec.imm11_7 [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _560_ (
    .C(clk),
    .D(_074_),
    .E(_072_),
    .Q(\cpu.immdec.imm11_7 [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _561_ (
    .C(clk),
    .D(_075_),
    .E(_072_),
    .Q(_078_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _562_ (
    .C(clk),
    .D(_076_),
    .E(_072_),
    .Q(_079_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _563_ (
    .C(clk),
    .D(_077_),
    .E(_072_),
    .Q(_080_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _564_ (
    .C(clk),
    .D(_082_),
    .E(_081_),
    .Q(\cpu.immdec.imm30_25 [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _565_ (
    .C(clk),
    .D(_083_),
    .E(_081_),
    .Q(_088_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _566_ (
    .C(clk),
    .D(_084_),
    .E(_081_),
    .Q(_089_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _567_ (
    .C(clk),
    .D(_085_),
    .E(_081_),
    .Q(_090_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _568_ (
    .C(clk),
    .D(_086_),
    .E(_081_),
    .Q(_091_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _569_ (
    .C(clk),
    .D(_087_),
    .E(_081_),
    .Q(_092_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _570_ (
    .C(clk),
    .D(o_dbus_adr[4]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _571_ (
    .C(clk),
    .D(o_dbus_adr[3]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _572_ (
    .C(clk),
    .D(o_dbus_adr[5]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _573_ (
    .C(clk),
    .D(o_dbus_adr[6]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _574_ (
    .C(clk),
    .D(o_dbus_adr[7]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _575_ (
    .C(clk),
    .D(o_dbus_adr[8]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _576_ (
    .C(clk),
    .D(o_dbus_adr[9]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _577_ (
    .C(clk),
    .D(o_dbus_adr[10]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _578_ (
    .C(clk),
    .D(o_dbus_adr[11]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _579_ (
    .C(clk),
    .D(o_dbus_adr[12]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _580_ (
    .C(clk),
    .D(o_dbus_adr[13]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _581_ (
    .C(clk),
    .D(o_dbus_adr[14]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _582_ (
    .C(clk),
    .D(o_dbus_adr[15]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _583_ (
    .C(clk),
    .D(o_dbus_adr[16]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _584_ (
    .C(clk),
    .D(o_dbus_adr[17]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _585_ (
    .C(clk),
    .D(o_dbus_adr[18]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _586_ (
    .C(clk),
    .D(o_dbus_adr[19]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _587_ (
    .C(clk),
    .D(o_dbus_adr[20]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _588_ (
    .C(clk),
    .D(o_dbus_adr[21]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _589_ (
    .C(clk),
    .D(o_dbus_adr[22]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _590_ (
    .C(clk),
    .D(o_dbus_adr[23]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _591_ (
    .C(clk),
    .D(o_dbus_adr[24]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _592_ (
    .C(clk),
    .D(o_dbus_adr[25]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _593_ (
    .C(clk),
    .D(o_dbus_adr[26]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _594_ (
    .C(clk),
    .D(o_dbus_adr[27]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _595_ (
    .C(clk),
    .D(o_dbus_adr[28]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _596_ (
    .C(clk),
    .D(o_dbus_adr[29]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _597_ (
    .C(clk),
    .D(o_dbus_adr[30]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _598_ (
    .C(clk),
    .D(o_dbus_adr[31]),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _599_ (
    .C(clk),
    .D(_094_),
    .E(\cpu.bufreg.i_en ),
    .Q(o_dbus_adr[31]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _600_ (
    .C(clk),
    .D(_095_),
    .E(\cpu.alu.i_en ),
    .Q(_096_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _601_ (
    .C(clk),
    .D(_093_),
    .E(_097_),
    .Q(\cpu.state.i_ctrl_misalign ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _602_ (
    .C(clk),
    .D(\cpu.state.i_ctrl_misalign ),
    .E(_097_),
    .Q(_098_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _603_ (
    .C(clk),
    .D(_159_),
    .E(1'b1),
    .Q(o_ibus_adr[1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _604_ (
    .C(clk),
    .D(_160_),
    .E(1'b1),
    .Q(\cpu.ctrl.pc ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _605_ (
    .C(clk),
    .D(_161_),
    .E(1'b1),
    .Q(o_ibus_adr[2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _606_ (
    .C(clk),
    .D(_162_),
    .E(1'b1),
    .Q(o_ibus_adr[3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _607_ (
    .C(clk),
    .D(_163_),
    .E(1'b1),
    .Q(o_ibus_adr[4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _608_ (
    .C(clk),
    .D(_164_),
    .E(1'b1),
    .Q(o_ibus_adr[5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _609_ (
    .C(clk),
    .D(_165_),
    .E(1'b1),
    .Q(o_ibus_adr[6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _610_ (
    .C(clk),
    .D(_166_),
    .E(1'b1),
    .Q(o_ibus_adr[7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _611_ (
    .C(clk),
    .D(_167_),
    .E(1'b1),
    .Q(o_ibus_adr[8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _612_ (
    .C(clk),
    .D(_168_),
    .E(1'b1),
    .Q(o_ibus_adr[9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _613_ (
    .C(clk),
    .D(_169_),
    .E(1'b1),
    .Q(o_ibus_adr[10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _614_ (
    .C(clk),
    .D(_170_),
    .E(1'b1),
    .Q(o_ibus_adr[11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _615_ (
    .C(clk),
    .D(_171_),
    .E(1'b1),
    .Q(o_ibus_adr[12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _616_ (
    .C(clk),
    .D(_172_),
    .E(1'b1),
    .Q(o_ibus_adr[13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _617_ (
    .C(clk),
    .D(_173_),
    .E(1'b1),
    .Q(o_ibus_adr[14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _618_ (
    .C(clk),
    .D(_174_),
    .E(1'b1),
    .Q(o_ibus_adr[15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _619_ (
    .C(clk),
    .D(_175_),
    .E(1'b1),
    .Q(o_ibus_adr[16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _620_ (
    .C(clk),
    .D(_176_),
    .E(1'b1),
    .Q(o_ibus_adr[17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _621_ (
    .C(clk),
    .D(_177_),
    .E(1'b1),
    .Q(o_ibus_adr[18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _622_ (
    .C(clk),
    .D(_178_),
    .E(1'b1),
    .Q(o_ibus_adr[19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _623_ (
    .C(clk),
    .D(_179_),
    .E(1'b1),
    .Q(o_ibus_adr[20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _624_ (
    .C(clk),
    .D(_180_),
    .E(1'b1),
    .Q(o_ibus_adr[21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _625_ (
    .C(clk),
    .D(_181_),
    .E(1'b1),
    .Q(o_ibus_adr[22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _626_ (
    .C(clk),
    .D(_182_),
    .E(1'b1),
    .Q(o_ibus_adr[23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _627_ (
    .C(clk),
    .D(_183_),
    .E(1'b1),
    .Q(o_ibus_adr[24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _628_ (
    .C(clk),
    .D(_184_),
    .E(1'b1),
    .Q(o_ibus_adr[25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _629_ (
    .C(clk),
    .D(_185_),
    .E(1'b1),
    .Q(o_ibus_adr[26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _630_ (
    .C(clk),
    .D(_186_),
    .E(1'b1),
    .Q(o_ibus_adr[27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _631_ (
    .C(clk),
    .D(_187_),
    .E(1'b1),
    .Q(o_ibus_adr[28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _632_ (
    .C(clk),
    .D(_188_),
    .E(1'b1),
    .Q(o_ibus_adr[29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _633_ (
    .C(clk),
    .D(_189_),
    .E(1'b1),
    .Q(o_ibus_adr[30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _634_ (
    .C(clk),
    .D(_190_),
    .E(1'b1),
    .Q(o_ibus_adr[31]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _635_ (
    .C(clk),
    .D(_100_),
    .E(_099_),
    .Q(_101_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _636_ (
    .C(clk),
    .D(i_ibus_rdt[2]),
    .E(i_ibus_ack),
    .Q(_102_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _637_ (
    .C(clk),
    .D(i_ibus_rdt[3]),
    .E(i_ibus_ack),
    .Q(_103_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _638_ (
    .C(clk),
    .D(i_ibus_rdt[4]),
    .E(i_ibus_ack),
    .Q(_104_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _639_ (
    .C(clk),
    .D(i_ibus_rdt[5]),
    .E(i_ibus_ack),
    .Q(o_dbus_we),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _640_ (
    .C(clk),
    .D(i_ibus_rdt[6]),
    .E(i_ibus_ack),
    .Q(\cpu.branch_op ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _641_ (
    .C(clk),
    .D(i_ibus_rdt[31]),
    .E(i_ibus_ack),
    .Q(_105_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _642_ (
    .C(clk),
    .D(i_ibus_rdt[12]),
    .E(i_ibus_ack),
    .Q(_106_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _643_ (
    .C(clk),
    .D(i_ibus_rdt[13]),
    .E(i_ibus_ack),
    .Q(_107_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _644_ (
    .C(clk),
    .D(i_ibus_rdt[14]),
    .E(i_ibus_ack),
    .Q(_108_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _645_ (
    .C(clk),
    .D(i_ibus_rdt[26]),
    .E(i_ibus_ack),
    .Q(_109_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _646_ (
    .C(clk),
    .D(i_ibus_rdt[30]),
    .E(i_ibus_ack),
    .Q(_110_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _647_ (
    .C(clk),
    .D(i_ibus_rdt[20]),
    .E(i_ibus_ack),
    .Q(_111_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _648_ (
    .C(clk),
    .D(i_ibus_rdt[21]),
    .E(i_ibus_ack),
    .Q(_112_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _649_ (
    .C(clk),
    .D(i_ibus_rdt[22]),
    .E(i_ibus_ack),
    .Q(_113_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _650_ (
    .C(clk),
    .D(_115_),
    .E(_114_),
    .Q(\cpu.genblk1.csr.mcause31 ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _651_ (
    .C(clk),
    .D(_118_),
    .E(_117_),
    .Q(\cpu.genblk1.csr.mstatus_mie ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _652_ (
    .C(clk),
    .D(_120_),
    .E(_119_),
    .Q(_124_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _653_ (
    .C(clk),
    .D(_121_),
    .E(_119_),
    .Q(_125_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _654_ (
    .C(clk),
    .D(_122_),
    .E(_119_),
    .Q(_126_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _655_ (
    .C(clk),
    .D(_123_),
    .E(_119_),
    .Q(_127_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _656_ (
    .C(clk),
    .D(_191_),
    .E(1'b1),
    .Q(\cpu.genblk1.csr.mie_mtie ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _657_ (
    .C(clk),
    .D(_192_),
    .E(1'b1),
    .Q(\cpu.genblk1.csr.o_new_irq ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _658_ (
    .C(clk),
    .D(\cpu.genblk1.csr.mstatus_mie ),
    .E(_116_),
    .Q(_128_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _659_ (
    .C(clk),
    .D(_193_),
    .E(1'b1),
    .Q(_129_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _660_ (
    .C(clk),
    .D(_194_),
    .E(1'b1),
    .Q(\rf_ram_if.rdata0 [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _661_ (
    .C(clk),
    .D(\rf_ram_if.rtrig0 ),
    .E(1'b1),
    .Q(\rf_ram_if.rtrig1 ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _662_ (
    .C(clk),
    .D(\cpu.o_wdata1 ),
    .E(1'b1),
    .Q(_130_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _663_ (
    .C(clk),
    .D(_130_),
    .E(1'b1),
    .Q(_139_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _664_ (
    .C(clk),
    .D(_131_),
    .E(1'b1),
    .Q(_140_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _665_ (
    .C(clk),
    .D(_132_),
    .E(1'b1),
    .Q(_141_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _666_ (
    .C(clk),
    .D(_133_),
    .E(1'b1),
    .Q(_142_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _667_ (
    .C(clk),
    .D(_134_),
    .E(1'b1),
    .Q(\cpu.alu.i_rs1 ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _668_ (
    .C(clk),
    .D(_135_),
    .E(1'b1),
    .Q(_143_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _669_ (
    .C(clk),
    .D(_136_),
    .E(1'b1),
    .Q(\cpu.ctrl.pc_plus_4_cy_r ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _670_ (
    .C(clk),
    .D(_137_),
    .E(1'b1),
    .Q(_144_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _671_ (
    .C(clk),
    .D(_138_),
    .E(1'b1),
    .Q(_145_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _672_ (
    .C(clk),
    .D(_195_),
    .E(1'b1),
    .Q(_148_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _673_ (
    .C(clk),
    .D(_196_),
    .E(1'b1),
    .Q(_152_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _674_ (
    .C(clk),
    .D(_197_),
    .E(1'b1),
    .Q(\cpu.state.stage_two_req ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _675_ (
    .C(clk),
    .D(_198_),
    .E(1'b1),
    .Q(_153_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _676_ (
    .C(clk),
    .D(_199_),
    .E(1'b1),
    .Q(_154_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _677_ (
    .C(clk),
    .D(_200_),
    .E(1'b1),
    .Q(_155_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _678_ (
    .C(clk),
    .D(_201_),
    .E(1'b1),
    .Q(_149_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _679_ (
    .C(clk),
    .D(_202_),
    .E(1'b1),
    .Q(_150_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _680_ (
    .C(clk),
    .D(_203_),
    .E(1'b1),
    .Q(_151_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _681_ (
    .C(clk),
    .D(_204_),
    .E(1'b1),
    .Q(\cpu.state.o_cnt_r [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _682_ (
    .C(clk),
    .D(_205_),
    .E(1'b1),
    .Q(\cpu.bufreg2.i_cnt_done ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _683_ (
    .C(clk),
    .D(i_rdata[1]),
    .E(\rf_ram_if.rtrig1 ),
    .Q(\rf_ram_if.rdata1 ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _684_ (
    .C(clk),
    .D(_206_),
    .E(1'b1),
    .Q(\rf_ram_if.rtrig0 ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _685_ (
    .C(clk),
    .D(_207_),
    .E(1'b1),
    .Q(o_raddr[1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _686_ (
    .C(clk),
    .D(_208_),
    .E(1'b1),
    .Q(o_raddr[2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _687_ (
    .C(clk),
    .D(_209_),
    .E(1'b1),
    .Q(o_raddr[3]),
    .R(1'b1),
    .S(1'b1)
  );
  adder_carry _688_ (
    .cin(_269_[1]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_146_)
  );
  adder_carry _689_ (
    .cin(_269_[0]),
    .cout(_269_[1]),
    .g(\cpu.state.o_cnt_r [3]),
    .p(_270_[0]),
    .sumout(_271_[0])
  );
  adder_carry _690_ (
    .cout(_269_[0]),
    .g(1'b0),
    .p(1'b0)
  );
  assign o_dbus_adr[1:0] = 2'b00;
  assign o_dbus_dat[5] = \cpu.bufreg2.o_sh_done_r ;
  assign o_ibus_adr[0] = \cpu.ctrl.pc ;
  assign \rf_ram_if.rdata0 [0] = \cpu.alu.i_rs1 ;
endmodule
