0.6
2019.1
May 24 2019
15:06:07
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,1625996527,verilog,,C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection_0_1/src/HECC/sim/HECC.v,,design_1_clk_wiz_1_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,1625996527,verilog,,C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,,design_1_clk_wiz_1_0_clk_wiz,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1625996519,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1625996518,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection2_0_0/sim/design_1_edgeDetection2_0_0.vhd,1626007098,vhdl,,,,design_1_edgedetection2_0_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection3_0_0/sim/design_1_edgeDetection3_0_0.vhd,1626007100,vhdl,,,,design_1_edgedetection3_0_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection4_0_0/sim/design_1_edgeDetection4_0_0.vhd,1626007101,vhdl,,,,design_1_edgedetection4_0_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection_0_1/sim/design_1_edgeDetection_0_1.vhd,1626006438,vhdl,,,,design_1_edgedetection_0_1,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection_0_1/src/HECC/sim/HECC.v,1626006439,verilog,,,,HECC,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_edgeDetection_0_1/src/cordic_0/sim/cordic_0.vhd,1626006439,vhdl,,,,cordic_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1625996519,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1625996518,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1625996519,verilog,,C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_lmb_bram_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,1625996525,vhdl,,,,design_1_mdm_1_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1625996518,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,1625996528,vhdl,,,,design_1_rst_clk_wiz_1_100m_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1626007097,verilog,,C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,,design_1_xbar_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/0f10/hdl/edgeDetection3_v1_0.vhd,1626007100,vhdl,,,,edgedetection3_v1_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/0f10/hdl/edgeDetection3_v1_0_S00_AXI.vhd,1626007099,vhdl,,,,edgedetection3_v1_0_s00_axi,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/b343/hdl/edgeDetection4_v1_0.vhd,1626007101,vhdl,,,,edgedetection4_v1_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/b343/hdl/edgeDetection4_v1_0_S00_AXI.vhd,1626007101,vhdl,,,,edgedetection4_v1_0_s00_axi,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/cace/hdl/edgeDetection2_v1_0.vhd,1626007098,vhdl,,,,edgedetection2_v1_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/cace/hdl/edgeDetection2_v1_0_S00_AXI.vhd,1626007098,vhdl,,,,edgedetection2_v1_0_s00_axi,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0.vhd,1626006437,vhdl,,,,edgedetection_v1_0,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd,1626006437,vhdl,,,,edgedetection_v1_0_s00_axi,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/CRC.vhd,1626006437,vhdl,,,,crc,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/adder.vhd,1626006437,vhdl,,,,adder,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/filter_applier.vhd,1626006437,vhdl,,,,filter_applier,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/filter_px.vhd,1626006437,vhdl,,,,filter_px,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/multiplier.vhd,1626006437,vhdl,,,,multiplier,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/packge_types.vhd,1626006437,vhdl,C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/0f10/hdl/edgeDetection3_v1_0.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/0f10/hdl/edgeDetection3_v1_0_S00_AXI.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/b343/hdl/edgeDetection4_v1_0.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/b343/hdl/edgeDetection4_v1_0_S00_AXI.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/cace/hdl/edgeDetection2_v1_0.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/cace/hdl/edgeDetection2_v1_0_S00_AXI.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/filter_applier.vhd;C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/filter_px.vhd,,,package_types,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/ipshared/f525/src/reg.vhd,1626006437,vhdl,,,,reg,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.vhd,1626007095,vhdl,,,,design_1;design_1_microblaze_0_axi_periph_0;m00_couplers_imp_8rvyho;m01_couplers_imp_1utb3y5;m02_couplers_imp_7anrhb;m03_couplers_imp_1w07o72;m04_couplers_imp_5lx7bu;microblaze_0_local_memory_imp_1k0vqxk;s00_couplers_imp_1rzp34u,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1626007095,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/new/testBench.vhd,1625999791,vhdl,,,,testbench,,,,,,,,
