{"vcs1":{"timestamp_begin":1681675994.533789570, "rt":0.65, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681675995.222239225, "rt":1.14, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681675996.386486908, "rt":0.81, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675994.237621193}
{"VCS_COMP_START_TIME": 1681675994.237621193}
{"VCS_COMP_END_TIME": 1681675997.919570858}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222604}}
