// Seed: 659989315
module module_0 #(
    parameter id_17 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = id_8;
  wire _id_17;
  wire [1 : id_17] id_18;
  logic id_19;
endmodule
module module_1 #(
    parameter id_6 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5[id_6] = id_11;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_9,
      id_7,
      id_10,
      id_11,
      id_8,
      id_2,
      id_11,
      id_11,
      id_8,
      id_9,
      id_2,
      id_8,
      id_9
  );
endmodule
