{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@198:208@HdlIdDef", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@258:268", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@201:211", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@270:280", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@203:213", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@266:276", "  wire              adc_dovf_0;\n  wire              adc_dovf_1;\n  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@202:212", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@259:269", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@199:209", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@269:279", "  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@195:205", "  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@196:206", "  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@194:204", "  wire              adc0_dovf_s;\n  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@203:213", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@197:207", "  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@193:203", "  wire    [ 31:0]   adc0_data_b_s;\n  wire              adc0_dovf_s;\n  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@251:261", "  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@252:262", "  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@194:204", "  wire              adc0_dovf_s;\n  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@272:282", "  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@196:206", "  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@257:267", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@271:281", "  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@273:283", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@197:207", "  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@200:210", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@201:211", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@249:259", "  wire    [ 31:0]   adc0_data_b_s;\n  wire              adc0_dovf_s;\n  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@193:203", "  wire    [ 31:0]   adc0_data_b_s;\n  wire              adc0_dovf_s;\n  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@255:265", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@199:209", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@250:260", "  wire              adc0_dovf_s;\n  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@267:277", "  wire              adc_dovf_1;\n  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@265:275", "  wire    [  7:0]   adc_enable_3;\n  wire              adc_dovf_0;\n  wire              adc_dovf_1;\n  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@200:210", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@253:263", "  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@256:266", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@198:208", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@268:278", "  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@202:212", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@195:205", "  wire              adc1_enable_a_s;\n  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@254:264", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"]], "Diff Content": {"Delete": [[203, "  wire              rx_sw_rstn_s;\n"]], "Add": []}}