Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : aes128key
Version: O-2018.06-SP5
Date   : Thu Feb 18 15:50:22 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     262      0.000000  n, u
AND_X1             STDX1X4Lib    11.000000   12338  135718.000000 
AND_X4             STDX1X4Lib    44.000000    5258  231352.000000 
INV_X1             STDX1X4Lib     3.000000   43166  129498.000000 
INV_X4             STDX1X4Lib    12.000000    5017  60204.000000  
NAND_X1            STDX1X4Lib     8.000000   13283  106264.000000 
NAND_X4            STDX1X4Lib    16.000000    2691  43056.000000  
NOR_X1             STDX1X4Lib    10.000000     651   6510.000000  
NOR_X4             STDX1X4Lib    40.000000       8    320.000000  
-----------------------------------------------------------------------------
Total 9 references                                  712922.000000
1
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : aes128key
Version: O-2018.06-SP5
Date   : Thu Feb 18 15:50:23 2021
****************************************

Operating Conditions: ss_1.05V_125C   Library: STDX1X4Lib
Wire Load Model Mode: top

  Startpoint: roundCounter_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sub_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  roundCounter_reg[4]/clocked_on (**FFGEN**)              0.00      0.00       0.00 r
  roundCounter_reg[4]/QN (**FFGEN**)           32.00      0.00      0.00       0.00 r
  U25089/Z (NAND_X4)                           12.10      0.17      0.28       0.28 f
  U54086/Z (INV_X4)                             4.10      0.10      0.18       0.46 r
  U24930/Z (NAND_X1)                           12.10      0.62      0.58       1.04 f
  U59826/Z (INV_X4)                            12.10      0.19      0.32       1.36 r
  U41954/Z (NAND_X1)                           18.10      0.91      0.78       2.14 f
  U65361/Z (INV_X1)                             3.10      0.25      0.37       2.51 r
  U25721/Z (INV_X1)                             6.10      0.16      0.26       2.77 f
  U25722/Z (INV_X1)                            12.10      0.42      0.43       3.20 r
  U5923/Z (NAND_X1)                             8.10      0.45      0.53       3.73 f
  U5921/Z (NAND_X1)                             3.10      0.22      0.34       4.06 r
  U3144/Z (INV_X1)                             16.10      0.29      0.40       4.46 f
  U60662/Z (NAND_X4)                           16.10      0.18      0.31       4.78 r
  U61952/Z (NAND_X4)                            4.10      0.15      0.26       5.03 f
  U39956/Z (NAND_X1)                           12.10      0.53      0.46       5.49 r
  U58123/Z (INV_X4)                             5.10      0.11      0.22       5.71 f
  U37643/Z (NOR_X1)                            12.10      1.14      0.99       6.71 r
  U58122/Z (INV_X4)                             3.10      0.15      0.28       6.98 f
  U39803/Z (INV_X1)                             9.10      0.34      0.36       7.35 r
  U53070/Z (INV_X1)                            12.10      0.25      0.37       7.72 f
  I_3101/Z (INV_X4)                             3.10      0.10      0.18       7.90 r
  U53071/Z (INV_X1)                             9.10      0.18      0.27       8.17 f
  U53074/Z (INV_X1)                             3.10      0.16      0.25       8.41 r
  U45247/Z (INV_X1)                            12.10      0.23      0.33       8.74 f
  U45248/Z (INV_X1)                            15.10      0.52      0.51       9.25 r
  U39272/Z (INV_X1)                             6.10      0.19      0.31       9.56 f
  U39273/Z (INV_X1)                            12.10      0.43      0.44      10.00 r
  U60510/Z (AND_X1)                            16.10      0.22      2.22      12.22 r
  U63353/Z (AND_X1)                            16.10      0.22      2.56      14.78 r
  C12729/Z (AND_X4)                             3.10      0.77      0.39      15.16 r
  U31311/Z (INV_X1)                             4.10      0.19      0.31      15.48 f
  U31308/Z (NAND_X1)                           16.10      0.66      0.56      16.03 r
  C12733/Z (AND_X4)                             3.10      0.77      0.47      16.51 r
  U47066/Z (INV_X1)                             4.10      0.19      0.31      16.82 f
  U47064/Z (NAND_X1)                            4.10      0.22      0.30      17.12 r
  U46553/Z (AND_X1)                             3.10      0.10      0.62      17.74 r
  U49601/Z (INV_X1)                             4.10      0.11      0.20      17.95 f
  U54025/Z (NAND_X1)                            4.10      0.21      0.29      18.24 r
  U54307/Z (NAND_X1)                            4.10      0.26      0.36      18.60 f
  U61634/Z (NAND_X1)                            4.10      0.23      0.32      18.92 r
  U1241/Z (NAND_X1)                             4.10      0.28      0.37      19.29 f
  U54488/Z (AND_X1)                             4.10      0.30      0.47      19.76 f
  U1237/Z (NAND_X1)                             0.10      0.09      0.24      20.00 r
  sub_reg[20]/next_state (**FFGEN**)                      0.09      0.00      20.00 r
  data arrival time                                                           20.00

  clock CLK (rise edge)                                            20.00      20.00
  clock network delay (ideal)                                       0.00      20.00
  sub_reg[20]/clocked_on (**FFGEN**)                                0.00      20.00 r
  library setup time                                                0.00      20.00
  data required time                                                          20.00
  ------------------------------------------------------------------------------------
  data required time                                                          20.00
  data arrival time                                                          -20.00
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


1
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : aes128key
Version: O-2018.06-SP5
Date   : Thu Feb 18 15:50:25 2021
****************************************


Library(s) Used:

    STDX1X4Lib (File: /local-scratch/localhome/escmc29/ensc450/lab2/ENSC450Lab2/stdx1x4.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: ss_1.05V_125C   Library: STDX1X4Lib
Wire Load Model Mode: top


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   0.0000 uW    (0%)
  Net Switching Power  =   2.6610 mW  (100%)
                         ---------
Total Dynamic Power    =   2.6610 mW  (100%)

Cell Leakage Power     =  99.2544 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000          113.5613            0.0000          113.5613  (   4.27%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.0000        2.5473e+03        9.9254e+04        2.5474e+03  (  95.73%)
--------------------------------------------------------------------------------------------------
Total              0.0000 uW     2.6608e+03 uW     9.9254e+04 pW     2.6609e+03 uW
1
