GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\str\Desktop\fpga\ascii\src\ascii.v'
Analyzing Verilog file 'C:\Users\str\Desktop\fpga\ascii\src\baud_gen.v'
Analyzing Verilog file 'C:\Users\str\Desktop\fpga\ascii\src\rx.v'
Analyzing Verilog file 'C:\Users\str\Desktop\fpga\ascii\src\top.v'
Analyzing Verilog file 'C:\Users\str\Desktop\fpga\ascii\src\tx.v'
Compiling module 'uart_ascii_top'("C:\Users\str\Desktop\fpga\ascii\src\top.v":1)
Compiling module 'baud_gen'("C:\Users\str\Desktop\fpga\ascii\src\baud_gen.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\str\Desktop\fpga\ascii\src\baud_gen.v":26)
Compiling module 'uart_rx'("C:\Users\str\Desktop\fpga\ascii\src\rx.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\str\Desktop\fpga\ascii\src\rx.v":68)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\str\Desktop\fpga\ascii\src\rx.v":82)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\str\Desktop\fpga\ascii\src\rx.v":85)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\str\Desktop\fpga\ascii\src\rx.v":96)
Compiling module 'ascii_processor'("C:\Users\str\Desktop\fpga\ascii\src\ascii.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\str\Desktop\fpga\ascii\src\ascii.v":35)
Compiling module 'uart_tx'("C:\Users\str\Desktop\fpga\ascii\src\tx.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\str\Desktop\fpga\ascii\src\tx.v":76)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\str\Desktop\fpga\ascii\src\tx.v":90)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\str\Desktop\fpga\ascii\src\tx.v":93)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\str\Desktop\fpga\ascii\src\tx.v":105)
NOTE  (EX0101) : Current top module is "uart_ascii_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\str\Desktop\fpga\ascii\impl\gwsynthesis\ascii.vg" completed
[100%] Generate report file "C:\Users\str\Desktop\fpga\ascii\impl\gwsynthesis\ascii_syn.rpt.html" completed
GowinSynthesis finish
