

================================================================
== Vitis HLS Report for 'operator_div'
================================================================
* Date:           Tue Feb  8 11:01:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1   |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_791_1  |       24|       24|        12|          -|          -|     2|        no|
        |- VITIS_LOOP_34_1   |       12|       12|         4|          -|          -|     3|        no|
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 86 3 
3 --> 4 3 
4 --> 5 
5 --> 6 17 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 21 
18 --> 19 
19 --> 20 
20 --> 17 
21 --> 22 38 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 21 
38 --> 39 40 
39 --> 38 
40 --> 41 57 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 40 
57 --> 58 59 
58 --> 57 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 86 
81 --> 82 
82 --> 83 84 
83 --> 84 
84 --> 85 86 
85 --> 86 
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 87 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%this_num_load_1028_loc = alloca i64 1"   --->   Operation 88 'alloca' 'this_num_load_1028_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%this_num_load_1134_loc = alloca i64 1"   --->   Operation 89 'alloca' 'this_num_load_1134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%this_num_load_1240_loc = alloca i64 1"   --->   Operation 90 'alloca' 'this_num_load_1240_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%this_num_load_1031_loc = alloca i64 1"   --->   Operation 91 'alloca' 'this_num_load_1031_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%this_num_load_1137_loc = alloca i64 1"   --->   Operation 92 'alloca' 'this_num_load_1137_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%this_num_load_1243_loc = alloca i64 1"   --->   Operation 93 'alloca' 'this_num_load_1243_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 94 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 95 'alloca' 'aux' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%aux_2 = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 96 'alloca' 'aux_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 97 [2/2] (2.78ns)   --->   "%tmp_60 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:782]   --->   Operation 97 'fcmp' 'tmp_60' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset"   --->   Operation 98 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%b_p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 99 'read' 'b_p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln788 = zext i4 %b_1_offset_read" [../src/ban.cpp:788]   --->   Operation 100 'zext' 'zext_ln788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:788]   --->   Operation 101 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.78ns)   --->   "%sub_ln788 = sub i6 %tmp_59, i6 %zext_ln788" [../src/ban.cpp:788]   --->   Operation 102 'sub' 'sub_ln788' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln788_1 = zext i6 %sub_ln788" [../src/ban.cpp:788]   --->   Operation 103 'zext' 'zext_ln788_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln788_1" [../src/ban.cpp:788]   --->   Operation 104 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln782 = bitcast i32 %n_read" [../src/ban.cpp:782]   --->   Operation 105 'bitcast' 'bitcast_ln782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln782, i32 23, i32 30" [../src/ban.cpp:782]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln782 = trunc i32 %bitcast_ln782" [../src/ban.cpp:782]   --->   Operation 107 'trunc' 'trunc_ln782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.84ns)   --->   "%icmp_ln782 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:782]   --->   Operation 108 'icmp' 'icmp_ln782' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.05ns)   --->   "%icmp_ln782_1 = icmp_eq  i23 %trunc_ln782, i23 0" [../src/ban.cpp:782]   --->   Operation 109 'icmp' 'icmp_ln782_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln782)   --->   "%or_ln782 = or i1 %icmp_ln782_1, i1 %icmp_ln782" [../src/ban.cpp:782]   --->   Operation 110 'or' 'or_ln782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] (2.78ns)   --->   "%tmp_60 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:782]   --->   Operation 111 'fcmp' 'tmp_60' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln782 = and i1 %or_ln782, i1 %tmp_60" [../src/ban.cpp:782]   --->   Operation 112 'and' 'and_ln782' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.52ns)   --->   "%br_ln782 = br i1 %and_ln782, void %.preheader4.preheader, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:782]   --->   Operation 113 'br' 'br_ln782' <Predicate = true> <Delay = 0.52>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 114 'alloca' 'i' <Predicate = (!and_ln782)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%this_num_load = alloca i32 1"   --->   Operation 115 'alloca' 'this_num_load' <Predicate = (!and_ln782)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%this_num_load_7 = alloca i32 1"   --->   Operation 116 'alloca' 'this_num_load_7' <Predicate = (!and_ln782)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 0, i2 %i" [../src/ban.cpp:21]   --->   Operation 117 'store' 'store_ln21' <Predicate = (!and_ln782)> <Delay = 0.42>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln21 = br void %.preheader4" [../src/ban.cpp:21]   --->   Operation 118 'br' 'br_ln21' <Predicate = (!and_ln782)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%i_17 = load i2 %i" [../src/ban.cpp:21]   --->   Operation 119 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_17, i2 3" [../src/ban.cpp:21]   --->   Operation 120 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i_17, i2 1" [../src/ban.cpp:21]   --->   Operation 122 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split19, void %_ZN3BanC2EiPKfb.21.exit" [../src/ban.cpp:21]   --->   Operation 123 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 124 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.47ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 1, i32 0, i32 0, i2 %i_17" [../src/ban.cpp:22]   --->   Operation 125 'mux' 'tmp_61' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i_17, void %branch8, i2 0, void %.split1933, i2 1, void %branch7" [../src/ban.cpp:22]   --->   Operation 126 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_61, i32 %this_num_load" [../src/ban.cpp:22]   --->   Operation 127 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_17 == 1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split1933" [../src/ban.cpp:22]   --->   Operation 128 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_17 == 1)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_61, i32 %this_num_load_7" [../src/ban.cpp:22]   --->   Operation 129 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_17 != 0 & i_17 != 1)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split1933" [../src/ban.cpp:22]   --->   Operation 130 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_17 != 0 & i_17 != 1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i" [../src/ban.cpp:21]   --->   Operation 131 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1"   --->   Operation 133 'alloca' 'i_11' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%b_norm_2 = alloca i32 1"   --->   Operation 134 'alloca' 'b_norm_2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%b_norm_2_12 = alloca i32 1"   --->   Operation 135 'alloca' 'b_norm_2_12' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%b_norm_2_13 = alloca i32 1"   --->   Operation 136 'alloca' 'b_norm_2_13' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%b_norm_2_03 = alloca i32 1"   --->   Operation 137 'alloca' 'b_norm_2_03' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (1.23ns)   --->   "%normalizer = load i6 %b_1_addr" [../src/ban.cpp:788]   --->   Operation 138 'load' 'normalizer' <Predicate = (icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln791 = store i2 1, i2 %i_11" [../src/ban.cpp:791]   --->   Operation 139 'store' 'store_ln791' <Predicate = (icmp_ln21)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 140 [1/2] (1.23ns)   --->   "%normalizer = load i6 %b_1_addr" [../src/ban.cpp:788]   --->   Operation 140 'load' 'normalizer' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln791 = br void" [../src/ban.cpp:791]   --->   Operation 141 'br' 'br_ln791' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%i_18 = load i2 %i_11" [../src/ban.cpp:791]   --->   Operation 142 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln792 = zext i2 %i_18" [../src/ban.cpp:792]   --->   Operation 143 'zext' 'zext_ln792' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.78ns)   --->   "%add_ln792 = add i6 %sub_ln788, i6 %zext_ln792" [../src/ban.cpp:792]   --->   Operation 144 'add' 'add_ln792' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln792_1 = zext i6 %add_ln792" [../src/ban.cpp:792]   --->   Operation 145 'zext' 'zext_ln792_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%b_1_addr_5 = getelementptr i32 %b_1, i64 0, i64 %zext_ln792_1" [../src/ban.cpp:792]   --->   Operation 146 'getelementptr' 'b_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.44ns)   --->   "%icmp_ln791 = icmp_eq  i2 %i_18, i2 3" [../src/ban.cpp:791]   --->   Operation 147 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 148 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln791 = br i1 %icmp_ln791, void %.split17_ifconv, void %.preheader1.preheader" [../src/ban.cpp:791]   --->   Operation 149 'br' 'br_ln791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_5" [../src/ban.cpp:792]   --->   Operation 150 'load' 'b_1_load' <Predicate = (!icmp_ln791)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 151 [1/1] (0.44ns)   --->   "%icmp_ln792 = icmp_eq  i2 %i_18, i2 1" [../src/ban.cpp:792]   --->   Operation 151 'icmp' 'icmp_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.54ns)   --->   "%add_ln791 = add i2 %i_18, i2 1" [../src/ban.cpp:791]   --->   Operation 152 'add' 'add_ln791' <Predicate = (!icmp_ln791)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln791 = store i2 %add_ln791, i2 %i_11" [../src/ban.cpp:791]   --->   Operation 153 'store' 'store_ln791' <Predicate = (!icmp_ln791)> <Delay = 0.42>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1"   --->   Operation 154 'alloca' 'i_12' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%eps_2 = alloca i32 1"   --->   Operation 155 'alloca' 'eps_2' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%eps_2_3 = alloca i32 1"   --->   Operation 156 'alloca' 'eps_2_3' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%eps_2_4 = alloca i32 1"   --->   Operation 157 'alloca' 'eps_2_4' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%eps_2_5 = alloca i32 1"   --->   Operation 158 'alloca' 'eps_2_5' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%eps_2_6 = alloca i32 1"   --->   Operation 159 'alloca' 'eps_2_6' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%eps_2_7 = alloca i32 1"   --->   Operation 160 'alloca' 'eps_2_7' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln34 = store i2 0, i2 %i_12" [../src/ban.h:34]   --->   Operation 161 'store' 'store_ln34' <Predicate = (icmp_ln791)> <Delay = 0.42>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln34 = br void %.preheader1" [../src/ban.h:34]   --->   Operation 162 'br' 'br_ln34' <Predicate = (icmp_ln791)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 163 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_5" [../src/ban.cpp:792]   --->   Operation 163 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln792 = bitcast i32 %b_1_load" [../src/ban.cpp:792]   --->   Operation 164 'bitcast' 'bitcast_ln792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.35ns)   --->   "%xor_ln792 = xor i32 %bitcast_ln792, i32 2147483648" [../src/ban.cpp:792]   --->   Operation 165 'xor' 'xor_ln792' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln792_2 = bitcast i32 %xor_ln792" [../src/ban.cpp:792]   --->   Operation 166 'bitcast' 'bitcast_ln792_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [9/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 167 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 168 [8/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 168 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 169 [7/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 169 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 170 [6/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 170 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 171 [5/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 171 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 172 [4/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 172 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 173 [3/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 173 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 174 [2/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 174 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 175 [1/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer" [../src/ban.cpp:792]   --->   Operation 175 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.44>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%b_norm_2_load = load i32 %b_norm_2" [../src/ban.cpp:792]   --->   Operation 176 'load' 'b_norm_2_load' <Predicate = (!icmp_ln792)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%b_norm_2_12_load = load i32 %b_norm_2_12" [../src/ban.cpp:792]   --->   Operation 177 'load' 'b_norm_2_12_load' <Predicate = (icmp_ln792)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%b_norm_2_13_load = load i32 %b_norm_2_13" [../src/ban.cpp:792]   --->   Operation 178 'load' 'b_norm_2_13_load' <Predicate = (!icmp_ln792)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%b_norm_2_03_load_2 = load i32 %b_norm_2_03" [../src/ban.cpp:792]   --->   Operation 179 'load' 'b_norm_2_03_load_2' <Predicate = (icmp_ln792)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln791 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/ban.cpp:791]   --->   Operation 180 'specloopname' 'specloopname_ln791' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.44ns)   --->   "%b_norm_2_15 = select i1 %icmp_ln792, i32 %b_norm_2_03_load_2, i32 %b_norm_1" [../src/ban.cpp:792]   --->   Operation 181 'select' 'b_norm_2_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.44ns)   --->   "%b_norm_2_16 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_13_load" [../src/ban.cpp:792]   --->   Operation 182 'select' 'b_norm_2_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.44ns)   --->   "%b_norm_2_17 = select i1 %icmp_ln792, i32 %b_norm_2_12_load, i32 %b_norm_1" [../src/ban.cpp:792]   --->   Operation 183 'select' 'b_norm_2_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.44ns)   --->   "%b_norm_2_18 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_load" [../src/ban.cpp:792]   --->   Operation 184 'select' 'b_norm_2_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_15, i32 %b_norm_2_03" [../src/ban.cpp:792]   --->   Operation 185 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_16, i32 %b_norm_2_13" [../src/ban.cpp:792]   --->   Operation 186 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_17, i32 %b_norm_2_12" [../src/ban.cpp:792]   --->   Operation 187 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_18, i32 %b_norm_2" [../src/ban.cpp:792]   --->   Operation 188 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.87>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%i_19 = load i2 %i_12" [../src/ban.h:34]   --->   Operation 190 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%eps_2_load = load i32 %eps_2" [../src/ban.cpp:799]   --->   Operation 191 'load' 'eps_2_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%eps_2_3_load = load i32 %eps_2_3"   --->   Operation 192 'load' 'eps_2_3_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%eps_2_4_load = load i32 %eps_2_4"   --->   Operation 193 'load' 'eps_2_4_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.44ns)   --->   "%icmp_ln34 = icmp_eq  i2 %i_19, i2 3" [../src/ban.h:34]   --->   Operation 194 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 195 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.54ns)   --->   "%add_ln34 = add i2 %i_19, i2 1" [../src/ban.h:34]   --->   Operation 196 'add' 'add_ln34' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split15, void %_ZN3Ban12_mul_trivialEPKffPf.exit.preheader" [../src/ban.h:34]   --->   Operation 197 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%b_norm_2_13_load_1 = load i32 %b_norm_2_13" [../src/ban.h:35]   --->   Operation 198 'load' 'b_norm_2_13_load_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%b_norm_2_03_load = load i32 %b_norm_2_03" [../src/ban.h:35]   --->   Operation 199 'load' 'b_norm_2_03_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.47ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %b_norm_2_13_load_1, i32 %b_norm_2_03_load, i2 %i_19" [../src/ban.h:35]   --->   Operation 200 'mux' 'tmp_62' <Predicate = (!icmp_ln34)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 201 'alloca' 'i_13' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i_13" [../src/ban.cpp:169]   --->   Operation 202 'store' 'store_ln169' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln169 = br void %_ZN3Ban12_mul_trivialEPKffPf.exit" [../src/ban.cpp:169]   --->   Operation 203 'br' 'br_ln169' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 7.01>
ST_18 : Operation 204 [3/3] (7.01ns)   --->   "%eps_0 = fmul i32 %tmp_62, i32 %n_read" [../src/ban.h:35]   --->   Operation 204 'fmul' 'eps_0' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 7.01>
ST_19 : Operation 205 [2/3] (7.01ns)   --->   "%eps_0 = fmul i32 %tmp_62, i32 %n_read" [../src/ban.h:35]   --->   Operation 205 'fmul' 'eps_0' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 7.01>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/ban.h:34]   --->   Operation 206 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/3] (7.01ns)   --->   "%eps_0 = fmul i32 %tmp_62, i32 %n_read" [../src/ban.h:35]   --->   Operation 207 'fmul' 'eps_0' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (0.58ns)   --->   "%switch_ln35 = switch i2 %i_19, void %branch17, i2 0, void %.split15..split1582_crit_edge, i2 1, void %branch16" [../src/ban.h:35]   --->   Operation 208 'switch' 'switch_ln35' <Predicate = true> <Delay = 0.58>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_0, i32 %eps_2_6" [../src/ban.h:35]   --->   Operation 209 'store' 'store_ln35' <Predicate = (i_19 == 1)> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_0, i32 %eps_2_3" [../src/ban.h:35]   --->   Operation 210 'store' 'store_ln35' <Predicate = (i_19 == 1)> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln35 = br void %.split1582" [../src/ban.h:35]   --->   Operation 211 'br' 'br_ln35' <Predicate = (i_19 == 1)> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_0, i32 %eps_2_5" [../src/ban.h:35]   --->   Operation 212 'store' 'store_ln35' <Predicate = (i_19 == 0)> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_0, i32 %eps_2" [../src/ban.h:35]   --->   Operation 213 'store' 'store_ln35' <Predicate = (i_19 == 0)> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln35 = br void %.split1582" [../src/ban.h:35]   --->   Operation 214 'br' 'br_ln35' <Predicate = (i_19 == 0)> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_0, i32 %eps_2_7" [../src/ban.h:35]   --->   Operation 215 'store' 'store_ln35' <Predicate = (i_19 != 0 & i_19 != 1)> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_0, i32 %eps_2_4" [../src/ban.h:35]   --->   Operation 216 'store' 'store_ln35' <Predicate = (i_19 != 0 & i_19 != 1)> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln35 = br void %.split1582" [../src/ban.h:35]   --->   Operation 217 'br' 'br_ln35' <Predicate = (i_19 != 0 & i_19 != 1)> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln34 = store i2 %add_ln34, i2 %i_12" [../src/ban.h:34]   --->   Operation 218 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 1.25>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%i_20 = load i3 %i_13" [../src/ban.cpp:173]   --->   Operation 220 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_20" [../src/ban.cpp:169]   --->   Operation 221 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_20, i3 5" [../src/ban.cpp:169]   --->   Operation 222 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 223 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_20, i3 1" [../src/ban.cpp:169]   --->   Operation 224 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split13_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader" [../src/ban.cpp:169]   --->   Operation 225 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%eps_2_5_load = load i32 %eps_2_5" [../src/ban.cpp:173]   --->   Operation 226 'load' 'eps_2_5_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%eps_2_6_load = load i32 %eps_2_6" [../src/ban.cpp:173]   --->   Operation 227 'load' 'eps_2_6_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%eps_2_7_load = load i32 %eps_2_7" [../src/ban.cpp:173]   --->   Operation 228 'load' 'eps_2_7_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_20, i3 3" [../src/ban.cpp:172]   --->   Operation 229 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_20" [../src/ban.cpp:173]   --->   Operation 230 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.47ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_2_5_load, i32 %eps_2_6_load, i32 %eps_2_7_load, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 231 'mux' 'tmp_63' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_20, i3 7" [../src/ban.cpp:172]   --->   Operation 232 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.58ns)   --->   "%icmp_ln172_5 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 233 'icmp' 'icmp_ln172_5' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 234 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.47ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_2_5_load, i32 %eps_2_6_load, i32 %eps_2_7_load, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 235 'mux' 'tmp_64' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.67ns)   --->   "%add_ln172_3 = add i3 %i_20, i3 6" [../src/ban.cpp:172]   --->   Operation 236 'add' 'add_ln172_3' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.58ns)   --->   "%icmp_ln172_6 = icmp_ult  i3 %add_ln172_3, i3 3" [../src/ban.cpp:172]   --->   Operation 237 'icmp' 'icmp_ln172_6' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 238 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.47ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_2_5_load, i32 %eps_2_6_load, i32 %eps_2_7_load, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 239 'mux' 'tmp_65' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i_13" [../src/ban.cpp:169]   --->   Operation 240 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 241 'alloca' 'i_14' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%eps_tmp_2 = alloca i32 1"   --->   Operation 242 'alloca' 'eps_tmp_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%eps_tmp_2_1 = alloca i32 1"   --->   Operation 243 'alloca' 'eps_tmp_2_1' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%eps_tmp_2_2 = alloca i32 1"   --->   Operation 244 'alloca' 'eps_tmp_2_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%eps_tmp_2_01 = alloca i32 1"   --->   Operation 245 'alloca' 'eps_tmp_2_01' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%eps_tmp_2_3 = alloca i32 1"   --->   Operation 246 'alloca' 'eps_tmp_2_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%eps_tmp_2_4 = alloca i32 1"   --->   Operation 247 'alloca' 'eps_tmp_2_4' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_14" [../src/ban.cpp:187]   --->   Operation 248 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i" [../src/ban.cpp:187]   --->   Operation 249 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 7.01>
ST_22 : Operation 250 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_63, i32 0" [../src/ban.cpp:173]   --->   Operation 250 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 7.01>
ST_23 : Operation 251 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_63, i32 0" [../src/ban.cpp:173]   --->   Operation 251 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 7.01>
ST_24 : Operation 252 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_63, i32 0" [../src/ban.cpp:173]   --->   Operation 252 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 6.43>
ST_25 : Operation 253 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 253 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 7.01>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%b_norm_2_load_2 = load i32 %b_norm_2" [../src/ban.cpp:173]   --->   Operation 254 'load' 'b_norm_2_load_2' <Predicate = (icmp_ln172_5)> <Delay = 0.00>
ST_26 : Operation 255 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 255 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [3/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_64, i32 %b_norm_2_load_2" [../src/ban.cpp:173]   --->   Operation 256 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_5)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 7.01>
ST_27 : Operation 257 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 257 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_64, i32 %b_norm_2_load_2" [../src/ban.cpp:173]   --->   Operation 258 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_5)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 7.01>
ST_28 : Operation 259 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 259 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.44ns)   --->   "%tmp_76 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 260 'select' 'tmp_76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 261 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_64, i32 %b_norm_2_load_2" [../src/ban.cpp:173]   --->   Operation 261 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_5)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 6.43>
ST_29 : Operation 262 [4/4] (6.43ns)   --->   "%tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 262 'fadd' 'tmp2_7' <Predicate = (icmp_ln172_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 7.01>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%b_norm_2_12_load_1 = load i32 %b_norm_2_12" [../src/ban.cpp:173]   --->   Operation 263 'load' 'b_norm_2_12_load_1' <Predicate = (icmp_ln172_6)> <Delay = 0.00>
ST_30 : Operation 264 [3/4] (6.43ns)   --->   "%tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 264 'fadd' 'tmp2_7' <Predicate = (icmp_ln172_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 265 [3/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_65, i32 %b_norm_2_12_load_1" [../src/ban.cpp:173]   --->   Operation 265 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_6)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 7.01>
ST_31 : Operation 266 [2/4] (6.43ns)   --->   "%tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 266 'fadd' 'tmp2_7' <Predicate = (icmp_ln172_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 267 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_65, i32 %b_norm_2_12_load_1" [../src/ban.cpp:173]   --->   Operation 267 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_6)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 7.01>
ST_32 : Operation 268 [1/4] (6.43ns)   --->   "%tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 268 'fadd' 'tmp2_7' <Predicate = (icmp_ln172_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 269 [1/1] (0.44ns)   --->   "%tmp_80 = select i1 %icmp_ln172_5, i32 %tmp2_7, i32 %tmp_76" [../src/ban.cpp:172]   --->   Operation 269 'select' 'tmp_80' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 270 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_65, i32 %b_norm_2_12_load_1" [../src/ban.cpp:173]   --->   Operation 270 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_6)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 6.43>
ST_33 : Operation 271 [4/4] (6.43ns)   --->   "%tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 271 'fadd' 'tmp2_8' <Predicate = (icmp_ln172_6)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 6.43>
ST_34 : Operation 272 [3/4] (6.43ns)   --->   "%tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 272 'fadd' 'tmp2_8' <Predicate = (icmp_ln172_6)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 6.43>
ST_35 : Operation 273 [2/4] (6.43ns)   --->   "%tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 273 'fadd' 'tmp2_8' <Predicate = (icmp_ln172_6)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 21> <Delay = 6.88>
ST_36 : Operation 274 [1/4] (6.43ns)   --->   "%tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 274 'fadd' 'tmp2_8' <Predicate = (icmp_ln172_6)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 275 [1/1] (0.44ns)   --->   "%tmp_82 = select i1 %icmp_ln172_6, i32 %tmp2_8, i32 %tmp_80" [../src/ban.cpp:172]   --->   Operation 275 'select' 'tmp_82' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 22> <Delay = 0.67>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 276 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%aux_2_addr_1 = getelementptr i32 %aux_2, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 277 'getelementptr' 'aux_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_82, i3 %aux_2_addr_1" [../src/ban.cpp:177]   --->   Operation 278 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban12_mul_trivialEPKffPf.exit"   --->   Operation 279 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 38 <SV = 7> <Delay = 0.87>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "%i_21 = load i2 %i_14" [../src/ban.cpp:187]   --->   Operation 280 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_21" [../src/ban.cpp:187]   --->   Operation 281 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 282 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_21, i2 3" [../src/ban.cpp:187]   --->   Operation 282 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 283 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 283 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 284 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_21, i2 1" [../src/ban.cpp:187]   --->   Operation 284 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split11, void %_ZN3Ban4_mulEPKfS1_Pf.exit.preheader" [../src/ban.cpp:187]   --->   Operation 285 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 286 [1/1] (0.00ns)   --->   "%aux_2_addr = getelementptr i32 %aux_2, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 286 'getelementptr' 'aux_2_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 287 [2/2] (0.67ns)   --->   "%eps_tmp_0 = load i3 %aux_2_addr" [../src/ban.cpp:188]   --->   Operation 287 'load' 'eps_tmp_0' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_38 : Operation 288 [1/1] (0.00ns)   --->   "%i_15 = alloca i32 1"   --->   Operation 288 'alloca' 'i_15' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i_15" [../src/ban.cpp:169]   --->   Operation 289 'store' 'store_ln169' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_38 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln169 = br void %_ZN3Ban4_mulEPKfS1_Pf.exit" [../src/ban.cpp:169]   --->   Operation 290 'br' 'br_ln169' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 39 <SV = 8> <Delay = 0.67>
ST_39 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 291 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 292 [1/2] (0.67ns)   --->   "%eps_tmp_0 = load i3 %aux_2_addr" [../src/ban.cpp:188]   --->   Operation 292 'load' 'eps_tmp_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_39 : Operation 293 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_21, void %branch20, i2 0, void %.split11..split11107_crit_edge, i2 1, void %branch19" [../src/ban.cpp:188]   --->   Operation 293 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_39 : Operation 294 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_4" [../src/ban.cpp:188]   --->   Operation 294 'store' 'store_ln188' <Predicate = (i_21 == 1)> <Delay = 0.00>
ST_39 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_1" [../src/ban.cpp:188]   --->   Operation 295 'store' 'store_ln188' <Predicate = (i_21 == 1)> <Delay = 0.00>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split11107" [../src/ban.cpp:188]   --->   Operation 296 'br' 'br_ln188' <Predicate = (i_21 == 1)> <Delay = 0.00>
ST_39 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_3" [../src/ban.cpp:188]   --->   Operation 297 'store' 'store_ln188' <Predicate = (i_21 == 0)> <Delay = 0.00>
ST_39 : Operation 298 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2" [../src/ban.cpp:188]   --->   Operation 298 'store' 'store_ln188' <Predicate = (i_21 == 0)> <Delay = 0.00>
ST_39 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split11107" [../src/ban.cpp:188]   --->   Operation 299 'br' 'br_ln188' <Predicate = (i_21 == 0)> <Delay = 0.00>
ST_39 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_01" [../src/ban.cpp:188]   --->   Operation 300 'store' 'store_ln188' <Predicate = (i_21 != 0 & i_21 != 1)> <Delay = 0.00>
ST_39 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_2" [../src/ban.cpp:188]   --->   Operation 301 'store' 'store_ln188' <Predicate = (i_21 != 0 & i_21 != 1)> <Delay = 0.00>
ST_39 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split11107" [../src/ban.cpp:188]   --->   Operation 302 'br' 'br_ln188' <Predicate = (i_21 != 0 & i_21 != 1)> <Delay = 0.00>
ST_39 : Operation 303 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_14" [../src/ban.cpp:187]   --->   Operation 303 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 304 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 8> <Delay = 1.25>
ST_40 : Operation 305 [1/1] (0.00ns)   --->   "%i_22 = load i3 %i_15" [../src/ban.cpp:173]   --->   Operation 305 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i3 %i_22" [../src/ban.cpp:169]   --->   Operation 306 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 307 [1/1] (0.58ns)   --->   "%icmp_ln169_1 = icmp_eq  i3 %i_22, i3 5" [../src/ban.cpp:169]   --->   Operation 307 'icmp' 'icmp_ln169_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 308 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (0.67ns)   --->   "%add_ln169_1 = add i3 %i_22, i3 1" [../src/ban.cpp:169]   --->   Operation 309 'add' 'add_ln169_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169_1, void %.split9_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46" [../src/ban.cpp:169]   --->   Operation 310 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "%eps_tmp_2_01_load = load i32 %eps_tmp_2_01" [../src/ban.cpp:173]   --->   Operation 311 'load' 'eps_tmp_2_01_load' <Predicate = (!icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 312 [1/1] (0.00ns)   --->   "%eps_tmp_2_3_load = load i32 %eps_tmp_2_3" [../src/ban.cpp:173]   --->   Operation 312 'load' 'eps_tmp_2_3_load' <Predicate = (!icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 313 [1/1] (0.00ns)   --->   "%eps_tmp_2_4_load = load i32 %eps_tmp_2_4" [../src/ban.cpp:173]   --->   Operation 313 'load' 'eps_tmp_2_4_load' <Predicate = (!icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 314 [1/1] (0.58ns)   --->   "%icmp_ln172_7 = icmp_ult  i3 %i_22, i3 3" [../src/ban.cpp:172]   --->   Operation 314 'icmp' 'icmp_ln172_7' <Predicate = (!icmp_ln169_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = trunc i3 %i_22" [../src/ban.cpp:173]   --->   Operation 315 'trunc' 'trunc_ln173_1' <Predicate = (!icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 316 [1/1] (0.47ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_tmp_2_3_load, i32 %eps_tmp_2_4_load, i32 %eps_tmp_2_01_load, i2 %trunc_ln173_1" [../src/ban.cpp:173]   --->   Operation 316 'mux' 'tmp_66' <Predicate = (!icmp_ln169_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 317 [1/1] (0.67ns)   --->   "%add_ln172_4 = add i3 %i_22, i3 7" [../src/ban.cpp:172]   --->   Operation 317 'add' 'add_ln172_4' <Predicate = (!icmp_ln169_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [1/1] (0.58ns)   --->   "%icmp_ln172_8 = icmp_ult  i3 %add_ln172_4, i3 3" [../src/ban.cpp:172]   --->   Operation 318 'icmp' 'icmp_ln172_8' <Predicate = (!icmp_ln169_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [1/1] (0.54ns)   --->   "%add_ln173_1 = add i2 %trunc_ln173_1, i2 3" [../src/ban.cpp:173]   --->   Operation 319 'add' 'add_ln173_1' <Predicate = (!icmp_ln169_1)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 320 [1/1] (0.47ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_tmp_2_3_load, i32 %eps_tmp_2_4_load, i32 %eps_tmp_2_01_load, i2 %add_ln173_1" [../src/ban.cpp:173]   --->   Operation 320 'mux' 'tmp_67' <Predicate = (!icmp_ln169_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 321 [1/1] (0.67ns)   --->   "%add_ln172_5 = add i3 %i_22, i3 6" [../src/ban.cpp:172]   --->   Operation 321 'add' 'add_ln172_5' <Predicate = (!icmp_ln169_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 322 [1/1] (0.58ns)   --->   "%icmp_ln172_9 = icmp_ult  i3 %add_ln172_5, i3 3" [../src/ban.cpp:172]   --->   Operation 322 'icmp' 'icmp_ln172_9' <Predicate = (!icmp_ln169_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 323 [1/1] (0.28ns)   --->   "%xor_ln173_1 = xor i2 %trunc_ln173_1, i2 2" [../src/ban.cpp:173]   --->   Operation 323 'xor' 'xor_ln173_1' <Predicate = (!icmp_ln169_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 324 [1/1] (0.47ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_tmp_2_3_load, i32 %eps_tmp_2_4_load, i32 %eps_tmp_2_01_load, i2 %xor_ln173_1" [../src/ban.cpp:173]   --->   Operation 324 'mux' 'tmp_68' <Predicate = (!icmp_ln169_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 325 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169_1, i3 %i_15" [../src/ban.cpp:169]   --->   Operation 325 'store' 'store_ln169' <Predicate = (!icmp_ln169_1)> <Delay = 0.42>
ST_40 : Operation 326 [1/1] (0.00ns)   --->   "%i_16 = alloca i32 1"   --->   Operation 326 'alloca' 'i_16' <Predicate = (icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 327 [1/1] (0.00ns)   --->   "%eps_2_9 = alloca i32 1"   --->   Operation 327 'alloca' 'eps_2_9' <Predicate = (icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 328 [1/1] (0.00ns)   --->   "%eps_2_10 = alloca i32 1"   --->   Operation 328 'alloca' 'eps_2_10' <Predicate = (icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 329 [1/1] (0.00ns)   --->   "%eps_2_11 = alloca i32 1"   --->   Operation 329 'alloca' 'eps_2_11' <Predicate = (icmp_ln169_1)> <Delay = 0.00>
ST_40 : Operation 330 [1/1] (1.01ns)   --->   "%c_p_3 = sub i32 0, i32 %b_p_read_3" [../src/ban.cpp:785]   --->   Operation 330 'sub' 'c_p_3' <Predicate = (icmp_ln169_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 331 [1/1] (0.42ns)   --->   "%store_ln187 = store i32 %eps_2_4_load, i32 %eps_2_11" [../src/ban.cpp:187]   --->   Operation 331 'store' 'store_ln187' <Predicate = (icmp_ln169_1)> <Delay = 0.42>
ST_40 : Operation 332 [1/1] (0.42ns)   --->   "%store_ln187 = store i32 %eps_2_3_load, i32 %eps_2_10" [../src/ban.cpp:187]   --->   Operation 332 'store' 'store_ln187' <Predicate = (icmp_ln169_1)> <Delay = 0.42>
ST_40 : Operation 333 [1/1] (0.42ns)   --->   "%store_ln187 = store i32 %eps_2_load, i32 %eps_2_9" [../src/ban.cpp:187]   --->   Operation 333 'store' 'store_ln187' <Predicate = (icmp_ln169_1)> <Delay = 0.42>
ST_40 : Operation 334 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_16" [../src/ban.cpp:187]   --->   Operation 334 'store' 'store_ln187' <Predicate = (icmp_ln169_1)> <Delay = 0.42>
ST_40 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln187 = br void" [../src/ban.cpp:187]   --->   Operation 335 'br' 'br_ln187' <Predicate = (icmp_ln169_1)> <Delay = 0.00>

State 41 <SV = 9> <Delay = 7.01>
ST_41 : Operation 336 [3/3] (7.01ns)   --->   "%mul_i_i2 = fmul i32 %tmp_66, i32 0" [../src/ban.cpp:173]   --->   Operation 336 'fmul' 'mul_i_i2' <Predicate = (icmp_ln172_7)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 10> <Delay = 7.01>
ST_42 : Operation 337 [2/3] (7.01ns)   --->   "%mul_i_i2 = fmul i32 %tmp_66, i32 0" [../src/ban.cpp:173]   --->   Operation 337 'fmul' 'mul_i_i2' <Predicate = (icmp_ln172_7)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 11> <Delay = 7.01>
ST_43 : Operation 338 [1/3] (7.01ns)   --->   "%mul_i_i2 = fmul i32 %tmp_66, i32 0" [../src/ban.cpp:173]   --->   Operation 338 'fmul' 'mul_i_i2' <Predicate = (icmp_ln172_7)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 12> <Delay = 6.43>
ST_44 : Operation 339 [4/4] (6.43ns)   --->   "%tmp2_9 = fadd i32 %mul_i_i2, i32 0" [../src/ban.cpp:173]   --->   Operation 339 'fadd' 'tmp2_9' <Predicate = (icmp_ln172_7)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 7.01>
ST_45 : Operation 340 [1/1] (0.00ns)   --->   "%b_norm_2_load_3 = load i32 %b_norm_2" [../src/ban.cpp:173]   --->   Operation 340 'load' 'b_norm_2_load_3' <Predicate = (icmp_ln172_8)> <Delay = 0.00>
ST_45 : Operation 341 [3/4] (6.43ns)   --->   "%tmp2_9 = fadd i32 %mul_i_i2, i32 0" [../src/ban.cpp:173]   --->   Operation 341 'fadd' 'tmp2_9' <Predicate = (icmp_ln172_7)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 342 [3/3] (7.01ns)   --->   "%mul_1_i_i2 = fmul i32 %tmp_67, i32 %b_norm_2_load_3" [../src/ban.cpp:173]   --->   Operation 342 'fmul' 'mul_1_i_i2' <Predicate = (icmp_ln172_8)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 14> <Delay = 7.01>
ST_46 : Operation 343 [2/4] (6.43ns)   --->   "%tmp2_9 = fadd i32 %mul_i_i2, i32 0" [../src/ban.cpp:173]   --->   Operation 343 'fadd' 'tmp2_9' <Predicate = (icmp_ln172_7)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [2/3] (7.01ns)   --->   "%mul_1_i_i2 = fmul i32 %tmp_67, i32 %b_norm_2_load_3" [../src/ban.cpp:173]   --->   Operation 344 'fmul' 'mul_1_i_i2' <Predicate = (icmp_ln172_8)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 7.01>
ST_47 : Operation 345 [1/4] (6.43ns)   --->   "%tmp2_9 = fadd i32 %mul_i_i2, i32 0" [../src/ban.cpp:173]   --->   Operation 345 'fadd' 'tmp2_9' <Predicate = (icmp_ln172_7)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 346 [1/1] (0.44ns)   --->   "%tmp_84 = select i1 %icmp_ln172_7, i32 %tmp2_9, i32 0" [../src/ban.cpp:172]   --->   Operation 346 'select' 'tmp_84' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 347 [1/3] (7.01ns)   --->   "%mul_1_i_i2 = fmul i32 %tmp_67, i32 %b_norm_2_load_3" [../src/ban.cpp:173]   --->   Operation 347 'fmul' 'mul_1_i_i2' <Predicate = (icmp_ln172_8)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 6.43>
ST_48 : Operation 348 [4/4] (6.43ns)   --->   "%tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2" [../src/ban.cpp:173]   --->   Operation 348 'fadd' 'tmp2_10' <Predicate = (icmp_ln172_8)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 7.01>
ST_49 : Operation 349 [1/1] (0.00ns)   --->   "%b_norm_2_12_load_2 = load i32 %b_norm_2_12" [../src/ban.cpp:173]   --->   Operation 349 'load' 'b_norm_2_12_load_2' <Predicate = (icmp_ln172_9)> <Delay = 0.00>
ST_49 : Operation 350 [3/4] (6.43ns)   --->   "%tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2" [../src/ban.cpp:173]   --->   Operation 350 'fadd' 'tmp2_10' <Predicate = (icmp_ln172_8)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 351 [3/3] (7.01ns)   --->   "%mul_2_i_i2 = fmul i32 %tmp_68, i32 %b_norm_2_12_load_2" [../src/ban.cpp:173]   --->   Operation 351 'fmul' 'mul_2_i_i2' <Predicate = (icmp_ln172_9)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 7.01>
ST_50 : Operation 352 [2/4] (6.43ns)   --->   "%tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2" [../src/ban.cpp:173]   --->   Operation 352 'fadd' 'tmp2_10' <Predicate = (icmp_ln172_8)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 353 [2/3] (7.01ns)   --->   "%mul_2_i_i2 = fmul i32 %tmp_68, i32 %b_norm_2_12_load_2" [../src/ban.cpp:173]   --->   Operation 353 'fmul' 'mul_2_i_i2' <Predicate = (icmp_ln172_9)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 7.01>
ST_51 : Operation 354 [1/4] (6.43ns)   --->   "%tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2" [../src/ban.cpp:173]   --->   Operation 354 'fadd' 'tmp2_10' <Predicate = (icmp_ln172_8)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [1/1] (0.44ns)   --->   "%tmp_86 = select i1 %icmp_ln172_8, i32 %tmp2_10, i32 %tmp_84" [../src/ban.cpp:172]   --->   Operation 355 'select' 'tmp_86' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 356 [1/3] (7.01ns)   --->   "%mul_2_i_i2 = fmul i32 %tmp_68, i32 %b_norm_2_12_load_2" [../src/ban.cpp:173]   --->   Operation 356 'fmul' 'mul_2_i_i2' <Predicate = (icmp_ln172_9)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 6.43>
ST_52 : Operation 357 [4/4] (6.43ns)   --->   "%tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2" [../src/ban.cpp:173]   --->   Operation 357 'fadd' 'tmp2_11' <Predicate = (icmp_ln172_9)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 6.43>
ST_53 : Operation 358 [3/4] (6.43ns)   --->   "%tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2" [../src/ban.cpp:173]   --->   Operation 358 'fadd' 'tmp2_11' <Predicate = (icmp_ln172_9)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 22> <Delay = 6.43>
ST_54 : Operation 359 [2/4] (6.43ns)   --->   "%tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2" [../src/ban.cpp:173]   --->   Operation 359 'fadd' 'tmp2_11' <Predicate = (icmp_ln172_9)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 6.88>
ST_55 : Operation 360 [1/4] (6.43ns)   --->   "%tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2" [../src/ban.cpp:173]   --->   Operation 360 'fadd' 'tmp2_11' <Predicate = (icmp_ln172_9)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 361 [1/1] (0.44ns)   --->   "%tmp_88 = select i1 %icmp_ln172_9, i32 %tmp2_11, i32 %tmp_86" [../src/ban.cpp:172]   --->   Operation 361 'select' 'tmp_88' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 24> <Delay = 0.67>
ST_56 : Operation 362 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 362 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 363 [1/1] (0.00ns)   --->   "%aux_addr_2 = getelementptr i32 %aux, i64 0, i64 %zext_ln169_1" [../src/ban.cpp:177]   --->   Operation 363 'getelementptr' 'aux_addr_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 364 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_88, i3 %aux_addr_2" [../src/ban.cpp:177]   --->   Operation 364 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_56 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban4_mulEPKfS1_Pf.exit"   --->   Operation 365 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 57 <SV = 9> <Delay = 6.43>
ST_57 : Operation 366 [1/1] (0.00ns)   --->   "%i_23 = load i2 %i_16" [../src/ban.cpp:187]   --->   Operation 366 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i2 %i_23" [../src/ban.cpp:187]   --->   Operation 367 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 368 [1/1] (0.44ns)   --->   "%icmp_ln187_1 = icmp_eq  i2 %i_23, i2 3" [../src/ban.cpp:187]   --->   Operation 368 'icmp' 'icmp_ln187_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 369 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 369 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 370 [1/1] (0.54ns)   --->   "%add_ln187_1 = add i2 %i_23, i2 1" [../src/ban.cpp:187]   --->   Operation 370 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187_1, void %.split7, void %_ZN3Ban4_mulEPKfS1_Pf.exit53" [../src/ban.cpp:187]   --->   Operation 371 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 372 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln187_1" [../src/ban.cpp:188]   --->   Operation 372 'getelementptr' 'aux_addr' <Predicate = (!icmp_ln187_1)> <Delay = 0.00>
ST_57 : Operation 373 [2/2] (0.67ns)   --->   "%eps_0_3 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 373 'load' 'eps_0_3' <Predicate = (!icmp_ln187_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_57 : Operation 374 [1/1] (0.00ns)   --->   "%this_num_load_6 = load i32 %this_num_load" [../src/ban.cpp:799]   --->   Operation 374 'load' 'this_num_load_6' <Predicate = (icmp_ln187_1)> <Delay = 0.00>
ST_57 : Operation 375 [1/1] (0.00ns)   --->   "%this_num_load_8 = load i32 %this_num_load_7" [../src/ban.cpp:799]   --->   Operation 375 'load' 'this_num_load_8' <Predicate = (icmp_ln187_1)> <Delay = 0.00>
ST_57 : Operation 376 [4/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load" [../src/ban.cpp:799]   --->   Operation 376 'fadd' 'tmp_69' <Predicate = (icmp_ln187_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 377 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_2_load, i32 %n_read" [../src/ban.cpp:799]   --->   Operation 377 'fadd' 'tmp' <Predicate = (icmp_ln187_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 378 [4/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load" [../src/ban.cpp:799]   --->   Operation 378 'fadd' 'tmp_5' <Predicate = (icmp_ln187_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 10> <Delay = 1.10>
ST_58 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 379 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 380 [1/2] (0.67ns)   --->   "%eps_0_3 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 380 'load' 'eps_0_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_58 : Operation 381 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_23, void %branch14, i2 0, void %.split7..split756_crit_edge, i2 1, void %branch13" [../src/ban.cpp:188]   --->   Operation 381 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_58 : Operation 382 [1/1] (0.42ns)   --->   "%store_ln188 = store i32 %eps_0_3, i32 %eps_2_10" [../src/ban.cpp:188]   --->   Operation 382 'store' 'store_ln188' <Predicate = (i_23 == 1)> <Delay = 0.42>
ST_58 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split756" [../src/ban.cpp:188]   --->   Operation 383 'br' 'br_ln188' <Predicate = (i_23 == 1)> <Delay = 0.00>
ST_58 : Operation 384 [1/1] (0.42ns)   --->   "%store_ln188 = store i32 %eps_0_3, i32 %eps_2_9" [../src/ban.cpp:188]   --->   Operation 384 'store' 'store_ln188' <Predicate = (i_23 == 0)> <Delay = 0.42>
ST_58 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split756" [../src/ban.cpp:188]   --->   Operation 385 'br' 'br_ln188' <Predicate = (i_23 == 0)> <Delay = 0.00>
ST_58 : Operation 386 [1/1] (0.42ns)   --->   "%store_ln188 = store i32 %eps_0_3, i32 %eps_2_11" [../src/ban.cpp:188]   --->   Operation 386 'store' 'store_ln188' <Predicate = (i_23 != 0 & i_23 != 1)> <Delay = 0.42>
ST_58 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split756" [../src/ban.cpp:188]   --->   Operation 387 'br' 'br_ln188' <Predicate = (i_23 != 0 & i_23 != 1)> <Delay = 0.00>
ST_58 : Operation 388 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187_1, i2 %i_16" [../src/ban.cpp:187]   --->   Operation 388 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_58 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 389 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 59 <SV = 10> <Delay = 6.43>
ST_59 : Operation 390 [3/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load" [../src/ban.cpp:799]   --->   Operation 390 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 391 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_2_load, i32 %n_read" [../src/ban.cpp:799]   --->   Operation 391 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 392 [3/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load" [../src/ban.cpp:799]   --->   Operation 392 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 6.43>
ST_60 : Operation 393 [2/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load" [../src/ban.cpp:799]   --->   Operation 393 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 394 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_2_load, i32 %n_read" [../src/ban.cpp:799]   --->   Operation 394 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 395 [2/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load" [../src/ban.cpp:799]   --->   Operation 395 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 12> <Delay = 6.43>
ST_61 : Operation 396 [1/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load" [../src/ban.cpp:799]   --->   Operation 396 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 397 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_2_load, i32 %n_read" [../src/ban.cpp:799]   --->   Operation 397 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 398 [1/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load" [../src/ban.cpp:799]   --->   Operation 398 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 6.43>
ST_62 : Operation 399 [1/1] (0.00ns)   --->   "%eps_tmp_2_load = load i32 %eps_tmp_2" [../src/ban.cpp:808]   --->   Operation 399 'load' 'eps_tmp_2_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 400 [1/1] (0.00ns)   --->   "%eps_tmp_2_1_load = load i32 %eps_tmp_2_1" [../src/ban.cpp:808]   --->   Operation 400 'load' 'eps_tmp_2_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 401 [1/1] (0.00ns)   --->   "%eps_tmp_2_2_load = load i32 %eps_tmp_2_2" [../src/ban.cpp:808]   --->   Operation 401 'load' 'eps_tmp_2_2_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 402 [4/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load" [../src/ban.cpp:808]   --->   Operation 402 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 403 [4/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load" [../src/ban.cpp:808]   --->   Operation 403 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 404 [4/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load" [../src/ban.cpp:808]   --->   Operation 404 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 14> <Delay = 6.43>
ST_63 : Operation 405 [3/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load" [../src/ban.cpp:808]   --->   Operation 405 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 406 [3/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load" [../src/ban.cpp:808]   --->   Operation 406 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 407 [3/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load" [../src/ban.cpp:808]   --->   Operation 407 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 15> <Delay = 6.43>
ST_64 : Operation 408 [2/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load" [../src/ban.cpp:808]   --->   Operation 408 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 409 [2/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load" [../src/ban.cpp:808]   --->   Operation 409 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 410 [2/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load" [../src/ban.cpp:808]   --->   Operation 410 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 6.43>
ST_65 : Operation 411 [1/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load" [../src/ban.cpp:808]   --->   Operation 411 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 412 [1/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load" [../src/ban.cpp:808]   --->   Operation 412 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 413 [1/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load" [../src/ban.cpp:808]   --->   Operation 413 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 17> <Delay = 6.43>
ST_66 : Operation 414 [1/1] (0.00ns)   --->   "%eps_2_9_load = load i32 %eps_2_9" [../src/ban.cpp:815]   --->   Operation 414 'load' 'eps_2_9_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 415 [1/1] (0.00ns)   --->   "%eps_2_10_load = load i32 %eps_2_10" [../src/ban.cpp:815]   --->   Operation 415 'load' 'eps_2_10_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 416 [1/1] (0.00ns)   --->   "%eps_2_11_load = load i32 %eps_2_11" [../src/ban.cpp:815]   --->   Operation 416 'load' 'eps_2_11_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 417 [4/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load" [../src/ban.cpp:815]   --->   Operation 417 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 418 [4/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load" [../src/ban.cpp:815]   --->   Operation 418 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 419 [4/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load" [../src/ban.cpp:815]   --->   Operation 419 'fadd' 'tmp_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 6.43>
ST_67 : Operation 420 [3/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load" [../src/ban.cpp:815]   --->   Operation 420 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 421 [3/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load" [../src/ban.cpp:815]   --->   Operation 421 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 422 [3/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load" [../src/ban.cpp:815]   --->   Operation 422 'fadd' 'tmp_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 19> <Delay = 6.43>
ST_68 : Operation 423 [2/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load" [../src/ban.cpp:815]   --->   Operation 423 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 424 [2/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load" [../src/ban.cpp:815]   --->   Operation 424 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 425 [2/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load" [../src/ban.cpp:815]   --->   Operation 425 'fadd' 'tmp_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 6.43>
ST_69 : Operation 426 [1/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load" [../src/ban.cpp:815]   --->   Operation 426 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 427 [1/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load" [../src/ban.cpp:815]   --->   Operation 427 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 428 [1/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load" [../src/ban.cpp:815]   --->   Operation 428 'fadd' 'tmp_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 21> <Delay = 7.05>
ST_70 : Operation 429 [9/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 429 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 430 [9/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 430 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 431 [9/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 431 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 22> <Delay = 7.05>
ST_71 : Operation 432 [8/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 432 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 433 [8/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 433 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 434 [8/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 434 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 23> <Delay = 7.05>
ST_72 : Operation 435 [7/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 435 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 436 [7/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 436 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 437 [7/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 437 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 24> <Delay = 7.05>
ST_73 : Operation 438 [6/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 438 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 439 [6/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 439 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 440 [6/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 440 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 25> <Delay = 7.05>
ST_74 : Operation 441 [5/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 441 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 442 [5/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 442 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 443 [5/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 443 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 26> <Delay = 7.05>
ST_75 : Operation 444 [4/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 444 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 445 [4/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 445 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 446 [4/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 446 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 27> <Delay = 7.05>
ST_76 : Operation 447 [3/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 447 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 448 [3/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 448 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 449 [3/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 449 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 28> <Delay = 7.05>
ST_77 : Operation 450 [2/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 450 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 451 [2/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 451 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 452 [2/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 452 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 29> <Delay = 7.05>
ST_78 : Operation 453 [1/9] (7.05ns)   --->   "%tmp_91 = fdiv i32 %tmp_70, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 453 'fdiv' 'tmp_91' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 454 [1/9] (7.05ns)   --->   "%tmp_92 = fdiv i32 %tmp_71, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 454 'fdiv' 'tmp_92' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 455 [1/9] (7.05ns)   --->   "%tmp_93 = fdiv i32 %tmp_72, i32 %normalizer" [../src/ban.cpp:832]   --->   Operation 455 'fdiv' 'tmp_93' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 2.78>
ST_79 : Operation 456 [2/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %tmp_91, i32 0" [../src/ban.cpp:77]   --->   Operation 456 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 31> <Delay = 3.59>
ST_80 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_91" [../src/ban.cpp:77]   --->   Operation 457 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 458 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 459 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 460 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_78, i8 255" [../src/ban.cpp:77]   --->   Operation 460 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 461 [1/1] (1.05ns)   --->   "%icmp_ln77_2 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 461 'icmp' 'icmp_ln77_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_2, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 462 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 463 [1/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %tmp_91, i32 0" [../src/ban.cpp:77]   --->   Operation 463 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 464 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_79" [../src/ban.cpp:77]   --->   Operation 464 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 465 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 465 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_80 : Operation 466 [2/2] (0.00ns)   --->   "%call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_84_1, i32 %tmp_91, i32 %tmp_92, i32 %tmp_93, i32 %idx_tmp_loc" [../src/ban.cpp:832]   --->   Operation 466 'call' 'call_ln832' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 32> <Delay = 0.44>
ST_81 : Operation 467 [1/2] (0.44ns)   --->   "%call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_84_1, i32 %tmp_91, i32 %tmp_92, i32 %tmp_93, i32 %idx_tmp_loc" [../src/ban.cpp:832]   --->   Operation 467 'call' 'call_ln832' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 33> <Delay = 1.41>
ST_82 : Operation 468 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 468 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 469 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %idx_tmp_loc_load"   --->   Operation 469 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 470 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 470 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 471 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 471 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_82 : Operation 472 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_46, i2 3" [../src/ban.cpp:92]   --->   Operation 472 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 473 [2/2] (0.42ns)   --->   "%call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_92_2, i32 %tmp_93, i32 %tmp_92, i32 %tmp_91, i2 %empty_46, i2 %xor_ln92, i32 %this_num_load_1243_loc, i32 %this_num_load_1137_loc, i32 %this_num_load_1031_loc" [../src/ban.cpp:832]   --->   Operation 473 'call' 'call_ln832' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 34> <Delay = 0.44>
ST_83 : Operation 474 [1/2] (0.44ns)   --->   "%call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_92_2, i32 %tmp_93, i32 %tmp_92, i32 %tmp_91, i2 %empty_46, i2 %xor_ln92, i32 %this_num_load_1243_loc, i32 %this_num_load_1137_loc, i32 %this_num_load_1031_loc" [../src/ban.cpp:832]   --->   Operation 474 'call' 'call_ln832' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 35> <Delay = 2.29>
ST_84 : Operation 475 [1/1] (0.00ns)   --->   "%this_num_load_9 = load i32 %this_num_load_1243_loc"   --->   Operation 475 'load' 'this_num_load_9' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 476 [1/1] (0.00ns)   --->   "%this_num_load_10 = load i32 %this_num_load_1137_loc"   --->   Operation 476 'load' 'this_num_load_10' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 477 [1/1] (0.00ns)   --->   "%this_num_load_11 = load i32 %this_num_load_1031_loc"   --->   Operation 477 'load' 'this_num_load_11' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92 = sub i2 2, i2 %empty_46" [../src/ban.cpp:92]   --->   Operation 478 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 479 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 479 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %base" [../src/ban.cpp:100]   --->   Operation 480 'zext' 'zext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln100 = sub i32 %zext_ln100, i32 %b_p_read_3" [../src/ban.cpp:100]   --->   Operation 481 'sub' 'sub_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 482 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_94 = add i32 %sub_ln100, i32 4294967293" [../src/ban.cpp:100]   --->   Operation 482 'add' 'tmp_94' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 483 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 483 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 484 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 484 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_84 : Operation 485 [1/1] (0.00ns)   --->   "%this_num_load_1241 = phi i32 %tmp_93, void %.preheader.preheader, i32 %this_num_load_9, void %.lr.ph7.i"   --->   Operation 485 'phi' 'this_num_load_1241' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 486 [1/1] (0.00ns)   --->   "%this_num_load_1135 = phi i32 %tmp_92, void %.preheader.preheader, i32 %this_num_load_10, void %.lr.ph7.i"   --->   Operation 486 'phi' 'this_num_load_1135' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 487 [1/1] (0.00ns)   --->   "%this_num_load_1029 = phi i32 %tmp_91, void %.preheader.preheader, i32 %this_num_load_11, void %.lr.ph7.i"   --->   Operation 487 'phi' 'this_num_load_1029' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 488 [1/1] (0.00ns)   --->   "%base_0_lcssa_i108110 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 488 'phi' 'base_0_lcssa_i108110' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i108110" [../src/ban.cpp:104]   --->   Operation 489 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_84 : Operation 490 [1/1] (0.44ns)   --->   "%icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i108110, i2 3" [../src/ban.cpp:104]   --->   Operation 490 'icmp' 'icmp_ln104_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 491 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 491 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 492 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 492 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 493 [2/2] (0.42ns)   --->   "%call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_104_3, i32 %this_num_load_1241, i32 %this_num_load_1135, i32 %this_num_load_1029, i2 %base_0_lcssa_i108110, i3 %select_ln104, i32 %this_num_load_1240_loc, i32 %this_num_load_1134_loc, i32 %this_num_load_1028_loc" [../src/ban.cpp:832]   --->   Operation 493 'call' 'call_ln832' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 36> <Delay = 1.13>
ST_85 : Operation 494 [1/2] (1.13ns)   --->   "%call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_104_3, i32 %this_num_load_1241, i32 %this_num_load_1135, i32 %this_num_load_1029, i2 %base_0_lcssa_i108110, i3 %select_ln104, i32 %this_num_load_1240_loc, i32 %this_num_load_1134_loc, i32 %this_num_load_1028_loc" [../src/ban.cpp:832]   --->   Operation 494 'call' 'call_ln832' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 37> <Delay = 0.52>
ST_86 : Operation 495 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 0, void %.preheader.preheader, i32 %tmp_94, void %.lr.ph7.i"   --->   Operation 495 'phi' 'empty_47' <Predicate = (!and_ln782 & and_ln77 & !icmp_ln104) | (!and_ln782 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_86 : Operation 496 [1/1] (0.00ns)   --->   "%this_num_load_12 = load i32 %this_num_load_1240_loc"   --->   Operation 496 'load' 'this_num_load_12' <Predicate = (!and_ln782 & and_ln77 & !icmp_ln104) | (!and_ln782 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_86 : Operation 497 [1/1] (0.00ns)   --->   "%this_num_load_13 = load i32 %this_num_load_1134_loc"   --->   Operation 497 'load' 'this_num_load_13' <Predicate = (!and_ln782 & and_ln77 & !icmp_ln104) | (!and_ln782 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_86 : Operation 498 [1/1] (0.00ns)   --->   "%this_num_load_14 = load i32 %this_num_load_1028_loc"   --->   Operation 498 'load' 'this_num_load_14' <Predicate = (!and_ln782 & and_ln77 & !icmp_ln104) | (!and_ln782 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_86 : Operation 499 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 499 'br' 'br_ln0' <Predicate = (!and_ln782 & and_ln77 & !icmp_ln104) | (!and_ln782 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_86 : Operation 500 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %this_num_load_14, void %.lr.ph.i, i32 0, void, i32 %tmp_91, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %this_num_load_11, void %.lr.ph7.i"   --->   Operation 500 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 501 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %this_num_load_13, void %.lr.ph.i, i32 0, void, i32 %tmp_92, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %this_num_load_10, void %.lr.ph7.i"   --->   Operation 501 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 502 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %this_num_load_12, void %.lr.ph.i, i32 0, void, i32 %tmp_93, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %this_num_load_9, void %.lr.ph7.i"   --->   Operation 502 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 503 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_47, void %.lr.ph.i, i32 0, void, i32 %c_p_3, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %tmp_94, void %.lr.ph7.i"   --->   Operation 503 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 504 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:839]   --->   Operation 504 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 505 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:839]   --->   Operation 505 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 506 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:839]   --->   Operation 506 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 507 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:839]   --->   Operation 507 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 508 [1/1] (0.00ns)   --->   "%ret_ln839 = ret i128 %mrv_3" [../src/ban.cpp:839]   --->   Operation 508 'ret' 'ret_ln839' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('n_read') on port 'n' [7]  (0 ns)
	'fcmp' operation ('tmp_60', ../src/ban.cpp:782) [28]  (2.78 ns)

 <State 2>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_60', ../src/ban.cpp:782) [28]  (2.78 ns)
	'and' operation ('and_ln782', ../src/ban.cpp:782) [29]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('this_num_load_11') ('this_num_load_14') [359]  (0.525 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('normalizer', ../src/ban.cpp:788) on array 'b_1' [62]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('normalizer', ../src/ban.cpp:788) on array 'b_1' [62]  (1.24 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:791) on local variable 'i' [66]  (0 ns)
	'add' operation ('add_ln792', ../src/ban.cpp:792) [68]  (0.781 ns)
	'getelementptr' operation ('b_1_addr_5', ../src/ban.cpp:792) [70]  (0 ns)
	'load' operation ('b_1_load', ../src/ban.cpp:792) on array 'b_1' [80]  (1.24 ns)

 <State 6>: 1.59ns
The critical path consists of the following:
	'load' operation ('b_1_load', ../src/ban.cpp:792) on array 'b_1' [80]  (1.24 ns)
	'xor' operation ('xor_ln792', ../src/ban.cpp:792) [82]  (0.351 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [84]  (7.06 ns)

 <State 16>: 0.449ns
The critical path consists of the following:
	'load' operation ('b_norm_2_03_load_2', ../src/ban.cpp:792) on local variable 'b_norm[2]' [78]  (0 ns)
	'select' operation ('b_norm[2]', ../src/ban.cpp:792) [86]  (0.449 ns)

 <State 17>: 0.873ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.h:34) on local variable 'i' [108]  (0 ns)
	'add' operation ('add_ln34', ../src/ban.h:34) [114]  (0.548 ns)
	blocking operation 0.325 ns on control path)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('eps[0]', ../src/ban.h:35) [121]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('eps[0]', ../src/ban.h:35) [121]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('eps[0]', ../src/ban.h:35) [121]  (7.02 ns)
	'store' operation ('store_ln35', ../src/ban.h:35) of variable 'eps[0]', ../src/ban.h:35 on local variable 'eps[2]' [132]  (0 ns)

 <State 21>: 1.26ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:173) on local variable 'i' [143]  (0 ns)
	'add' operation ('add_ln172', ../src/ban.cpp:172) [162]  (0.673 ns)
	'icmp' operation ('icmp_ln172_5', ../src/ban.cpp:172) [163]  (0.584 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [159]  (7.02 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [159]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [159]  (7.02 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [160]  (6.44 ns)

 <State 26>: 7.02ns
The critical path consists of the following:
	'load' operation ('b_norm_2_load_2', ../src/ban.cpp:173) on local variable 'b_norm[2]' [153]  (0 ns)
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [166]  (7.02 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [166]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [166]  (7.02 ns)

 <State 29>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [167]  (6.44 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'load' operation ('b_norm_2_12_load_1', ../src/ban.cpp:173) on local variable 'b_norm[2]' [154]  (0 ns)
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [173]  (7.02 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [173]  (7.02 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [173]  (7.02 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [174]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [174]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [174]  (6.44 ns)

 <State 36>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [174]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [175]  (0.449 ns)

 <State 37>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('aux_2_addr_1', ../src/ban.cpp:177) [176]  (0 ns)
	'store' operation ('store_ln177', ../src/ban.cpp:177) of variable 'tmp', ../src/ban.cpp:172 on array 'aux', ../src/ban.cpp:183 [177]  (0.677 ns)

 <State 38>: 0.873ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:187) on local variable 'i' [191]  (0 ns)
	'getelementptr' operation ('aux_2_addr', ../src/ban.cpp:188) [199]  (0 ns)
	'load' operation ('eps_tmp[0]', ../src/ban.cpp:188) on array 'aux', ../src/ban.cpp:183 [200]  (0.677 ns)
	blocking operation 0.196 ns on control path)

 <State 39>: 0.677ns
The critical path consists of the following:
	'load' operation ('eps_tmp[0]', ../src/ban.cpp:188) on array 'aux', ../src/ban.cpp:183 [200]  (0.677 ns)
	'store' operation ('store_ln188', ../src/ban.cpp:188) of variable 'eps_tmp[0]', ../src/ban.cpp:188 on local variable 'eps_tmp[2]' [207]  (0 ns)

 <State 40>: 1.26ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:173) on local variable 'i' [222]  (0 ns)
	'add' operation ('add_ln172_4', ../src/ban.cpp:172) [241]  (0.673 ns)
	'icmp' operation ('icmp_ln172_8', ../src/ban.cpp:172) [242]  (0.584 ns)

 <State 41>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i2', ../src/ban.cpp:173) [238]  (7.02 ns)

 <State 42>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i2', ../src/ban.cpp:173) [238]  (7.02 ns)

 <State 43>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i2', ../src/ban.cpp:173) [238]  (7.02 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [239]  (6.44 ns)

 <State 45>: 7.02ns
The critical path consists of the following:
	'load' operation ('b_norm_2_load_3', ../src/ban.cpp:173) on local variable 'b_norm[2]' [232]  (0 ns)
	'fmul' operation ('mul_1_i_i2', ../src/ban.cpp:173) [245]  (7.02 ns)

 <State 46>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i2', ../src/ban.cpp:173) [245]  (7.02 ns)

 <State 47>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i2', ../src/ban.cpp:173) [245]  (7.02 ns)

 <State 48>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [246]  (6.44 ns)

 <State 49>: 7.02ns
The critical path consists of the following:
	'load' operation ('b_norm_2_12_load_2', ../src/ban.cpp:173) on local variable 'b_norm[2]' [233]  (0 ns)
	'fmul' operation ('mul_2_i_i2', ../src/ban.cpp:173) [252]  (7.02 ns)

 <State 50>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i2', ../src/ban.cpp:173) [252]  (7.02 ns)

 <State 51>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i2', ../src/ban.cpp:173) [252]  (7.02 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [253]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [253]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [253]  (6.44 ns)

 <State 55>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [253]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [254]  (0.449 ns)

 <State 56>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('aux_addr_2', ../src/ban.cpp:177) [255]  (0 ns)
	'store' operation ('store_ln177', ../src/ban.cpp:177) of variable 'tmp', ../src/ban.cpp:172 on array 'aux', ../src/ban.cpp:183 [256]  (0.677 ns)

 <State 57>: 6.44ns
The critical path consists of the following:
	'load' operation ('this_num_load_8', ../src/ban.cpp:799) on local variable 'this_num_load_7' [302]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:799) [303]  (6.44 ns)

 <State 58>: 1.1ns
The critical path consists of the following:
	'load' operation ('eps[0]', ../src/ban.cpp:188) on array 'aux', ../src/ban.cpp:183 [280]  (0.677 ns)
	'store' operation ('store_ln188', ../src/ban.cpp:188) of variable 'eps[0]', ../src/ban.cpp:188 on local variable 'eps[2]' [286]  (0.427 ns)

 <State 59>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:799) [303]  (6.44 ns)

 <State 60>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:799) [303]  (6.44 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:799) [303]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'load' operation ('eps_tmp_2_1_load', ../src/ban.cpp:808) on local variable 'eps_tmp[2]' [299]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:808) [306]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:808) [306]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:808) [306]  (6.44 ns)

 <State 65>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:808) [306]  (6.44 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'load' operation ('eps_2_9_load', ../src/ban.cpp:815) on local variable 'eps[2]' [295]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:815) [309]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:815) [309]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:815) [309]  (6.44 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:815) [309]  (6.44 ns)

 <State 70>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 71>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 72>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 73>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 74>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 75>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 76>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 77>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 78>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [312]  (7.06 ns)

 <State 79>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_79', ../src/ban.cpp:77) [321]  (2.78 ns)

 <State 80>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_79', ../src/ban.cpp:77) [321]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [322]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('this_num_load_11') ('this_num_load_14') [359]  (0.525 ns)

 <State 81>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/_Pipeline_VITIS_LOOP_84_1' [325]  (0.446 ns)

 <State 82>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [326]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [328]  (0.991 ns)
	multiplexor before 'phi' operation ('c.num[2]') with incoming values : ('tmp', ../src/ban.cpp:832) ('this_num_load_9') [344]  (0.427 ns)

 <State 83>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/_Pipeline_VITIS_LOOP_92_2' [332]  (0.446 ns)

 <State 84>: 2.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [336]  (0 ns)
	'add' operation ('base', ../src/ban.cpp:97) [337]  (0.144 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [341]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [348]  (0.525 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [348]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [351]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [352]  (0.208 ns)
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/_Pipeline_VITIS_LOOP_104_3' [353]  (0.427 ns)

 <State 85>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/_Pipeline_VITIS_LOOP_104_3' [353]  (1.13 ns)

 <State 86>: 0.525ns
The critical path consists of the following:
	'load' operation ('this_num_load_14') on local variable 'this_num_load_1028_loc' [356]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('this_num_load_11') ('this_num_load_14') [359]  (0.525 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('this_num_load_11') ('this_num_load_14') [359]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
