Timing Analyzer report for quartus_compile
Wed Apr  5 01:23:14 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -3.261 (VIOLATED)
           28. Path #2: Setup slack is -3.231 (VIOLATED)
           29. Path #3: Setup slack is -3.223 (VIOLATED)
           30. Path #4: Setup slack is -3.216 (VIOLATED)
           31. Path #5: Setup slack is -3.214 (VIOLATED)
           32. Path #6: Setup slack is -3.210 (VIOLATED)
           33. Path #7: Setup slack is -3.207 (VIOLATED)
           34. Path #8: Setup slack is -3.206 (VIOLATED)
           35. Path #9: Setup slack is -3.203 (VIOLATED)
           36. Path #10: Setup slack is -3.196 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.015 
           40. Path #2: Hold slack is 0.017 
           41. Path #3: Hold slack is 0.019 
           42. Path #4: Hold slack is 0.019 
           43. Path #5: Hold slack is 0.019 
           44. Path #6: Hold slack is 0.020 
           45. Path #7: Hold slack is 0.021 
           46. Path #8: Hold slack is 0.021 
           47. Path #9: Hold slack is 0.021 
           48. Path #10: Hold slack is 0.021 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.475 (VIOLATED)
           52. Path #2: Recovery slack is -0.462 (VIOLATED)
           53. Path #3: Recovery slack is -0.451 (VIOLATED)
           54. Path #4: Recovery slack is -0.450 (VIOLATED)
           55. Path #5: Recovery slack is -0.450 (VIOLATED)
           56. Path #6: Recovery slack is -0.444 (VIOLATED)
           57. Path #7: Recovery slack is -0.443 (VIOLATED)
           58. Path #8: Recovery slack is -0.434 (VIOLATED)
           59. Path #9: Recovery slack is -0.431 (VIOLATED)
           60. Path #10: Recovery slack is -0.427 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.139 
           64. Path #2: Removal slack is 0.140 
           65. Path #3: Removal slack is 0.143 
           66. Path #4: Removal slack is 0.144 
           67. Path #5: Removal slack is 0.146 
           68. Path #6: Removal slack is 0.146 
           69. Path #7: Removal slack is 0.147 
           70. Path #8: Removal slack is 0.147 
           71. Path #9: Removal slack is 0.147 
           72. Path #10: Removal slack is 0.149 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 01:23:13 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/2mm/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 234.69 MHz ; 234.69 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -3.261 ; -5801.761     ; 6117               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.015 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.475 ; -531.354      ; 2570               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.139 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -656.309      ; 1314               ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 72
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 5, or 6.9%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 72
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 2.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 8.59e-05 years or 2.71e+03 seconds.
Typical MTBF of Design is 0.000504 years or 1.59e+04 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 72
Number of Synchronizer Chains Found With Unsafe MTBF: 15
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.305 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.466 years or 1.47e+07 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 72
Number of Synchronizer Chains Found With Unsafe MTBF: 67
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.667 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 25470    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -3.261           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 25817    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.015            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3504     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.475           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3504     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.139            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.261 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.261 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0   ; clock        ; clock       ; 1.000        ; -0.052     ; 4.216      ; Slow 900mV -40C Model           ;
; -3.231 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0   ; clock        ; clock       ; 1.000        ; -0.052     ; 4.186      ; Slow 900mV -40C Model           ;
; -3.223 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0   ; clock        ; clock       ; 1.000        ; -0.052     ; 4.178      ; Slow 900mV -40C Model           ;
; -3.216 ; kernel_2mm_C_reg[10]                                                                                                                                                                                                                                                                                                                                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0 ; clock        ; clock       ; 1.000        ; -0.042     ; 4.189      ; Slow 900mV 100C Model           ;
; -3.214 ; kernel_2mm_D_reg[6]                                                                                                                                                                                                                                                                                                                                        ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.115     ; 4.101      ; Slow 900mV -40C Model           ;
; -3.210 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0   ; clock        ; clock       ; 1.000        ; -0.052     ; 4.165      ; Slow 900mV -40C Model           ;
; -3.207 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_iord_bl_call_kernel_2mm_unnamed_kernel_2mm2_kernel_2mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                          ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0   ; clock        ; clock       ; 1.000        ; -0.013     ; 4.201      ; Slow 900mV -40C Model           ;
; -3.206 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]           ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.111     ; 4.097      ; Slow 900mV -40C Model           ;
; -3.203 ; kernel_2mm_D_reg[6]                                                                                                                                                                                                                                                                                                                                        ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.115     ; 4.090      ; Slow 900mV -40C Model           ;
; -3.196 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0   ; clock        ; clock       ; 1.000        ; -0.052     ; 4.151      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -3.261 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE            ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 8.341                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.080                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -3.261 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.052 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.216  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.655       ; 89         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.444       ; 34         ; 0.008 ; 0.495 ;
;    Cell                ;        ; 27    ; 2.556       ; 61         ; 0.000 ; 0.599 ;
;    uTco                ;        ; 1     ; 0.216       ; 5          ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.125 ;   3.144 ; RR ; IC     ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE                                                                                           ;
; 8.341   ; 4.216   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.341 ;   0.216 ; RR ; uTco   ; 1      ; FF_X109_Y125_N19       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|q                                                                                         ;
;   4.493 ;   0.152 ; RR ; CELL   ; 87     ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[12]                                                                       ;
;   4.988 ;   0.495 ; RR ; IC     ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|datad                                                                                                                             ;
;   5.135 ;   0.147 ; RF ; CELL   ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|combout                                                                                                                           ;
;   5.139 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2~la_lab/laboutb[3]                                                                                                                 ;
;   5.302 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|dataf              ;
;   5.346 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|combout            ;
;   5.350 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0~la_lab/laboutb[15] ;
;   5.514 ;   0.164 ; FF ; IC     ; 3      ; MLABCELL_X103_Y129_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~5|dataf                                                                                                                                  ;
;   6.113 ;   0.599 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y129_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~37|cout                                                                                                                                  ;
;   6.121 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~41|cin                                                                                                                                   ;
;   6.235 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~45|cout                                                                                                                                  ;
;   6.235 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y128_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~49|cin                                                                                                                                   ;
;   6.268 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X103_Y128_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~53|cout                                                                                                                                  ;
;   6.268 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y128_N12 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~57|cin                                                                                                                                   ;
;   6.293 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y128_N15 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~61|cout                                                                                                                                  ;
;   6.293 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y128_N18 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~65|cin                                                                                                                                   ;
;   6.327 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X103_Y128_N21 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~69|cout                                                                                                                                  ;
;   6.327 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y128_N24 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~73|cin                                                                                                                                   ;
;   6.563 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y128_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~77|sumout                                                                                                                                ;
;   6.568 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~77~la_mlab/laboutt[19]                                                                                                                   ;
;   6.724 ;   0.156 ; FF ; IC     ; 4      ; LABCELL_X102_Y128_N30  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~77|datad                                                                                                                                 ;
;   7.277 ;   0.553 ; FF ; CELL   ; 1      ; LABCELL_X102_Y128_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~113|cout                                                                                                                                 ;
;   7.292 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X102_Y127_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~117|cin                                                                                                                                  ;
;   7.488 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X102_Y127_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~193|cout                                                                                                                                 ;
;   7.503 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X102_Y126_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~197|cin                                                                                                                                  ;
;   7.621 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~201|cout                                                                                                                                 ;
;   7.621 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~205|cin                                                                                                                                  ;
;   7.653 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X102_Y126_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~209|cout                                                                                                                                 ;
;   7.653 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X102_Y126_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~213|cin                                                                                                                                  ;
;   7.676 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X102_Y126_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~217|cout                                                                                                                                 ;
;   7.676 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~221|cin                                                                                                                                  ;
;   7.909 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225|sumout                                                                                                                               ;
;   7.913 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225~la_lab/laboutt[15]                                                                                                                   ;
;   8.341 ;   0.428 ; FF ; IC     ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                                      ;
;   8.341 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 5.073   ; 4.073   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 5.080   ; 0.007   ;    ; uTsu ; 0      ; MLABCELL_X101_Y127_N39 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -3.231 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE            ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 8.311                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.080                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -3.231 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.052 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.186  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.655       ; 89         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.430       ; 34         ; 0.008 ; 0.495 ;
;    Cell                ;        ; 27    ; 2.540       ; 61         ; 0.000 ; 0.599 ;
;    uTco                ;        ; 1     ; 0.216       ; 5          ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.125 ;   3.144 ; RR ; IC     ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE                                                                                           ;
; 8.311   ; 4.186   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.341 ;   0.216 ; RR ; uTco   ; 1      ; FF_X109_Y125_N19       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|q                                                                                         ;
;   4.493 ;   0.152 ; RR ; CELL   ; 87     ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[12]                                                                       ;
;   4.988 ;   0.495 ; RR ; IC     ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|datad                                                                                                                             ;
;   5.135 ;   0.147 ; RF ; CELL   ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|combout                                                                                                                           ;
;   5.139 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2~la_lab/laboutb[3]                                                                                                                 ;
;   5.302 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|dataf              ;
;   5.346 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|combout            ;
;   5.350 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0~la_lab/laboutb[15] ;
;   5.514 ;   0.164 ; FF ; IC     ; 3      ; MLABCELL_X103_Y129_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~5|dataf                                                                                                                                  ;
;   6.113 ;   0.599 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y129_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~37|cout                                                                                                                                  ;
;   6.121 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~41|cin                                                                                                                                   ;
;   6.302 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~117|cout                                                                                                                                 ;
;   6.310 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y127_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~121|cin                                                                                                                                  ;
;   6.424 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y127_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~125|cout                                                                                                                                 ;
;   6.424 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y127_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~129|cin                                                                                                                                  ;
;   6.457 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X103_Y127_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~133|cout                                                                                                                                 ;
;   6.457 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y127_N12 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~137|cin                                                                                                                                  ;
;   6.482 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y127_N15 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~141|cout                                                                                                                                 ;
;   6.482 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y127_N18 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~145|cin                                                                                                                                  ;
;   6.516 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X103_Y127_N21 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~149|cout                                                                                                                                 ;
;   6.516 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y127_N24 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~153|cin                                                                                                                                  ;
;   6.752 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~157|sumout                                                                                                                               ;
;   6.757 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~157~la_mlab/laboutt[19]                                                                                                                  ;
;   6.906 ;   0.149 ; FF ; IC     ; 4      ; LABCELL_X102_Y127_N30  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~157|datad                                                                                                                                ;
;   7.458 ;   0.552 ; FF ; CELL   ; 1      ; LABCELL_X102_Y127_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~193|cout                                                                                                                                 ;
;   7.473 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X102_Y126_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~197|cin                                                                                                                                  ;
;   7.591 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~201|cout                                                                                                                                 ;
;   7.591 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~205|cin                                                                                                                                  ;
;   7.623 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X102_Y126_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~209|cout                                                                                                                                 ;
;   7.623 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X102_Y126_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~213|cin                                                                                                                                  ;
;   7.646 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X102_Y126_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~217|cout                                                                                                                                 ;
;   7.646 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~221|cin                                                                                                                                  ;
;   7.879 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225|sumout                                                                                                                               ;
;   7.883 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225~la_lab/laboutt[15]                                                                                                                   ;
;   8.311 ;   0.428 ; FF ; IC     ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                                      ;
;   8.311 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 5.073   ; 4.073   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 5.080   ; 0.007   ;    ; uTsu ; 0      ; MLABCELL_X101_Y127_N39 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -3.223 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE            ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 8.303                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.080                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -3.223 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.052 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.178  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.655       ; 89         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.424       ; 34         ; 0.008 ; 0.495 ;
;    Cell                ;        ; 22    ; 2.538       ; 61         ; 0.000 ; 0.599 ;
;    uTco                ;        ; 1     ; 0.216       ; 5          ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.125 ;   3.144 ; RR ; IC     ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE                                                                                           ;
; 8.303   ; 4.178   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.341 ;   0.216 ; RR ; uTco   ; 1      ; FF_X109_Y125_N19       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|q                                                                                         ;
;   4.493 ;   0.152 ; RR ; CELL   ; 87     ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[12]                                                                       ;
;   4.988 ;   0.495 ; RR ; IC     ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|datad                                                                                                                             ;
;   5.135 ;   0.147 ; RF ; CELL   ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|combout                                                                                                                           ;
;   5.139 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2~la_lab/laboutb[3]                                                                                                                 ;
;   5.302 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|dataf              ;
;   5.346 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|combout            ;
;   5.350 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0~la_lab/laboutb[15] ;
;   5.514 ;   0.164 ; FF ; IC     ; 3      ; MLABCELL_X103_Y129_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~5|dataf                                                                                                                                  ;
;   6.113 ;   0.599 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y129_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~37|cout                                                                                                                                  ;
;   6.121 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~41|cin                                                                                                                                   ;
;   6.249 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X103_Y128_N30 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~81|cin                                                                                                                                   ;
;   6.279 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y128_N33 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~85|cout                                                                                                                                  ;
;   6.279 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y128_N36 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~89|cin                                                                                                                                   ;
;   6.531 ;   0.252 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~93|sumout                                                                                                                                ;
;   6.536 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~93~la_mlab/laboutb[7]                                                                                                                    ;
;   6.672 ;   0.136 ; FF ; IC     ; 4      ; LABCELL_X102_Y128_N42  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~93|dataf                                                                                                                                 ;
;   7.239 ;   0.567 ; FF ; CELL   ; 1      ; LABCELL_X102_Y128_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~113|cout                                                                                                                                 ;
;   7.254 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X102_Y127_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~117|cin                                                                                                                                  ;
;   7.450 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X102_Y127_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~193|cout                                                                                                                                 ;
;   7.465 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X102_Y126_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~197|cin                                                                                                                                  ;
;   7.583 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~201|cout                                                                                                                                 ;
;   7.583 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~205|cin                                                                                                                                  ;
;   7.615 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X102_Y126_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~209|cout                                                                                                                                 ;
;   7.615 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X102_Y126_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~213|cin                                                                                                                                  ;
;   7.638 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X102_Y126_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~217|cout                                                                                                                                 ;
;   7.638 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~221|cin                                                                                                                                  ;
;   7.871 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225|sumout                                                                                                                               ;
;   7.875 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225~la_lab/laboutt[15]                                                                                                                   ;
;   8.303 ;   0.428 ; FF ; IC     ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                                      ;
;   8.303 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 5.073   ; 4.073   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 5.080   ; 0.007   ;    ; uTsu ; 0      ; MLABCELL_X101_Y127_N39 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -3.216 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_C_reg[10]                                                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.318                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.102                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.216 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.189  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.703       ; 90         ; 0.486 ; 3.217 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.092       ; 50         ; 0.000 ; 0.572 ;
;    Cell                ;        ; 22    ; 1.889       ; 45         ; 0.000 ; 0.485 ;
;    uTco                ;        ; 1     ; 0.208       ; 5          ; 0.208 ; 0.208 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.323       ; 90         ; 0.000 ; 2.983 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.129   ; 4.129   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.129 ;   3.217 ; RR ; IC     ; 1      ; FF_X105_Y123_N59       ; High Speed ; kernel_2mm_C_reg[10]|clk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.129 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y123_N59       ; High Speed ; kernel_2mm_C_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 8.318   ; 4.189   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.337 ;   0.208 ; RR ; uTco   ; 1      ; FF_X105_Y123_N59       ;            ; kernel_2mm_C_reg[10]|q                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.506 ;   0.169 ; RR ; CELL   ; 1      ; FF_X105_Y123_N59       ; High Speed ; kernel_2mm_C_reg[10]~la_mlab/laboutb[19]                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.506 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|C[10]|input                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.506 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port          ;            ; kernel_2mm_inst|C[10]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.921 ;   0.415 ; RR ; IC     ; 1      ; LABCELL_X108_Y123_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm7_kernel_2mm8|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm7_kernel_2mm1|source_out[0]~8|datad                                                                                                                              ;
;   5.055 ;   0.134 ; RR ; CELL   ; 1      ; LABCELL_X108_Y123_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm7_kernel_2mm8|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm7_kernel_2mm1|source_out[0]~8|combout                                                                                                                            ;
;   5.060 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X108_Y123_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm7_kernel_2mm8|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm7_kernel_2mm1|source_out[0]~8~la_lab/laboutt[13]                                                                                                                 ;
;   5.249 ;   0.189 ; RR ; IC     ; 1      ; MLABCELL_X107_Y123_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_c8036_kernel_2mm23|thei_llvm_fpga_ffwd_dest_p1024a10i32_c8036_kernel_2mm1|data_out[0]~3|dataf               ;
;   5.286 ;   0.037 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y123_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_c8036_kernel_2mm23|thei_llvm_fpga_ffwd_dest_p1024a10i32_c8036_kernel_2mm1|data_out[0]~3|combout             ;
;   5.292 ;   0.006 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y123_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_c8036_kernel_2mm23|thei_llvm_fpga_ffwd_dest_p1024a10i32_c8036_kernel_2mm1|data_out[0]~3~la_mlab/laboutb[15] ;
;   5.672 ;   0.380 ; RR ; IC     ; 3      ; LABCELL_X104_Y123_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~29|datad                                                                                                                                  ;
;   6.094 ;   0.422 ; RF ; CELL   ; 1      ; LABCELL_X104_Y123_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~37|cout                                                                                                                                   ;
;   6.113 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X104_Y122_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~41|cin                                                                                                                                    ;
;   6.245 ;   0.132 ; FR ; CELL   ; 3      ; LABCELL_X104_Y122_N30  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~81|cin                                                                                                                                    ;
;   6.270 ;   0.025 ; RF ; CELL   ; 1      ; LABCELL_X104_Y122_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~85|cout                                                                                                                                   ;
;   6.270 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X104_Y122_N36  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~89|cin                                                                                                                                    ;
;   6.298 ;   0.028 ; FR ; CELL   ; 1      ; LABCELL_X104_Y122_N39  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~93|cout                                                                                                                                   ;
;   6.298 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X104_Y122_N42  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~97|cin                                                                                                                                    ;
;   6.318 ;   0.020 ; RF ; CELL   ; 1      ; LABCELL_X104_Y122_N45  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~101|cout                                                                                                                                  ;
;   6.318 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X104_Y122_N48  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~105|cin                                                                                                                                   ;
;   6.346 ;   0.028 ; FR ; CELL   ; 1      ; LABCELL_X104_Y122_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~109|cout                                                                                                                                  ;
;   6.346 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X104_Y122_N54  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~113|cin                                                                                                                                   ;
;   6.538 ;   0.192 ; RF ; CELL   ; 1      ; LABCELL_X104_Y122_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~117|sumout                                                                                                                                ;
;   6.542 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y122_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_17~117~la_lab/laboutb[18]                                                                                                                    ;
;   7.059 ;   0.517 ; FF ; IC     ; 5      ; LABCELL_X108_Y121_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_18~117|datad                                                                                                                                 ;
;   7.544 ;   0.485 ; FR ; CELL   ; 3      ; LABCELL_X108_Y121_N30  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_18~157|cin                                                                                                                                   ;
;   7.741 ;   0.197 ; RF ; CELL   ; 1      ; LABCELL_X108_Y121_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_18~161|sumout                                                                                                                                ;
;   7.746 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X108_Y121_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_18~161~la_lab/laboutb[3]                                                                                                                     ;
;   8.318 ;   0.572 ; FF ; IC     ; 1      ; MLABCELL_X109_Y120_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43|portadatain[0]                                                                     ;
;   8.318 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X109_Y120_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 5.087   ; 4.087   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port         ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.699 ;   2.983 ; RR ; IC   ; 1      ; MLABCELL_X109_Y120_N0 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43|clk0 ;
;   4.699 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X109_Y120_N0 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0 ;
;   5.087 ;   0.388 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 5.102   ; 0.015   ;    ; uTsu ; 0      ; MLABCELL_X109_Y120_N0 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -3.214 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_D_reg[6]                                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.230                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.016                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.214 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.115 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.101  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.659       ; 89         ; 0.511 ; 3.148 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.273       ; 31         ; 0.000 ; 0.389 ;
;    Cell                ;        ; 30    ; 2.618       ; 64         ; 0.000 ; 0.629 ;
;    uTco                ;        ; 1     ; 0.210       ; 5          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 89         ; 0.000 ; 2.955 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.129 ;   3.148 ; RR ; IC     ; 1      ; FF_X110_Y133_N17       ; High Speed ; kernel_2mm_D_reg[6]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.129 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y133_N17       ; High Speed ; kernel_2mm_D_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.230   ; 4.101   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.339 ;   0.210 ; RR ; uTco   ; 1      ; FF_X110_Y133_N17       ;            ; kernel_2mm_D_reg[6]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.516 ;   0.177 ; RR ; CELL   ; 1      ; FF_X110_Y133_N17       ; High Speed ; kernel_2mm_D_reg[6]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.516 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|D[6]|input                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.516 ;   0.000 ; RR ; CELL   ; 4      ; Boundary Port          ;            ; kernel_2mm_inst|D[6]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.794 ;   0.278 ; RR ; IC     ; 1      ; MLABCELL_X109_Y129_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN|datac                  ;
;   4.947 ;   0.153 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN|combout                ;
;   4.952 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN~la_mlab/laboutt[0]     ;
;   5.110 ;   0.158 ; RR ; IC     ; 1      ; MLABCELL_X109_Y129_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN_32|dataf               ;
;   5.150 ;   0.040 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN_32|combout             ;
;   5.155 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN_32~la_mlab/laboutb[18] ;
;   5.544 ;   0.389 ; RR ; IC     ; 3      ; LABCELL_X112_Y130_N39  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~13|dataf                                                                                                                                           ;
;   6.085 ;   0.541 ; RF ; CELL   ; 1      ; LABCELL_X112_Y130_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~37|cout                                                                                                                                            ;
;   6.100 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X112_Y129_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~41|cin                                                                                                                                             ;
;   6.296 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X112_Y129_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~117|cout                                                                                                                                           ;
;   6.311 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X112_Y128_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~121|cin                                                                                                                                            ;
;   6.429 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X112_Y128_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~125|cout                                                                                                                                           ;
;   6.429 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X112_Y128_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~129|cin                                                                                                                                            ;
;   6.461 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X112_Y128_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~133|cout                                                                                                                                           ;
;   6.461 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X112_Y128_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~137|cin                                                                                                                                            ;
;   6.484 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X112_Y128_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~141|cout                                                                                                                                           ;
;   6.484 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X112_Y128_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~145|cin                                                                                                                                            ;
;   6.516 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X112_Y128_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~149|cout                                                                                                                                           ;
;   6.516 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X112_Y128_N24  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~153|cin                                                                                                                                            ;
;   6.732 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X112_Y128_N27  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~157|sumout                                                                                                                                         ;
;   6.736 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y128_N27  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~157~la_lab/laboutt[18]                                                                                                                             ;
;   6.866 ;   0.130 ; FF ; IC     ; 4      ; MLABCELL_X113_Y128_N30 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~157|dataf                                                                                                                                          ;
;   7.495 ;   0.629 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y128_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~193|cout                                                                                                                                           ;
;   7.503 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X113_Y127_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~197|cin                                                                                                                                            ;
;   7.617 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y127_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~201|cout                                                                                                                                           ;
;   7.617 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y127_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~205|cin                                                                                                                                            ;
;   7.650 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y127_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~209|cout                                                                                                                                           ;
;   7.650 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X113_Y127_N12 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~213|cin                                                                                                                                            ;
;   7.675 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y127_N15 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~217|cout                                                                                                                                           ;
;   7.675 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y127_N18 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~221|cin                                                                                                                                            ;
;   7.709 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y127_N21 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~225|cout                                                                                                                                           ;
;   7.709 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X113_Y127_N24 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~229|cin                                                                                                                                            ;
;   7.945 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~233|sumout                                                                                                                                         ;
;   7.950 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~233~la_mlab/laboutt[19]                                                                                                                            ;
;   8.230 ;   0.280 ; FF ; IC     ; 1      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                              ;
;   8.230 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 5.014   ; 4.014   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.718 ;   2.955 ; RR ; IC   ; 1      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.718 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.014 ;   0.296 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 5.016   ; 0.002   ;    ; uTsu ; 0      ; MLABCELL_X114_Y127_N51 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -3.210 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE            ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 8.290                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.080                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -3.210 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.052 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.165  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.655       ; 89         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.437       ; 35         ; 0.008 ; 0.495 ;
;    Cell                ;        ; 21    ; 2.512       ; 60         ; 0.000 ; 0.599 ;
;    uTco                ;        ; 1     ; 0.216       ; 5          ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.125 ;   3.144 ; RR ; IC     ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE                                                                                           ;
; 8.290   ; 4.165   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.341 ;   0.216 ; RR ; uTco   ; 1      ; FF_X109_Y125_N19       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|q                                                                                         ;
;   4.493 ;   0.152 ; RR ; CELL   ; 87     ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[12]                                                                       ;
;   4.988 ;   0.495 ; RR ; IC     ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|datad                                                                                                                             ;
;   5.135 ;   0.147 ; RF ; CELL   ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|combout                                                                                                                           ;
;   5.139 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2~la_lab/laboutb[3]                                                                                                                 ;
;   5.302 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|dataf              ;
;   5.346 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|combout            ;
;   5.350 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0~la_lab/laboutb[15] ;
;   5.514 ;   0.164 ; FF ; IC     ; 3      ; MLABCELL_X103_Y129_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~5|dataf                                                                                                                                  ;
;   6.113 ;   0.599 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y129_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~37|cout                                                                                                                                  ;
;   6.121 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~41|cin                                                                                                                                   ;
;   6.235 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~45|cout                                                                                                                                  ;
;   6.235 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y128_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~49|cin                                                                                                                                   ;
;   6.487 ;   0.252 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~53|sumout                                                                                                                                ;
;   6.492 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~53~la_mlab/laboutt[7]                                                                                                                    ;
;   6.641 ;   0.149 ; FF ; IC     ; 5      ; LABCELL_X102_Y128_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~53|dataf                                                                                                                                 ;
;   7.226 ;   0.585 ; FF ; CELL   ; 1      ; LABCELL_X102_Y128_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~113|cout                                                                                                                                 ;
;   7.241 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X102_Y127_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~117|cin                                                                                                                                  ;
;   7.437 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X102_Y127_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~193|cout                                                                                                                                 ;
;   7.452 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X102_Y126_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~197|cin                                                                                                                                  ;
;   7.570 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~201|cout                                                                                                                                 ;
;   7.570 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~205|cin                                                                                                                                  ;
;   7.602 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X102_Y126_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~209|cout                                                                                                                                 ;
;   7.602 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X102_Y126_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~213|cin                                                                                                                                  ;
;   7.625 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X102_Y126_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~217|cout                                                                                                                                 ;
;   7.625 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~221|cin                                                                                                                                  ;
;   7.858 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225|sumout                                                                                                                               ;
;   7.862 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225~la_lab/laboutt[15]                                                                                                                   ;
;   8.290 ;   0.428 ; FF ; IC     ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                                      ;
;   8.290 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 5.073   ; 4.073   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 5.080   ; 0.007   ;    ; uTsu ; 0      ; MLABCELL_X101_Y127_N39 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -3.207 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_iord_bl_call_kernel_2mm_unnamed_kernel_2mm2_kernel_2mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                     ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 8.317                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.110                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -3.207 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.201  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.646       ; 89         ; 0.000 ; 3.135 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.510       ; 36         ; 0.008 ; 0.561 ;
;    Cell                ;        ; 27    ; 2.478       ; 59         ; 0.000 ; 0.599 ;
;    uTco                ;        ; 1     ; 0.213       ; 5          ; 0.213 ; 0.213 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.116   ; 4.116   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.116 ;   3.135 ; RR ; IC     ; 1      ; FF_X108_Y127_N26       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_iord_bl_call_kernel_2mm_unnamed_kernel_2mm2_kernel_2mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y127_N26       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_iord_bl_call_kernel_2mm_unnamed_kernel_2mm2_kernel_2mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                    ;
; 8.317   ; 4.201   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.329 ;   0.213 ; FF ; uTco   ; 1      ; FF_X108_Y127_N26       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_iord_bl_call_kernel_2mm_unnamed_kernel_2mm2_kernel_2mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                  ;
;   4.399 ;   0.070 ; FF ; CELL   ; 722    ; FF_X108_Y127_N26       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_iord_bl_call_kernel_2mm_unnamed_kernel_2mm2_kernel_2mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_lab/laboutt[17]                                                                                                 ;
;   4.960 ;   0.561 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|datae                                                                                                                             ;
;   5.111 ;   0.151 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|combout                                                                                                                           ;
;   5.115 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2~la_lab/laboutb[3]                                                                                                                 ;
;   5.278 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|dataf              ;
;   5.322 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|combout            ;
;   5.326 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0~la_lab/laboutb[15] ;
;   5.490 ;   0.164 ; FF ; IC     ; 3      ; MLABCELL_X103_Y129_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~5|dataf                                                                                                                                  ;
;   6.089 ;   0.599 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y129_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~37|cout                                                                                                                                  ;
;   6.097 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~41|cin                                                                                                                                   ;
;   6.211 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~45|cout                                                                                                                                  ;
;   6.211 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y128_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~49|cin                                                                                                                                   ;
;   6.244 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X103_Y128_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~53|cout                                                                                                                                  ;
;   6.244 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y128_N12 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~57|cin                                                                                                                                   ;
;   6.269 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y128_N15 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~61|cout                                                                                                                                  ;
;   6.269 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y128_N18 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~65|cin                                                                                                                                   ;
;   6.303 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X103_Y128_N21 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~69|cout                                                                                                                                  ;
;   6.303 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y128_N24 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~73|cin                                                                                                                                   ;
;   6.539 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y128_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~77|sumout                                                                                                                                ;
;   6.544 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~77~la_mlab/laboutt[19]                                                                                                                   ;
;   6.700 ;   0.156 ; FF ; IC     ; 4      ; LABCELL_X102_Y128_N30  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~77|datad                                                                                                                                 ;
;   7.253 ;   0.553 ; FF ; CELL   ; 1      ; LABCELL_X102_Y128_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~113|cout                                                                                                                                 ;
;   7.268 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X102_Y127_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~117|cin                                                                                                                                  ;
;   7.464 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X102_Y127_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~193|cout                                                                                                                                 ;
;   7.479 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X102_Y126_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~197|cin                                                                                                                                  ;
;   7.597 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~201|cout                                                                                                                                 ;
;   7.597 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~205|cin                                                                                                                                  ;
;   7.629 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X102_Y126_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~209|cout                                                                                                                                 ;
;   7.629 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X102_Y126_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~213|cin                                                                                                                                  ;
;   7.652 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X102_Y126_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~217|cout                                                                                                                                 ;
;   7.652 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~221|cin                                                                                                                                  ;
;   7.885 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225|sumout                                                                                                                               ;
;   7.889 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225~la_lab/laboutt[15]                                                                                                                   ;
;   8.317 ;   0.428 ; FF ; IC     ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                                      ;
;   8.317 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 5.103   ; 4.103   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.103 ;   0.415 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 5.110   ; 0.007   ;    ; uTsu ; 0      ; MLABCELL_X101_Y127_N39 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -3.206 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]                        ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.222                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.016                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.206 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.111 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.097  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.655       ; 89         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.339       ; 33         ; 0.008 ; 0.432 ;
;    Cell                ;        ; 29    ; 2.545       ; 62         ; 0.000 ; 0.629 ;
;    uTco                ;        ; 1     ; 0.213       ; 5          ; 0.213 ; 0.213 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 89         ; 0.000 ; 2.955 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.125 ;   3.144 ; RR ; IC     ; 1      ; FF_X109_Y125_N20       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]|clk                                                                                                  ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N20       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]                                                                                                      ;
; 8.222   ; 4.097   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.338 ;   0.213 ; RR ; uTco   ; 1      ; FF_X109_Y125_N20       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]|q                                                                                                    ;
;   4.447 ;   0.109 ; RR ; CELL   ; 87     ; FF_X109_Y125_N20       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~la_mlab/laboutt[13]                                                                                  ;
;   4.879 ;   0.432 ; RR ; IC     ; 1      ; MLABCELL_X109_Y130_N36 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm8_kernel_2mm9|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm8_kernel_2mm1|source_out[0]~10|datad                                                                                                                             ;
;   5.060 ;   0.181 ; RF ; CELL   ; 2      ; MLABCELL_X109_Y130_N36 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm8_kernel_2mm9|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm8_kernel_2mm1|source_out[0]~10|combout                                                                                                                           ;
;   5.065 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y130_N36 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm8_kernel_2mm9|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm8_kernel_2mm1|source_out[0]~10~la_mlab/laboutb[4]                                                                                                                ;
;   5.229 ;   0.164 ; FF ; IC     ; 1      ; MLABCELL_X109_Y130_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~4|dataf               ;
;   5.270 ;   0.041 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y130_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~4|combout             ;
;   5.275 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y130_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~4~la_mlab/laboutb[14] ;
;   5.570 ;   0.295 ; FF ; IC     ; 2      ; LABCELL_X112_Y130_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~37|dataf                                                                                                                                  ;
;   6.077 ;   0.507 ; FF ; CELL   ; 1      ; LABCELL_X112_Y130_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~37|cout                                                                                                                                   ;
;   6.092 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X112_Y129_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~41|cin                                                                                                                                    ;
;   6.288 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X112_Y129_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~117|cout                                                                                                                                  ;
;   6.303 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X112_Y128_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~121|cin                                                                                                                                   ;
;   6.421 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X112_Y128_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~125|cout                                                                                                                                  ;
;   6.421 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X112_Y128_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~129|cin                                                                                                                                   ;
;   6.453 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X112_Y128_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~133|cout                                                                                                                                  ;
;   6.453 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X112_Y128_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~137|cin                                                                                                                                   ;
;   6.476 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X112_Y128_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~141|cout                                                                                                                                  ;
;   6.476 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X112_Y128_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~145|cin                                                                                                                                   ;
;   6.508 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X112_Y128_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~149|cout                                                                                                                                  ;
;   6.508 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X112_Y128_N24  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~153|cin                                                                                                                                   ;
;   6.724 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X112_Y128_N27  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~157|sumout                                                                                                                                ;
;   6.728 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y128_N27  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~157~la_lab/laboutt[18]                                                                                                                    ;
;   6.858 ;   0.130 ; FF ; IC     ; 4      ; MLABCELL_X113_Y128_N30 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~157|dataf                                                                                                                                 ;
;   7.487 ;   0.629 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y128_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~193|cout                                                                                                                                  ;
;   7.495 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X113_Y127_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~197|cin                                                                                                                                   ;
;   7.609 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y127_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~201|cout                                                                                                                                  ;
;   7.609 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y127_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~205|cin                                                                                                                                   ;
;   7.642 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y127_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~209|cout                                                                                                                                  ;
;   7.642 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X113_Y127_N12 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~213|cin                                                                                                                                   ;
;   7.667 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y127_N15 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~217|cout                                                                                                                                  ;
;   7.667 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y127_N18 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~221|cin                                                                                                                                   ;
;   7.701 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y127_N21 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~225|cout                                                                                                                                  ;
;   7.701 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X113_Y127_N24 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~229|cin                                                                                                                                   ;
;   7.937 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~233|sumout                                                                                                                                ;
;   7.942 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~233~la_mlab/laboutt[19]                                                                                                                   ;
;   8.222 ;   0.280 ; FF ; IC     ; 1      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                     ;
;   8.222 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 5.014   ; 4.014   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.718 ;   2.955 ; RR ; IC   ; 1      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.718 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.014 ;   0.296 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 5.016   ; 0.002   ;    ; uTsu ; 0      ; MLABCELL_X114_Y127_N51 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -3.203 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_D_reg[6]                                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.219                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.016                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.203 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.115 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.090  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.659       ; 89         ; 0.511 ; 3.148 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.369       ; 33         ; 0.000 ; 0.389 ;
;    Cell                ;        ; 30    ; 2.511       ; 61         ; 0.000 ; 0.657 ;
;    uTco                ;        ; 1     ; 0.210       ; 5          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 89         ; 0.000 ; 2.955 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.129 ;   3.148 ; RR ; IC     ; 1      ; FF_X110_Y133_N17       ; High Speed ; kernel_2mm_D_reg[6]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.129 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y133_N17       ; High Speed ; kernel_2mm_D_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.219   ; 4.090   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.339 ;   0.210 ; RR ; uTco   ; 1      ; FF_X110_Y133_N17       ;            ; kernel_2mm_D_reg[6]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.516 ;   0.177 ; RR ; CELL   ; 1      ; FF_X110_Y133_N17       ; High Speed ; kernel_2mm_D_reg[6]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.516 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|D[6]|input                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.516 ;   0.000 ; RR ; CELL   ; 4      ; Boundary Port          ;            ; kernel_2mm_inst|D[6]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.794 ;   0.278 ; RR ; IC     ; 1      ; MLABCELL_X109_Y129_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN|datac                  ;
;   4.947 ;   0.153 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN|combout                ;
;   4.952 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN~la_mlab/laboutt[0]     ;
;   5.110 ;   0.158 ; RR ; IC     ; 1      ; MLABCELL_X109_Y129_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN_32|dataf               ;
;   5.150 ;   0.040 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN_32|combout             ;
;   5.155 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y129_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm26|thei_llvm_fpga_ffwd_dest_p1024a10i32_d8138_kernel_2mm1|data_out[0]~1_RESYN_32~la_mlab/laboutb[18] ;
;   5.544 ;   0.389 ; RR ; IC     ; 3      ; LABCELL_X112_Y130_N39  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~13|dataf                                                                                                                                           ;
;   6.085 ;   0.541 ; RF ; CELL   ; 1      ; LABCELL_X112_Y130_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~37|cout                                                                                                                                            ;
;   6.100 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X112_Y129_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~41|cin                                                                                                                                             ;
;   6.253 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X112_Y129_N30  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~81|cin                                                                                                                                             ;
;   6.279 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X112_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~85|cout                                                                                                                                            ;
;   6.279 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X112_Y129_N36  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~89|cin                                                                                                                                             ;
;   6.311 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X112_Y129_N39  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~93|cout                                                                                                                                            ;
;   6.311 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X112_Y129_N42  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~97|cin                                                                                                                                             ;
;   6.334 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X112_Y129_N45  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~101|cout                                                                                                                                           ;
;   6.334 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X112_Y129_N48  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~105|cin                                                                                                                                            ;
;   6.366 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X112_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~109|cout                                                                                                                                           ;
;   6.366 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X112_Y129_N54  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~113|cin                                                                                                                                            ;
;   6.582 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X112_Y129_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~117|sumout                                                                                                                                         ;
;   6.586 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y129_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_12~117~la_lab/laboutb[18]                                                                                                                             ;
;   6.827 ;   0.241 ; FF ; IC     ; 5      ; MLABCELL_X113_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~117|dataf                                                                                                                                          ;
;   7.484 ;   0.657 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y128_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~193|cout                                                                                                                                           ;
;   7.492 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X113_Y127_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~197|cin                                                                                                                                            ;
;   7.606 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y127_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~201|cout                                                                                                                                           ;
;   7.606 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y127_N6  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~205|cin                                                                                                                                            ;
;   7.639 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y127_N9  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~209|cout                                                                                                                                           ;
;   7.639 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X113_Y127_N12 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~213|cin                                                                                                                                            ;
;   7.664 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y127_N15 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~217|cout                                                                                                                                           ;
;   7.664 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y127_N18 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~221|cin                                                                                                                                            ;
;   7.698 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y127_N21 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~225|cout                                                                                                                                           ;
;   7.698 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X113_Y127_N24 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~229|cin                                                                                                                                            ;
;   7.934 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~233|sumout                                                                                                                                         ;
;   7.939 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y127_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_13~233~la_mlab/laboutt[19]                                                                                                                            ;
;   8.219 ;   0.280 ; FF ; IC     ; 1      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                              ;
;   8.219 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 5.014   ; 4.014   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.718 ;   2.955 ; RR ; IC   ; 1      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.718 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X114_Y127_N51 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.014 ;   0.296 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 5.016   ; 0.002   ;    ; uTsu ; 0      ; MLABCELL_X114_Y127_N51 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm6|thei_llvm_fpga_mem_unnamed_kernel_2mm12_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -3.196 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE            ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 8.276                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.080                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -3.196 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.052 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.151  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.655       ; 89         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.413       ; 34         ; 0.008 ; 0.495 ;
;    Cell                ;        ; 22    ; 2.522       ; 61         ; 0.000 ; 0.599 ;
;    uTco                ;        ; 1     ; 0.216       ; 5          ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.125 ;   3.144 ; RR ; IC     ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE                                                                                           ;
; 8.276   ; 4.151   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.341 ;   0.216 ; RR ; uTco   ; 1      ; FF_X109_Y125_N19       ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE|q                                                                                         ;
;   4.493 ;   0.152 ; RR ; CELL   ; 87     ; FF_X109_Y125_N19       ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_kernel_2mm1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[12]                                                                       ;
;   4.988 ;   0.495 ; RR ; IC     ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|datad                                                                                                                             ;
;   5.135 ;   0.147 ; RF ; CELL   ; 1      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2|combout                                                                                                                           ;
;   5.139 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X104_Y129_N33  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B1_start|thebb_kernel_2mm_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm6|thei_llvm_fpga_ffwd_source_p1024a10i32_unnamed_kernel_2mm5_kernel_2mm1|source_out[0]~2~la_lab/laboutb[3]                                                                                                                 ;
;   5.302 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|dataf              ;
;   5.346 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0|combout            ;
;   5.350 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y129_N51  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a7834_kernel_2mm1|data_out[0]~0~la_lab/laboutb[15] ;
;   5.514 ;   0.164 ; FF ; IC     ; 3      ; MLABCELL_X103_Y129_N3  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~5|dataf                                                                                                                                  ;
;   6.113 ;   0.599 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y129_N27 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~37|cout                                                                                                                                  ;
;   6.121 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y128_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~41|cin                                                                                                                                   ;
;   6.302 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y128_N57 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~117|cout                                                                                                                                 ;
;   6.310 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X103_Y127_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~121|cin                                                                                                                                  ;
;   6.438 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X103_Y127_N30 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~161|cin                                                                                                                                  ;
;   6.468 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X103_Y127_N33 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~165|cout                                                                                                                                 ;
;   6.468 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X103_Y127_N36 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~169|cin                                                                                                                                  ;
;   6.720 ;   0.252 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~173|sumout                                                                                                                               ;
;   6.725 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_27~173~la_mlab/laboutb[7]                                                                                                                   ;
;   6.857 ;   0.132 ; FF ; IC     ; 4      ; LABCELL_X102_Y127_N42  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~173|dataf                                                                                                                                ;
;   7.423 ;   0.566 ; FF ; CELL   ; 1      ; LABCELL_X102_Y127_N57  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~193|cout                                                                                                                                 ;
;   7.438 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X102_Y126_N0   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~197|cin                                                                                                                                  ;
;   7.556 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N3   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~201|cout                                                                                                                                 ;
;   7.556 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N6   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~205|cin                                                                                                                                  ;
;   7.588 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X102_Y126_N9   ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~209|cout                                                                                                                                 ;
;   7.588 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X102_Y126_N12  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~213|cin                                                                                                                                  ;
;   7.611 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X102_Y126_N15  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~217|cout                                                                                                                                 ;
;   7.611 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X102_Y126_N18  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~221|cin                                                                                                                                  ;
;   7.844 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225|sumout                                                                                                                               ;
;   7.848 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X102_Y126_N21  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|add_28~225~la_lab/laboutt[15]                                                                                                                   ;
;   8.276 ;   0.428 ; FF ; IC     ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                                      ;
;   8.276 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 5.073   ; 4.073   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port          ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X101_Y127_N39 ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 5.080   ; 0.007   ;    ; uTsu ; 0      ; MLABCELL_X101_Y127_N39 ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.015 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.015 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                    ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV -40C Model           ;
; 0.017 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                              ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV -40C Model           ;
; 0.019 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_delay_2[0]                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.019 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[1][0]                           ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.019 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                              ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.020 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[0][0]                                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[4][0]                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0]                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[3][0]   ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_0[0]                                 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[2][0] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.015 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.504                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.489                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.019       ; 90         ; 0.000 ; 1.835 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 59         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.252       ; 90         ; 0.000 ; 1.979 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                      ;
; 2.243   ; 2.243   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                              ;
;   2.243 ;   1.835 ; RR ; IC     ; 1      ; FF_X114_Y134_N43    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|clk ;
;   2.243 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y134_N43    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]     ;
; 2.504   ; 0.261   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                          ;
;   2.349 ;   0.106 ; FF ; uTco   ; 2      ; FF_X114_Y134_N43    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|q   ;
;   2.504 ;   0.155 ; FF ; CELL   ; 1      ; FF_X114_Y134_N44    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|d   ;
;   2.504 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y134_N44    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                      ;
; 2.243   ; 2.243    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                              ;
;   2.510 ;   1.979  ; RR ; IC     ; 1      ; FF_X114_Y134_N44    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|clk ;
;   2.510 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y134_N44    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
;   2.243 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 2.489   ; 0.246    ;    ; uTh    ; 1      ; FF_X114_Y134_N44    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm3|thei_llvm_fpga_mem_unnamed_kernel_2mm9_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.017 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.484                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.467                                                                                                                                                                                                                                                ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.999       ; 90         ; 0.000 ; 1.815 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 60         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.232       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.223   ; 2.223   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                    ;
;   2.223 ;   1.815 ; RR ; IC     ; 1      ; FF_X101_Y131_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.223 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y131_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.484   ; 0.261   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.328 ;   0.105 ; FF ; uTco   ; 2      ; FF_X101_Y131_N55    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.484 ;   0.156 ; FF ; CELL   ; 1      ; FF_X101_Y131_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y131_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.223   ; 2.223    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                    ;
;   2.490 ;   1.959  ; RR ; IC     ; 1      ; FF_X101_Y131_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y131_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.223 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.467   ; 0.244    ;    ; uTh    ; 1      ; FF_X101_Y131_N56    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.019 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_delay_2[0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.509                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.490                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.029       ; 90         ; 0.000 ; 1.845 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.264       ; 90         ; 0.000 ; 1.991 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.253   ; 2.253   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                         ;
;   2.253 ;   1.845 ; RR ; IC     ; 1      ; FF_X107_Y145_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_delay_2[0]|clk ;
;   2.253 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y145_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_delay_2[0]     ;
; 2.509   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.349 ;   0.096 ; FF ; uTco   ; 1      ; FF_X107_Y145_N56    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_delay_2[0]|q   ;
;   2.509 ;   0.160 ; FF ; CELL   ; 1      ; FF_X107_Y145_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]|d         ;
;   2.509 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y145_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 2.253   ; 2.253    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   2.522 ;   1.991  ; RR ; IC     ; 1      ; FF_X107_Y145_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]|clk ;
;   2.522 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y145_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]     ;
;   2.253 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 2.490   ; 0.237    ;    ; uTh    ; 1      ; FF_X107_Y145_N55    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist7_sync_together54_aunroll_x_in_c0_eni3208_2_tpl_6_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.019 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[1][0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.484                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.465                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X107_Y139_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[1][0]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y139_N56    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[1][0]     ;
; 2.484   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.324 ;   0.096 ; FF ; uTco   ; 1      ; FF_X107_Y139_N56    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[1][0]|q   ;
;   2.484 ;   0.160 ; FF ; CELL   ; 1      ; FF_X107_Y139_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0]|d   ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y139_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X107_Y139_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y139_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                     ;
; 2.465   ; 0.237    ;    ; uTh    ; 1      ; FF_X107_Y139_N55    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist15_sync_together115_aunroll_x_in_i_valid_11|delays[2][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.019 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.470                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.451                                                                                                                                                                                                                                                ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.806 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 61         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.222       ; 90         ; 0.000 ; 1.949 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.214   ; 2.214   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                    ;
;   2.214 ;   1.806 ; RR ; IC     ; 1      ; FF_X99_Y129_N37     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clk ;
;   2.214 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y129_N37     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
; 2.470   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.314 ;   0.100 ; FF ; uTco   ; 2      ; FF_X99_Y129_N37     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|q   ;
;   2.470 ;   0.156 ; FF ; CELL   ; 1      ; FF_X99_Y129_N38     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|d   ;
;   2.470 ;   0.000 ; FF ; CELL   ; 1      ; FF_X99_Y129_N38     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.214   ; 2.214    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                    ;
;   2.480 ;   1.949  ; RR ; IC     ; 1      ; FF_X99_Y129_N38     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.480 ;   0.000  ; RR ; CELL   ; 1      ; FF_X99_Y129_N38     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
;   2.214 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.451   ; 0.237    ;    ; uTh    ; 1      ; FF_X99_Y129_N38     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.020 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[0][0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.498                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.478                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.018       ; 90         ; 0.000 ; 1.834 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.251       ; 90         ; 0.000 ; 1.978 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.242   ; 2.242   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                           ;
;   2.242 ;   1.834 ; RR ; IC     ; 1      ; FF_X114_Y136_N32    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[0][0]|clk ;
;   2.242 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y136_N32    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[0][0]     ;
; 2.498   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                       ;
;   2.339 ;   0.097 ; FF ; uTco   ; 1      ; FF_X114_Y136_N32    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[0][0]|q   ;
;   2.498 ;   0.159 ; FF ; CELL   ; 1      ; FF_X114_Y136_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0]|d   ;
;   2.498 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y136_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.242   ; 2.242    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                           ;
;   2.509 ;   1.978  ; RR ; IC     ; 1      ; FF_X114_Y136_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0]|clk ;
;   2.509 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y136_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0]     ;
;   2.242 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                         ;
; 2.478   ; 0.236    ;    ; uTh    ; 1      ; FF_X114_Y136_N31    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B19|thebb_kernel_2mm_B19_stall_region|thei_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm0_aunroll_x|redist12_i_masked_kernel_2mm34_q_10|delays[1][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.021 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[4][0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.509                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.488                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.029       ; 90         ; 0.000 ; 1.845 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.264       ; 90         ; 0.000 ; 1.991 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.253   ; 2.253   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                           ;
;   2.253 ;   1.845 ; RR ; IC     ; 1      ; FF_X107_Y145_N38    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[4][0]|clk ;
;   2.253 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y145_N38    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[4][0]     ;
; 2.509   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.350 ;   0.097 ; FF ; uTco   ; 1      ; FF_X107_Y145_N38    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[4][0]|q   ;
;   2.509 ;   0.159 ; FF ; CELL   ; 1      ; FF_X107_Y145_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0]|d   ;
;   2.509 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y145_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.253   ; 2.253    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                           ;
;   2.522 ;   1.991  ; RR ; IC     ; 1      ; FF_X107_Y145_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0]|clk ;
;   2.522 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y145_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0]     ;
;   2.253 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.488   ; 0.235    ;    ; uTh    ; 1      ; FF_X107_Y145_N37    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist8_sync_together54_aunroll_x_in_c0_eni3208_3_tpl_6|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.021 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[3][0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.462                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X107_Y139_N20    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[3][0]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y139_N20    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[3][0]     ;
; 2.483   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.324 ;   0.096 ; FF ; uTco   ; 1      ; FF_X107_Y139_N20    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[3][0]|q   ;
;   2.483 ;   0.159 ; FF ; CELL   ; 1      ; FF_X107_Y139_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0]|d   ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y139_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X107_Y139_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y139_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.462   ; 0.234    ;    ; uTh    ; 1      ; FF_X107_Y139_N19    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp86124_pop40_kernel_2mm20_out_data_out_7|delays[4][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.021 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_0[0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.520                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.499                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.030       ; 90         ; 0.000 ; 1.846 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.265       ; 90         ; 0.000 ; 1.992 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.254   ; 2.254   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   2.254 ;   1.846 ; RR ; IC     ; 1      ; FF_X107_Y144_N32    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_0[0]|clk ;
;   2.254 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y144_N32    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_0[0]     ;
; 2.520   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.361 ;   0.107 ; FF ; uTco   ; 1      ; FF_X107_Y144_N32    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_0[0]|q   ;
;   2.520 ;   0.159 ; FF ; CELL   ; 1      ; FF_X107_Y144_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0]|d   ;
;   2.520 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y144_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.254   ; 2.254    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   2.523 ;   1.992  ; RR ; IC     ; 1      ; FF_X107_Y144_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0]|clk ;
;   2.523 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y144_N31    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0]     ;
;   2.254 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 2.499   ; 0.245    ;    ; uTh    ; 1      ; FF_X107_Y144_N31    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B8|thebb_kernel_2mm_B8_stall_region|thei_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm0_aunroll_x|redist10_sync_together54_aunroll_x_in_i_valid_5_delay_1[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.021 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[2][0] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.520                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.499                                                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.031       ; 90         ; 0.000 ; 1.847 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.255   ; 2.255   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.255 ;   1.847 ; RR ; IC     ; 1      ; FF_X109_Y143_N38    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[2][0]|clk ;
;   2.255 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y143_N38    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[2][0]     ;
; 2.520   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.361 ;   0.106 ; FF ; uTco   ; 1      ; FF_X109_Y143_N38    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[2][0]|q   ;
;   2.520 ;   0.159 ; FF ; CELL   ; 1      ; FF_X109_Y143_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0]|d   ;
;   2.520 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y143_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.255   ; 2.255    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X109_Y143_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y143_N37    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0]     ;
;   2.255 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.499   ; 0.244    ;    ; uTh    ; 1      ; FF_X109_Y143_N37    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|redist21_i_llvm_fpga_pop_i1_notcmp86125_pop64_kernel_2mm39_out_data_out_9|delays[3][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.475 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.475 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0~reg2                                                                                                       ; clock        ; clock       ; 1.000        ; -0.096     ; 1.016      ; Slow 900mV 100C Model           ;
; -0.462 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.311      ; Slow 900mV 100C Model           ;
; -0.451 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0~reg2                                                                                                    ; clock        ; clock       ; 1.000        ; -0.072     ; 1.019      ; Slow 900mV 100C Model           ;
; -0.450 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24]                                                                   ; clock        ; clock       ; 1.000        ; -0.055     ; 1.264      ; Slow 900mV 100C Model           ;
; -0.450 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23]                                                                   ; clock        ; clock       ; 1.000        ; -0.055     ; 1.264      ; Slow 900mV 100C Model           ;
; -0.444 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE ; clock        ; clock       ; 1.000        ; -0.046     ; 1.311      ; Slow 900mV 100C Model           ;
; -0.443 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29]                                                                   ; clock        ; clock       ; 1.000        ; -0.055     ; 1.264      ; Slow 900mV 100C Model           ;
; -0.434 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0]                                                                                                                           ; clock        ; clock       ; 1.000        ; -0.051     ; 1.280      ; Slow 900mV 100C Model           ;
; -0.431 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3]                                                                                ; clock        ; clock       ; 1.000        ; -0.051     ; 1.280      ; Slow 900mV 100C Model           ;
; -0.427 ; sync_resetn[2] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28]                                                                   ; clock        ; clock       ; 1.000        ; -0.055     ; 1.264      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.475 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 5.140                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.665                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.475 (VIOLATED)                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.096 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.016  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.706       ; 69         ; 0.000 ; 0.706 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 19         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.367       ; 90         ; 0.000 ; 3.027 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                      ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                 ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; 5.140   ; 1.016   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                          ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                   ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                   ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                       ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                             ;
;   5.140 ;   0.706 ; RR ; IC     ; 2      ; MPDSP_X116_Y136_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0|aclr[1] ;
;   5.140 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X116_Y136_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                   ;
; 5.028   ; 4.028   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                             ;
;   4.743 ;   3.027 ; RR ; IC   ; 2      ; MPDSP_X116_Y136_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0|clk[2] ;
;   4.743 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X116_Y136_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0~reg2   ;
;   5.028 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                           ;
; 4.665   ; -0.363  ;    ; uTsu ; 0      ; MPDSP_X116_Y136_N0  ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B13|thebb_kernel_2mm_B13_stall_region|thei_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm0_aunroll_x|i_mul102_kernel_2mm9_im8_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.462 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.435                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.973                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.462 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.311  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.001       ; 76         ; 0.000 ; 1.001 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 15         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.314       ; 90         ; 0.000 ; 2.974 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.435   ; 1.311   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   5.435 ;   1.001 ; RR ; IC     ; 1      ; FF_X109_Y124_N20    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg|clrn ;
;   5.435 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y124_N20    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.078   ; 4.078   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.690 ;   2.974 ; RR ; IC     ; 1      ; FF_X109_Y124_N20    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg|clk ;
;   4.690 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y124_N20    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg     ;
;   5.078 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.973   ; -0.105  ;    ; uTsu   ; 1      ; FF_X109_Y124_N20    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.451 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 5.143                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.692                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -0.451 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.072 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.019  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.709       ; 70         ; 0.000 ; 0.709 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 19         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.391       ; 90         ; 0.000 ; 3.051 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 5.143   ; 1.019   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                      ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.143 ;   0.709 ; RR ; IC     ; 2      ; MPDSP_X116_Y138_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0|aclr[1] ;
;   5.143 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X116_Y138_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 5.052   ; 4.052   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.716 ;   0.376 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; CELL ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.767 ;   3.051 ; RR ; IC   ; 2      ; MPDSP_X116_Y138_N0  ; Mixed      ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0|clk[2] ;
;   4.767 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X116_Y138_N0  ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0~reg2   ;
;   5.052 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.692   ; -0.360  ;    ; uTsu ; 0      ; MPDSP_X116_Y138_N0  ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B15|thebb_kernel_2mm_B15_stall_region|thei_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm0_aunroll_x|i_mul116_kernel_2mm22_ma3_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.450 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.388                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.938                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.450 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.264  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.954       ; 75         ; 0.000 ; 0.954 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 16         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.305       ; 90         ; 0.000 ; 2.965 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.388   ; 1.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                             ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                                   ;
;   5.388 ;   0.954 ; RR ; IC     ; 1      ; FF_X97_Y140_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24]|clrn ;
;   5.388 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.069   ; 4.069   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.681 ;   2.965 ; RR ; IC     ; 1      ; FF_X97_Y140_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24]|clk ;
;   4.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24]     ;
;   5.069 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.938   ; -0.131  ;    ; uTsu   ; 1      ; FF_X97_Y140_N56     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[24]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.450 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.388                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.938                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.450 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.264  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.954       ; 75         ; 0.000 ; 0.954 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 16         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.305       ; 90         ; 0.000 ; 2.965 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.388   ; 1.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                             ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                                   ;
;   5.388 ;   0.954 ; RR ; IC     ; 1      ; FF_X97_Y140_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23]|clrn ;
;   5.388 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.069   ; 4.069   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.681 ;   2.965 ; RR ; IC     ; 1      ; FF_X97_Y140_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23]|clk ;
;   4.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23]     ;
;   5.069 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.938   ; -0.131  ;    ; uTsu   ; 1      ; FF_X97_Y140_N44     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[23]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.444 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 5.435                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.991                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.444 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.311  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.001       ; 76         ; 0.000 ; 1.001 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 15         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.314       ; 90         ; 0.000 ; 2.974 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.435   ; 1.311   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.435 ;   1.001 ; RR ; IC     ; 1      ; FF_X109_Y124_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE|clrn ;
;   5.435 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y124_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.078   ; 4.078   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.690 ;   2.974 ; RR ; IC     ; 1      ; FF_X109_Y124_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE|clk ;
;   4.690 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y124_N19    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE     ;
;   5.078 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.991   ; -0.087  ;    ; uTsu   ; 1      ; FF_X109_Y124_N19    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm20|thei_llvm_fpga_ffwd_dest_p1024a10i32_b7935_kernel_2mm1|gen_stallable.valid_reg~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.443 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.388                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.945                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.443 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.264  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.954       ; 75         ; 0.000 ; 0.954 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 16         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.305       ; 90         ; 0.000 ; 2.965 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.388   ; 1.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                             ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                                   ;
;   5.388 ;   0.954 ; RR ; IC     ; 1      ; FF_X97_Y140_N41     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29]|clrn ;
;   5.388 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N41     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.069   ; 4.069   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.681 ;   2.965 ; RR ; IC     ; 1      ; FF_X97_Y140_N41     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29]|clk ;
;   4.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N41     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29]     ;
;   5.069 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.945   ; -0.124  ;    ; uTsu   ; 1      ; FF_X97_Y140_N41     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[29]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.434 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.404                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.970                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.434 (VIOLATED)                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.280  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.970       ; 76         ; 0.000 ; 0.970 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 15         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 90         ; 0.000 ; 2.969 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                               ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                   ;
; 5.404   ; 1.280   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                 ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                 ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                     ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                           ;
;   5.404 ;   0.970 ; RR ; IC     ; 1      ; FF_X105_Y126_N47    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0]|clrn ;
;   5.404 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y126_N47    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 5.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   4.685 ;   2.969 ; RR ; IC     ; 1      ; FF_X105_Y126_N47    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0]|clk ;
;   4.685 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y126_N47    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0]     ;
;   5.073 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 4.970   ; -0.103  ;    ; uTsu   ; 1      ; FF_X105_Y126_N47    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|valid_fanout_reg9_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.431 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.404                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.973                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.431 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.280  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.970       ; 76         ; 0.000 ; 0.970 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 15         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 90         ; 0.000 ; 2.969 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                          ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                              ;
; 5.404   ; 1.280   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                            ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                            ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                      ;
;   5.404 ;   0.970 ; RR ; IC     ; 1      ; FF_X105_Y126_N2     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3]|clrn ;
;   5.404 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y126_N2     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                              ;
; 5.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                      ;
;   4.685 ;   2.969 ; RR ; IC     ; 1      ; FF_X105_Y126_N2     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3]|clk ;
;   4.685 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y126_N2     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3]     ;
;   5.073 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 4.973   ; -0.100  ;    ; uTsu   ; 1      ; FF_X105_Y126_N2     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm0_aunroll_x|redist10_i_arrayidx151_kernel_2mm0_dupName_1_trunc_sel_x_b_2_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.427 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.388                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.961                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.427 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.264  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.698       ; 90         ; 0.486 ; 3.212 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.954       ; 75         ; 0.000 ; 0.954 ;
;    Cell                ;        ; 3     ; 0.113       ; 9          ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.197       ; 16         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.305       ; 90         ; 0.000 ; 2.965 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.124   ; 4.124   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.124 ;   3.212 ; RR ; IC     ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.124 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.388   ; 1.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.321 ;   0.197 ; RR ; uTco   ; 1      ; FF_X108_Y137_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.113 ; RR ; CELL   ; 1      ; FF_X108_Y137_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                             ;
;   4.434 ;   0.000 ; RR ; CELL   ; 2638   ; Boundary Port       ;            ; kernel_2mm_inst|resetn                                                                                                                                                                                                                                                                                                                                                                   ;
;   5.388 ;   0.954 ; RR ; IC     ; 1      ; FF_X97_Y140_N46     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28]|clrn ;
;   5.388 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N46     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 5.069   ; 4.069   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.681 ;   2.965 ; RR ; IC     ; 1      ; FF_X97_Y140_N46     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28]|clk ;
;   4.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y140_N46     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28]     ;
;   5.069 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.961   ; -0.108  ;    ; uTsu   ; 1      ; FF_X97_Y140_N46     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B10|thebb_kernel_2mm_B10_stall_region|thei_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm0_aunroll_x|redist26_i_llvm_fpga_pop_i32_x_070_pop50_kernel_2mm25_out_data_out_1_q[28]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.139 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.139 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                             ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.013      ; 0.222      ; Fast 900mV -40C Model           ;
; 0.140 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                             ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.013      ; 0.222      ; Fast 900mV -40C Model           ;
; 0.143 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                             ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.013      ; 0.222      ; Fast 900mV -40C Model           ;
; 0.144 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                             ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.013      ; 0.222      ; Fast 900mV -40C Model           ;
; 0.146 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                             ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.013      ; 0.222      ; Fast 900mV -40C Model           ;
; 0.146 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.011      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.147 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                                                                      ; clock        ; clock       ; 0.000        ; 0.012      ; 0.228      ; Fast 900mV -40C Model           ;
; 0.147 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.228      ; Fast 900mV -40C Model           ;
; 0.147 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.011      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.149 ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.012      ; 0.228      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.139 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.447                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.308                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.139                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.222 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 36         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.447   ; 0.222   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   2.321 ;   0.096 ; RR ; uTco   ; 1      ; FF_X97_Y128_N26     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.367 ;   0.046 ; RR ; CELL   ; 9      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.447 ;   0.080 ; RR ; IC     ; 1      ; FF_X96_Y128_N29     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   2.447 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y128_N29     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 2.238   ; 2.238    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X96_Y128_N29     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y128_N29     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   2.238 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 2.308   ; 0.070    ;    ; uTh    ; 1      ; FF_X96_Y128_N29     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.140 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.447                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.307                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.140                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.222 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 36         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.447   ; 0.222   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   2.321 ;   0.096 ; RR ; uTco   ; 1      ; FF_X97_Y128_N26     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.367 ;   0.046 ; RR ; CELL   ; 9      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.447 ;   0.080 ; RR ; IC     ; 1      ; FF_X96_Y128_N13     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clrn                                                          ;
;   2.447 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y128_N13     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                          ;
; 2.238   ; 2.238    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                  ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X96_Y128_N13     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y128_N13     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
;   2.238 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                ;
; 2.307   ; 0.069    ;    ; uTh    ; 1      ; FF_X96_Y128_N13     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.143 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.447                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.304                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.143                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.222 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 36         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.447   ; 0.222   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   2.321 ;   0.096 ; RR ; uTco   ; 1      ; FF_X97_Y128_N26     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.367 ;   0.046 ; RR ; CELL   ; 9      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.447 ;   0.080 ; RR ; IC     ; 1      ; FF_X96_Y128_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.447 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y128_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 2.238   ; 2.238    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X96_Y128_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y128_N44     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.238 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 2.304   ; 0.066    ;    ; uTh    ; 1      ; FF_X96_Y128_N44     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.144 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.447                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.303                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.222 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 36         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.447   ; 0.222   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   2.321 ;   0.096 ; RR ; uTco   ; 1      ; FF_X97_Y128_N26     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.367 ;   0.046 ; RR ; CELL   ; 9      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.447 ;   0.080 ; RR ; IC     ; 1      ; FF_X96_Y128_N58     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.447 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y128_N58     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                         ;
; 2.238   ; 2.238    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                 ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X96_Y128_N58     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y128_N58     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.238 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                               ;
; 2.303   ; 0.065    ;    ; uTh    ; 1      ; FF_X96_Y128_N58     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.146 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.447                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.301                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.146                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.222 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 36         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.447   ; 0.222   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   2.321 ;   0.096 ; RR ; uTco   ; 1      ; FF_X97_Y128_N26     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.367 ;   0.046 ; RR ; CELL   ; 9      ; FF_X97_Y128_N26     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.447 ;   0.080 ; RR ; IC     ; 1      ; FF_X96_Y128_N37     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clrn                                                          ;
;   2.447 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y128_N37     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                          ;
; 2.238   ; 2.238    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                  ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X96_Y128_N37     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y128_N37     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   2.238 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                ;
; 2.301   ; 0.063    ;    ; uTh    ; 1      ; FF_X96_Y128_N37     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.146 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                  ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.146                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.074       ; 34         ; 0.074 ; 0.074 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                         ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X99_Y136_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y136_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.438   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                     ;
;   2.317 ;   0.096 ; RR ; uTco   ; 1      ; FF_X99_Y136_N56     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.364 ;   0.047 ; RR ; CELL   ; 4      ; FF_X99_Y136_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.438 ;   0.074 ; RR ; IC     ; 1      ; FF_X98_Y136_N47     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0|clrn                                                                ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y136_N47     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 2.232   ; 2.232    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                         ;
;   2.487 ;   1.956  ; RR ; IC     ; 1      ; FF_X98_Y136_N47     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y136_N47     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0     ;
;   2.232 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 2.292   ; 0.060    ;    ; uTh    ; 1      ; FF_X98_Y136_N47     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.147 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                               ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.473                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.326                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.228 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.021       ; 90         ; 0.000 ; 1.837 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 30         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.063       ; 28         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 42         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.254       ; 90         ; 0.000 ; 1.981 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.245   ; 2.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.245 ;   1.837 ; RR ; IC     ; 1      ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.473   ; 0.228   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.341 ;   0.096 ; RR ; uTco   ; 1      ; FF_X118_Y133_N25    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.404 ;   0.063 ; RR ; CELL   ; 19     ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[16] ;
;   2.473 ;   0.069 ; RR ; IC     ; 1      ; FF_X119_Y133_N59    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E|clrn                                                             ;
;   2.473 ;   0.000 ; RR ; CELL   ; 1      ; FF_X119_Y133_N59    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 2.257   ; 2.257    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.512 ;   1.981  ; RR ; IC     ; 1      ; FF_X119_Y133_N59    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E|clk ;
;   2.512 ;   0.000  ; RR ; CELL   ; 1      ; FF_X119_Y133_N59    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E     ;
;   2.257 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.326   ; 0.069    ;    ; uTh    ; 1      ; FF_X119_Y133_N59    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.147 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.473                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.326                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.228 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.021       ; 90         ; 0.000 ; 1.837 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 30         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.063       ; 28         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 42         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.254       ; 90         ; 0.000 ; 1.981 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.245   ; 2.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.245 ;   1.837 ; RR ; IC     ; 1      ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.473   ; 0.228   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.341 ;   0.096 ; RR ; uTco   ; 1      ; FF_X118_Y133_N25    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.404 ;   0.063 ; RR ; CELL   ; 19     ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[16] ;
;   2.473 ;   0.069 ; RR ; IC     ; 1      ; FF_X119_Y133_N49    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]|clrn                                                            ;
;   2.473 ;   0.000 ; RR ; CELL   ; 1      ; FF_X119_Y133_N49    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 2.257   ; 2.257    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                            ;
;   2.512 ;   1.981  ; RR ; IC     ; 1      ; FF_X119_Y133_N49    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]|clk ;
;   2.512 ;   0.000  ; RR ; CELL   ; 1      ; FF_X119_Y133_N49    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]     ;
;   2.257 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 2.326   ; 0.069    ;    ; uTh    ; 1      ; FF_X119_Y133_N49    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.147 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.291                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.074       ; 34         ; 0.074 ; 0.074 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                         ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X99_Y136_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y136_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.438   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                     ;
;   2.317 ;   0.096 ; RR ; uTco   ; 1      ; FF_X99_Y136_N56     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.364 ;   0.047 ; RR ; CELL   ; 4      ; FF_X99_Y136_N56     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.438 ;   0.074 ; RR ; IC     ; 1      ; FF_X98_Y136_N17     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask|clrn                                                           ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y136_N17     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                    ;
; 2.232   ; 2.232    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                              ;
;   2.487 ;   1.956  ; RR ; IC   ; 1      ; FF_X98_Y136_N17     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask|clk ;
;   2.487 ;   0.000  ; RR ; CELL ; 1      ; FF_X98_Y136_N17     ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask     ;
;   2.232 ;   -0.255 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                            ;
; 2.291   ; 0.059    ;    ; uTh  ; 1      ; FF_X98_Y136_N17     ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_memdep_kernel_2mm7|thei_llvm_fpga_mem_memdep_kernel_2mm1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|resetn_host_mask     ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.149 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ;
; To Node                         ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.473                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.324                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.149                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.228 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.021       ; 90         ; 0.000 ; 1.837 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 30         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.063       ; 28         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 42         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.254       ; 90         ; 0.000 ; 1.981 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.245   ; 2.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.245 ;   1.837 ; RR ; IC     ; 1      ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                                         ;
;   2.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                             ;
; 2.473   ; 0.228   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.341 ;   0.096 ; RR ; uTco   ; 1      ; FF_X118_Y133_N25    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                                           ;
;   2.404 ;   0.063 ; RR ; CELL   ; 19     ; FF_X118_Y133_N25    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[16]                          ;
;   2.473 ;   0.069 ; RR ; IC     ; 1      ; FF_X119_Y133_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.473 ;   0.000 ; RR ; CELL   ; 1      ; FF_X119_Y133_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.257   ; 2.257    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_2mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7734   ; Boundary Port       ;            ; kernel_2mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.512 ;   1.981  ; RR ; IC     ; 1      ; FF_X119_Y133_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.512 ;   0.000  ; RR ; CELL   ; 1      ; FF_X119_Y133_N55    ; High Speed ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.257 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.324   ; 0.067    ;    ; uTh    ; 1      ; FF_X119_Y133_N55    ;            ; kernel_2mm_inst|kernel_2mm_internal_inst|kernel_2mm_internal|thekernel_2mm_function|thebb_kernel_2mm_B5|thebb_kernel_2mm_B5_stall_region|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm5|thei_llvm_fpga_mem_unnamed_kernel_2mm11_kernel_2mm1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 01:23:06 2023
    Info: System process ID: 211161
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/2mm/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_kernel_2mm".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.261
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -3.261           -5801.761      6117      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.475
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.475            -531.354      2570      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.139
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.139               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -656.309      1314      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 72 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 72
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 5, or 6.9%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 72 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 72
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 2.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 72 synchronizer chains, 15 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 8.59e-05 years or 2.71e+03 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.000504 years or 1.59e+04 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 72
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 15
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.305 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 72 synchronizer chains, 67 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.466 years or 1.47e+07 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 72
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 67
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.667 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2626 megabytes
    Info: Processing ended: Wed Apr  5 01:23:14 2023
    Info: Elapsed time: 00:00:08
    Info: System process ID: 211161


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 387   ; 387  ;
; Unconstrained Input Port Paths  ; 389   ; 389  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[16]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[17]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[18]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[19]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[20]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[21]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[22]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[23]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[24]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[25]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[26]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[27]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[28]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[29]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[30]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[31]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; kernel_2mm_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_alpha[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[16]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[17]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[18]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[19]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[20]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[21]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[22]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[23]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[24]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[25]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[26]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[27]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[28]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[29]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[30]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_beta[31]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_C[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_D[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; kernel_2mm_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_2mm_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.261    ; 0.015 ; -0.475   ; 0.139   ; -0.890              ;
;  clock           ; -3.261    ; 0.015 ; -0.475   ; 0.139   ; -0.890              ;
; Design-wide TNS  ; -5801.761 ; 0.0   ; -531.354 ; 0.0     ; -656.309            ;
;  clock           ; -5801.761 ; 0.000 ; -531.354 ; 0.000   ; -656.309            ;
+------------------+-----------+-------+----------+---------+---------------------+


