Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Thu Jun 23 02:31:24 2016
| Host             : darkin-UX303LN running 64-bit elementary OS Freya
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.759  |
| Dynamic (W)              | 1.599  |
| Device Static (W)        | 0.160  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.7   |
| Junction Temperature (C) | 45.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        5 |       --- |             --- |
| Slice Logic              |     0.011 |    21319 |       --- |             --- |
|   LUT as Logic           |     0.009 |     7140 |     53200 |           13.42 |
|   CARRY4                 |    <0.001 |      534 |     13300 |            4.02 |
|   Register               |    <0.001 |     9128 |    106400 |            8.58 |
|   LUT as Distributed RAM |    <0.001 |      170 |     17400 |            0.98 |
|   F7/F8 Muxes            |    <0.001 |      177 |     53200 |            0.33 |
|   LUT as Shift Register  |    <0.001 |      822 |     17400 |            4.72 |
|   Others                 |     0.000 |     1190 |       --- |             --- |
| Signals                  |     0.014 |    14219 |       --- |             --- |
| Block RAM                |     0.008 |      5.5 |       140 |            3.93 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     1.759 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.081 |       0.065 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                      | Constraint (ns) |
+---------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                                                          | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                    |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                  |            60.0 |
+---------------------------------------------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     1.599 |
|   dbg_hub                                                                   |     0.002 |
|     inst                                                                    |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                  |     0.002 |
|         U_ICON_INTERFACE                                                    |     0.001 |
|           U_CMD1                                                            |    <0.001 |
|           U_CMD2                                                            |    <0.001 |
|           U_CMD3                                                            |    <0.001 |
|           U_CMD4                                                            |    <0.001 |
|           U_CMD5                                                            |    <0.001 |
|           U_CMD6_RD                                                         |    <0.001 |
|             U_RD_FIFO                                                       |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst                         |    <0.001 |
|                 inst_fifo_gen                                               |    <0.001 |
|                   gconvfifo.rf                                              |    <0.001 |
|                     grf.rf                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                         gr1.rfwft                                           |    <0.001 |
|                         gras.rsts                                           |    <0.001 |
|                         rpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                         gwas.wsts                                           |    <0.001 |
|                         wpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.mem                                 |    <0.001 |
|                         gdm.dm                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                  |    <0.001 |
|                           RAM_reg_0_15_12_15                                |    <0.001 |
|                           RAM_reg_0_15_6_11                                 |    <0.001 |
|                       rstblk                                                |    <0.001 |
|           U_CMD6_WR                                                         |    <0.001 |
|             U_WR_FIFO                                                       |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst                         |    <0.001 |
|                 inst_fifo_gen                                               |    <0.001 |
|                   gconvfifo.rf                                              |    <0.001 |
|                     grf.rf                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                         gras.rsts                                           |    <0.001 |
|                         rpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                         gwas.wsts                                           |    <0.001 |
|                         wpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.mem                                 |    <0.001 |
|                         gdm.dm                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                  |    <0.001 |
|                           RAM_reg_0_15_12_15                                |    <0.001 |
|                           RAM_reg_0_15_6_11                                 |    <0.001 |
|                       rstblk                                                |    <0.001 |
|           U_CMD7_CTL                                                        |    <0.001 |
|           U_CMD7_STAT                                                       |    <0.001 |
|           U_STATIC_STATUS                                                   |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                      |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                               |    <0.001 |
|           U_RD_ABORT_FLAG                                                   |    <0.001 |
|           U_RD_REQ_FLAG                                                     |    <0.001 |
|           U_TIMER                                                           |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                       |    <0.001 |
|       CORE_XSDB.U_ICON                                                      |    <0.001 |
|         U_CMD                                                               |    <0.001 |
|         U_STAT                                                              |    <0.001 |
|         U_SYNC                                                              |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                |    <0.001 |
|   design_1_i                                                                |     1.597 |
|     axi_dma_0                                                               |     0.014 |
|       U0                                                                    |     0.014 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                              |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                              |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                     |     0.002 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                            |    <0.001 |
|         I_PRMRY_DATAMOVER                                                   |     0.011 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                 |     0.006 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                     |     0.004 |
|               I_DATA_FIFO                                                   |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                         |     0.004 |
|                     inst_fifo_gen                                           |     0.004 |
|                       gconvfifo.rf                                          |     0.004 |
|                         grf.rf                                              |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                             gr1.gr1_int.rfwft                               |    <0.001 |
|                             grss.gdc.dc                                     |    <0.001 |
|                               gsym_dc.dc                                    |    <0.001 |
|                             grss.rsts                                       |    <0.001 |
|                             rpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                             gwss.wsts                                       |    <0.001 |
|                             wpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                             |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                        |     0.004 |
|                               inst_blk_mem_gen                              |     0.004 |
|                                 gnbram.gnativebmg.native_blk_mem_gen        |     0.004 |
|                                   valid.cstr                                |     0.004 |
|                                     ramloop[0].ram.r                        |     0.004 |
|                                       prim_noinit.ram                       |     0.004 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_ADDR_CNTL                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_CMD_STATUS                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                            |    <0.001 |
|               I_CMD_FIFO                                                    |    <0.001 |
|             I_MSTR_PCC                                                      |    <0.001 |
|               I_STRT_STRB_GEN                                               |    <0.001 |
|             I_RD_DATA_CNTL                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_RD_STATUS_CNTLR                                               |    <0.001 |
|             I_RESET                                                         |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                 |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                           |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                             |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                         |    <0.001 |
|               I_DATA_FIFO                                                   |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                         |    <0.001 |
|                     inst_fifo_gen                                           |    <0.001 |
|                       gconvfifo.rf                                          |    <0.001 |
|                         grf.rf                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                             gr1.gr1_int.rfwft                               |    <0.001 |
|                             grss.rsts                                       |    <0.001 |
|                             rpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                             gwss.wsts                                       |    <0.001 |
|                             wpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                             |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                        |    <0.001 |
|                               inst_blk_mem_gen                              |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen        |    <0.001 |
|                                   valid.cstr                                |    <0.001 |
|                                     ramloop[0].ram.r                        |    <0.001 |
|                                       prim_noinit.ram                       |    <0.001 |
|               I_XD_FIFO                                                     |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                             |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                         |    <0.001 |
|                     inst_fifo_gen                                           |    <0.001 |
|                       gconvfifo.rf                                          |    <0.001 |
|                         grf.rf                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                             grhf.rhf                                        |    <0.001 |
|                             grss.gdc.dc                                     |    <0.001 |
|                               gsym_dc.dc                                    |    <0.001 |
|                             grss.rsts                                       |    <0.001 |
|                             rpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                             gwss.wsts                                       |    <0.001 |
|                             wpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                             |    <0.001 |
|                             gdm.dm_gen.dm                                   |    <0.001 |
|                               RAM_reg_0_7_0_5                               |    <0.001 |
|                               RAM_reg_0_7_6_8                               |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                           |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                          |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                            |    <0.001 |
|                 I_MSSAI_SKID_BUF                                            |    <0.001 |
|                 I_TSTRB_FIFO                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                               |    <0.001 |
|                       DYNSHREG_F_I                                          |    <0.001 |
|                 SLICE_INSERTION                                             |    <0.001 |
|               I_DRE_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_ADDR_CNTL                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_CMD_STATUS                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                            |    <0.001 |
|               I_CMD_FIFO                                                    |    <0.001 |
|             I_RESET                                                         |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                            |    <0.001 |
|             I_WR_DATA_CNTL                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_WR_STATUS_CNTLR                                               |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|               I_WRESP_STATUS_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|         I_RST_MODULE                                                        |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                        |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                        |    <0.001 |
|           REG_HRD_RST                                                       |    <0.001 |
|           REG_HRD_RST_OUT                                                   |    <0.001 |
|     axi_mem_intercon                                                        |     0.005 |
|       m00_couplers                                                          |     0.002 |
|         auto_pc                                                             |     0.002 |
|           inst                                                              |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                    |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                           |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                     |    <0.001 |
|                   inst                                                      |    <0.001 |
|                     fifo_gen_inst                                           |    <0.001 |
|                       inst_fifo_gen                                         |    <0.001 |
|                         gconvfifo.rf                                        |    <0.001 |
|                           grf.rf                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                               gr1.gr1_int.rfwft                             |    <0.001 |
|                               grss.rsts                                     |    <0.001 |
|                               rpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                               gwss.wsts                                     |    <0.001 |
|                               wpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                           |    <0.001 |
|                               gdm.dm_gen.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                            |    <0.001 |
|                             rstblk                                          |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                     |    <0.001 |
|                 USE_BURSTS.cmd_queue                                        |    <0.001 |
|                   inst                                                      |    <0.001 |
|                     fifo_gen_inst                                           |    <0.001 |
|                       inst_fifo_gen                                         |    <0.001 |
|                         gconvfifo.rf                                        |    <0.001 |
|                           grf.rf                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                               gr1.gr1_int.rfwft                             |    <0.001 |
|                               grss.rsts                                     |    <0.001 |
|                               rpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                               gwss.wsts                                     |    <0.001 |
|                               wpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                           |    <0.001 |
|                               gdm.dm_gen.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                            |    <0.001 |
|                             rstblk                                          |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                   |    <0.001 |
|                   inst                                                      |    <0.001 |
|                     fifo_gen_inst                                           |    <0.001 |
|                       inst_fifo_gen                                         |    <0.001 |
|                         gconvfifo.rf                                        |    <0.001 |
|                           grf.rf                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                               gr1.gr1_int.rfwft                             |    <0.001 |
|                               grss.rsts                                     |    <0.001 |
|                               rpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                               gwss.wsts                                     |    <0.001 |
|                               wpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                           |    <0.001 |
|                               gdm.dm_gen.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                            |    <0.001 |
|                             rstblk                                          |    <0.001 |
|               USE_WRITE.write_data_inst                                     |    <0.001 |
|       s00_couplers                                                          |     0.001 |
|         auto_us                                                             |     0.001 |
|           inst                                                              |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                   |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst        |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                |    <0.001 |
|               USE_READ.read_addr_inst                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                     |    <0.001 |
|               si_register_slice_inst                                        |    <0.001 |
|                 ar_pipe                                                     |    <0.001 |
|       s01_couplers                                                          |    <0.001 |
|         auto_us                                                             |    <0.001 |
|           inst                                                              |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                   |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst              |    <0.001 |
|               USE_WRITE.write_addr_inst                                     |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                     |    <0.001 |
|               si_register_slice_inst                                        |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|       xbar                                                                  |     0.001 |
|         inst                                                                |     0.001 |
|           gen_samd.crossbar_samd                                            |     0.001 |
|             addr_arbiter_ar                                                 |    <0.001 |
|             addr_arbiter_aw                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             splitter_aw_mi                                                  |    <0.001 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|         TC_CORE_I                                                           |     0.003 |
|           COUNTER_0_I                                                       |    <0.001 |
|             COUNTER_I                                                       |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           READ_MUX_I                                                        |     0.000 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     doImgProc_0                                                             |     0.010 |
|       U0                                                                    |     0.010 |
|         doImgProc_CRTL_BUS_s_axi_U                                          |    <0.001 |
|         doImgProc_KERNEL_BUS_s_axi_U                                        |     0.003 |
|           int_kernel                                                        |     0.003 |
|         lineBuff_val_0_U                                                    |    <0.001 |
|           doImgProc_lineBuff_val_0_ram_U                                    |    <0.001 |
|         lineBuff_val_1_U                                                    |    <0.001 |
|           doImgProc_lineBuff_val_0_ram_U                                    |    <0.001 |
|         lineBuff_val_2_U                                                    |    <0.001 |
|           doImgProc_lineBuff_val_0_ram_U                                    |    <0.001 |
|     ila_0                                                                   |     0.025 |
|       U0                                                                    |     0.025 |
|         ila_core_inst                                                       |     0.025 |
|           ADV_TRIG.u_adv_trig                                               |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_0_2                                    |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_12_14                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_15_17                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_18_20                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_21_23                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_3_5                                    |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_6_8                                    |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_9_11                                   |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_0_2                                  |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_12_14                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_15_17                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_18_20                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_21_23                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_3_5                                  |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_6_8                                  |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_9_11                                 |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_0_2                                    |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_12_14                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_15_17                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_18_20                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_21_23                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_3_5                                    |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_6_8                                    |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_9_11                                   |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_0_2                                  |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_12_14                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_15_17                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_18_20                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_21_23                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_3_5                                  |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_6_8                                  |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_9_11                                 |    <0.001 |
|           ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                          |    <0.001 |
|           COUNTER.u_count                                                   |    <0.001 |
|             G_COUNTER[0].U_COUNTER                                          |    <0.001 |
|             G_COUNTER[1].U_COUNTER                                          |    <0.001 |
|             G_COUNTER[2].U_COUNTER                                          |    <0.001 |
|             G_COUNTER[3].U_COUNTER                                          |    <0.001 |
|           ila_trace_memory_inst                                             |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |    <0.001 |
|               inst_blk_mem_gen                                              |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                   valid.cstr                                                |    <0.001 |
|                     ramloop[0].ram.r                                        |    <0.001 |
|                       prim_noinit.ram                                       |    <0.001 |
|           u_ila_cap_ctrl                                                    |    <0.001 |
|             U_CDONE                                                         |    <0.001 |
|             U_NS0                                                           |    <0.001 |
|             U_NS1                                                           |    <0.001 |
|             u_cap_addrgen                                                   |    <0.001 |
|               U_CMPRESET                                                    |    <0.001 |
|               u_cap_sample_counter                                          |    <0.001 |
|                 U_SCE                                                       |    <0.001 |
|                 U_SCMPCE                                                    |    <0.001 |
|                 U_SCRST                                                     |    <0.001 |
|                 u_scnt_cmp                                                  |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |    <0.001 |
|                         u_srlB                                              |    <0.001 |
|                         u_srlC                                              |    <0.001 |
|                         u_srlD                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |    <0.001 |
|                         u_srlB                                              |    <0.001 |
|                         u_srlC                                              |    <0.001 |
|                         u_srlD                                              |    <0.001 |
|               u_cap_window_counter                                          |    <0.001 |
|                 U_WCE                                                       |    <0.001 |
|                 U_WHCMPCE                                                   |    <0.001 |
|                 U_WLCMPCE                                                   |    <0.001 |
|                 u_wcnt_hcmp                                                 |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |    <0.001 |
|                         u_srlB                                              |    <0.001 |
|                         u_srlC                                              |    <0.001 |
|                         u_srlD                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |    <0.001 |
|                         u_srlB                                              |    <0.001 |
|                         u_srlC                                              |    <0.001 |
|                         u_srlD                                              |    <0.001 |
|                 u_wcnt_lcmp                                                 |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |    <0.001 |
|                         u_srlB                                              |    <0.001 |
|                         u_srlC                                              |    <0.001 |
|                         u_srlD                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |    <0.001 |
|                         u_srlB                                              |    <0.001 |
|                         u_srlC                                              |    <0.001 |
|                         u_srlD                                              |    <0.001 |
|           u_ila_regs                                                        |     0.017 |
|             ADV_TRIG_STREAM.reg_stream_ffc                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             ADV_TRIG_STREAM_READBACK.reg_stream_ffb                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             CNT.CNT_SRL[0].cnt_srl_reg                                      |    <0.001 |
|             CNT.CNT_SRL[1].cnt_srl_reg                                      |    <0.001 |
|             CNT.CNT_SRL[2].cnt_srl_reg                                      |    <0.001 |
|             CNT.CNT_SRL[3].cnt_srl_reg                                      |    <0.001 |
|             MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                           |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                            |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                            |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                     |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[10].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[11].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[12].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[13].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[14].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[15].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[16].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[17].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[18].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[19].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[1].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[20].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[21].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[22].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[23].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[24].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[25].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[26].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[27].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[28].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[29].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[2].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[30].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[31].tc_srl_reg                                           |    <0.001 |
|             TC_SRL[3].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[4].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[5].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[6].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[7].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[8].tc_srl_reg                                            |    <0.001 |
|             TC_SRL[9].tc_srl_reg                                            |    <0.001 |
|             U_XSDB_SLAVE                                                    |     0.004 |
|             reg_15                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_16                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_17                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_18                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_19                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_1a                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_6                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_7                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_8                                                           |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_80                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_81                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_82                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_83                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_84                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_85                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_887                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_88d                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_88f                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_890                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_892                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_9                                                           |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             reg_srl_fff                                                     |    <0.001 |
|             reg_stream_ffd                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|             reg_stream_ffe                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           u_ila_reset_ctrl                                                  |    <0.001 |
|             arm_detection_inst                                              |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|             halt_detection_inst                                             |    <0.001 |
|           u_trig                                                            |     0.004 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[10].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[11].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[12].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[13].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[14].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[15].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[16].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[17].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[18].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[19].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[1].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[20].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[21].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[22].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[23].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[24].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[25].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[26].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[27].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[28].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[29].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[2].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[30].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[31].U_TC                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[3].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[4].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[5].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[6].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[7].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[8].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[9].U_TC                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                 DUT                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                     u_srlA                                                  |    <0.001 |
|                     u_srlB                                                  |    <0.001 |
|                     u_srlC                                                  |    <0.001 |
|                     u_srlD                                                  |    <0.001 |
|             U_TM                                                            |     0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                   DUT                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                       u_srlA                                                |    <0.001 |
|                       u_srlB                                                |    <0.001 |
|                       u_srlC                                                |    <0.001 |
|                       u_srlD                                                |    <0.001 |
|           xsdb_memory_read_inst                                             |    <0.001 |
|     processing_system7_0                                                    |     1.535 |
|       inst                                                                  |     1.535 |
|     processing_system7_0_axi_periph                                         |     0.005 |
|       s00_couplers                                                          |     0.004 |
|         auto_pc                                                             |     0.004 |
|           inst                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.004 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_processing_system7_0_100M                                           |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


