/* Write the SystemVerilog code to: 
a) Declare a 2-state array, my_array, that holds four 12-bit values 
b) initialize my_array so that: 
i. my_array[0] = 12’h012 
ii. my_array[1] = 12’h345, 
iii. my_array[2] = 12’h678, 
iv. my_array[3] = 12’h9AB; 
c) Traverse my_array and print out bits [5:4] of each 12-bit element I. Using a for loop 
II. Using a foreach loop
*/

module array;
  bit [11:0]my_array[4];
  initial begin
    my_array[0]=12'h012;
    my_array[1]=12'h345;
    my_array[2]=12'h678;
    my_array[3]=12'h9AB;
    
    for(int i=0;i<4;i++)begin
      $display("my_array[%0d][5:4]=%b",i,my_array[i][5:4]);  
    end
    
    foreach(my_array[i])begin
      $display("my_array[%0d][5:4]=%b",i,my_array[i][5:4]);  
    end
    
  end
endmodule
    
/* output:
//for loop 
my_array[0][5:4]=01
my_array[1][5:4]=00
my_array[2][5:4]=11
my_array[3][5:4]=10
//foreach loop
my_array[0][5:4]=01
my_array[1][5:4]=00
my_array[2][5:4]=11
my_array[3][5:4]=10
*/
