Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 79af4e2834ed4d0f9a63eb57b08c82e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_behav xil_defaultlib.t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/第七学期/计算机组织与系统结构实习/lab1.2/答疑/lab1.2仿真测试代码示例/bpu.v" Line 1. Module bpu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bpu
Compiling module xil_defaultlib.t
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_behav
