# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM main\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-11-10 08:42+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUUsage.rst:3
msgid "User Guide for AMDGPU Backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:34
msgid "Introduction"
msgstr ""

#: ../../../AMDGPUUsage.rst:36
msgid ""
"The AMDGPU backend provides ISA code generation for AMD GPUs, starting with "
"the R600 family up until the current GCN families. It lives in the ``llvm/"
"lib/Target/AMDGPU`` directory."
msgstr ""

#: ../../../AMDGPUUsage.rst:41
msgid "LLVM"
msgstr ""

#: ../../../AMDGPUUsage.rst:46
msgid "Target Triples"
msgstr ""

#: ../../../AMDGPUUsage.rst:48
msgid ""
"Use the Clang option ``-target <Architecture>-<Vendor>-<OS>-<Environment>`` "
"to specify the target triple:"
msgstr ""

#: ../../../AMDGPUUsage.rst:51
msgid "AMDGPU Architectures"
msgstr ""

#: ../../../AMDGPUUsage.rst:55 ../../../AMDGPUUsage.rst:19861
msgid "Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:55 ../../../AMDGPUUsage.rst:65
#: ../../../AMDGPUUsage.rst:75 ../../../AMDGPUUsage.rst:99
#: ../../../AMDGPUUsage.rst:733 ../../../AMDGPUUsage.rst:1090
#: ../../../AMDGPUUsage.rst:1239 ../../../AMDGPUUsage.rst:1760
#: ../../../AMDGPUUsage.rst:1991 ../../../AMDGPUUsage.rst:2130
#: ../../../AMDGPUUsage.rst:2318 ../../../AMDGPUUsage.rst:2345
#: ../../../AMDGPUUsage.rst:2380 ../../../AMDGPUUsage.rst:2407
#: ../../../AMDGPUUsage.rst:2622 ../../../AMDGPUUsage.rst:2788
#: ../../../AMDGPUUsage.rst:2829 ../../../AMDGPUUsage.rst:3058
#: ../../../AMDGPUUsage.rst:3836 ../../../AMDGPUUsage.rst:3944
#: ../../../AMDGPUUsage.rst:3988 ../../../AMDGPUUsage.rst:4025
#: ../../../AMDGPUUsage.rst:4066 ../../../AMDGPUUsage.rst:4265
#: ../../../AMDGPUUsage.rst:4368 ../../../AMDGPUUsage.rst:4413
#: ../../../AMDGPUUsage.rst:4597 ../../../AMDGPUUsage.rst:4810
#: ../../../AMDGPUUsage.rst:4842 ../../../AMDGPUUsage.rst:4856
#: ../../../AMDGPUUsage.rst:4870 ../../../AMDGPUUsage.rst:4890
#: ../../../AMDGPUUsage.rst:5005 ../../../AMDGPUUsage.rst:5206
#: ../../../AMDGPUUsage.rst:5377 ../../../AMDGPUUsage.rst:5698
#: ../../../AMDGPUUsage.rst:5894 ../../../AMDGPUUsage.rst:5917
#: ../../../AMDGPUUsage.rst:5969 ../../../AMDGPUUsage.rst:6018
#: ../../../AMDGPUUsage.rst:6048 ../../../AMDGPUUsage.rst:6066
#: ../../../AMDGPUUsage.rst:6107 ../../../AMDGPUUsage.rst:6199
#: ../../../AMDGPUUsage.rst:6220 ../../../AMDGPUUsage.rst:18743
#: ../../../AMDGPUUsage.rst:18783 ../../../AMDGPUUsage.rst:18825
#: ../../../AMDGPUUsage.rst:19305 ../../../AMDGPUUsage.rst:19320
#: ../../../AMDGPUUsage.rst:19391 ../../../AMDGPUUsage.rst:19407
#: ../../../AMDGPUUsage.rst:19431 ../../../AMDGPUUsage.rst:19448
#: ../../../AMDGPUUsage.rst:19483 ../../../AMDGPUUsage.rst:19496
#: ../../../AMDGPUUsage.rst:19518 ../../../AMDGPUUsage.rst:19575
#: ../../../AMDGPUUsage.rst:19671 ../../../AMDGPUUsage.rst:19808
#: ../../../AMDGPUUsage.rst:20421
msgid "Description"
msgstr ""

#: ../../../AMDGPUUsage.rst:57 ../../../AMDGPUUsage.rst:137
#: ../../../AMDGPUUsage.rst:142 ../../../AMDGPUUsage.rst:147
#: ../../../AMDGPUUsage.rst:152 ../../../AMDGPUUsage.rst:159
#: ../../../AMDGPUUsage.rst:164 ../../../AMDGPUUsage.rst:169
#: ../../../AMDGPUUsage.rst:176 ../../../AMDGPUUsage.rst:181
#: ../../../AMDGPUUsage.rst:186 ../../../AMDGPUUsage.rst:191
#: ../../../AMDGPUUsage.rst:196 ../../../AMDGPUUsage.rst:203
#: ../../../AMDGPUUsage.rst:208 ../../../AMDGPUUsage.rst:213
#: ../../../AMDGPUUsage.rst:218 ../../../AMDGPUUsage.rst:2443
msgid "``r600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:57
msgid "AMD GPUs HD2XXX-HD6XXX for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:58 ../../../AMDGPUUsage.rst:225
#: ../../../AMDGPUUsage.rst:230 ../../../AMDGPUUsage.rst:235
#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:273
#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:300
#: ../../../AMDGPUUsage.rst:303 ../../../AMDGPUUsage.rst:309
#: ../../../AMDGPUUsage.rst:312 ../../../AMDGPUUsage.rst:315
#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:329
#: ../../../AMDGPUUsage.rst:336 ../../../AMDGPUUsage.rst:339
#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:350
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:368 ../../../AMDGPUUsage.rst:382
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:398
#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:406
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:418
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:461 ../../../AMDGPUUsage.rst:468
#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:482
#: ../../../AMDGPUUsage.rst:491 ../../../AMDGPUUsage.rst:498
#: ../../../AMDGPUUsage.rst:505 ../../../AMDGPUUsage.rst:512
#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:528
#: ../../../AMDGPUUsage.rst:535 ../../../AMDGPUUsage.rst:547
#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:624
#: ../../../AMDGPUUsage.rst:633 ../../../AMDGPUUsage.rst:663
msgid "``amdgcn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:58
msgid "AMD GPUs GCN GFX6 onwards for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:61
msgid "AMDGPU Vendors"
msgstr ""

#: ../../../AMDGPUUsage.rst:65
msgid "Vendor"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "``amd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "Can be used for all AMD GPU usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:68
msgid "``mesa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:68
msgid "Can be used if the OS is ``mesa3d``."
msgstr ""

#: ../../../AMDGPUUsage.rst:71
msgid "AMDGPU Operating Systems"
msgstr ""

#: ../../../AMDGPUUsage.rst:75
msgid "OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:77 ../../../AMDGPUUsage.rst:101
msgid "*<empty>*"
msgstr ""

#: ../../../AMDGPUUsage.rst:77
msgid "Defaults to the *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:78
msgid "``amdhsa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:78
msgid "Compute kernels executed on HSA [HSA]_ compatible runtimes such as:"
msgstr ""

#: ../../../AMDGPUUsage.rst:81
msgid ""
"AMD's ROCmâ„¢ runtime [AMD-ROCm]_ using the *rocm-amdhsa* loader on Linux. See "
"*AMD ROCm Platform Release Notes* [AMD-ROCm-Release-Notes]_ for supported "
"hardware and software."
msgstr ""

#: ../../../AMDGPUUsage.rst:85
msgid "AMD's PAL runtime using the *pal-amdhsa* loader on Windows."
msgstr ""

#: ../../../AMDGPUUsage.rst:88
msgid "``amdpal``"
msgstr ""

#: ../../../AMDGPUUsage.rst:88
msgid ""
"Graphic shaders and compute kernels executed on AMD's PAL runtime using the "
"*pal-amdpal* loader on Windows and Linux Pro."
msgstr ""

#: ../../../AMDGPUUsage.rst:91
msgid "``mesa3d``"
msgstr ""

#: ../../../AMDGPUUsage.rst:91
msgid ""
"Graphic shaders and compute kernels executed on AMD's Mesa 3D runtime using "
"the *mesa-mesa3d* loader on Linux."
msgstr ""

#: ../../../AMDGPUUsage.rst:95
msgid "AMDGPU Environments"
msgstr ""

#: ../../../AMDGPUUsage.rst:99
msgid "Environment"
msgstr ""

#: ../../../AMDGPUUsage.rst:101
msgid "Default."
msgstr ""

#: ../../../AMDGPUUsage.rst:107
msgid "Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:109
msgid ""
"Use the Clang options ``-mcpu=<target-id>`` or ``--offload-arch=<target-"
"id>`` to specify the AMDGPU processor together with optional target "
"features. See :ref:`amdgpu-target-id` and :ref:`amdgpu-target-features` for "
"AMD GPU target specific information."
msgstr ""

#: ../../../AMDGPUUsage.rst:114
msgid ""
"Every processor supports every OS ABI (see :ref:`amdgpu-os`) with the "
"following exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:116
msgid ""
"``amdhsa`` is not supported in ``r600`` architecture (see :ref:`amdgpu-"
"architecture-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:119
msgid "AMDGPU Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "Alternative Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Target Triple Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "dGPU/ APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Target Features Supported"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Target Properties"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid ""
"OS Support *(see* `amdgpu-os`_ *and corresponding runtime release notes for "
"current information and level of support)*"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "Example Products"
msgstr ""

#: ../../../AMDGPUUsage.rst:135
msgid "**Radeon HD 2000/3000 Series (R600)** [AMD-RADEON-HD-2000-3000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:137 ../../../AMDGPUUsage.rst:142
#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:152
#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:164
#: ../../../AMDGPUUsage.rst:169 ../../../AMDGPUUsage.rst:176
#: ../../../AMDGPUUsage.rst:181 ../../../AMDGPUUsage.rst:186
#: ../../../AMDGPUUsage.rst:191 ../../../AMDGPUUsage.rst:196
#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:208
#: ../../../AMDGPUUsage.rst:213 ../../../AMDGPUUsage.rst:218
#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:230
#: ../../../AMDGPUUsage.rst:235 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:269
#: ../../../AMDGPUUsage.rst:300 ../../../AMDGPUUsage.rst:303
#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:329
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:346
#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:382 ../../../AMDGPUUsage.rst:389
#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:418
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:461
#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:475
#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:528
msgid "dGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:137 ../../../AMDGPUUsage.rst:142
#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:152
#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:164
#: ../../../AMDGPUUsage.rst:169 ../../../AMDGPUUsage.rst:176
#: ../../../AMDGPUUsage.rst:181 ../../../AMDGPUUsage.rst:186
#: ../../../AMDGPUUsage.rst:191 ../../../AMDGPUUsage.rst:196
#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:208
#: ../../../AMDGPUUsage.rst:213 ../../../AMDGPUUsage.rst:218
#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:230
#: ../../../AMDGPUUsage.rst:235
msgid "Does not support generic address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:142 ../../../AMDGPUUsage.rst:2444
msgid "``r630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:2445
msgid "``rs880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:152 ../../../AMDGPUUsage.rst:2446
msgid "``rv670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:157
msgid "**Radeon HD 4000 Series (R700)** [AMD-RADEON-HD-4000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:2447
msgid "``rv710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:164 ../../../AMDGPUUsage.rst:2448
msgid "``rv730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:169 ../../../AMDGPUUsage.rst:2449
msgid "``rv770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:174
msgid "**Radeon HD 5000 Series (Evergreen)** [AMD-RADEON-HD-5000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:176 ../../../AMDGPUUsage.rst:2450
msgid "``cedar``"
msgstr ""

#: ../../../AMDGPUUsage.rst:181 ../../../AMDGPUUsage.rst:2451
msgid "``cypress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:186 ../../../AMDGPUUsage.rst:2452
msgid "``juniper``"
msgstr ""

#: ../../../AMDGPUUsage.rst:191 ../../../AMDGPUUsage.rst:2453
msgid "``redwood``"
msgstr ""

#: ../../../AMDGPUUsage.rst:196 ../../../AMDGPUUsage.rst:2454
msgid "``sumo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:201
msgid "**Radeon HD 6000 Series (Northern Islands)** [AMD-RADEON-HD-6000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:2455
msgid "``barts``"
msgstr ""

#: ../../../AMDGPUUsage.rst:208 ../../../AMDGPUUsage.rst:2456
msgid "``caicos``"
msgstr ""

#: ../../../AMDGPUUsage.rst:213 ../../../AMDGPUUsage.rst:2457
msgid "``cayman``"
msgstr ""

#: ../../../AMDGPUUsage.rst:218 ../../../AMDGPUUsage.rst:2458
msgid "``turks``"
msgstr ""

#: ../../../AMDGPUUsage.rst:223
msgid "**GCN GFX6 (Southern Islands (SI))** [AMD-GCN-GFX6]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:2461
#: ../../../AMDGPUUsage.rst:2744
msgid "``gfx600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:225
msgid "``tahiti``"
msgstr ""

#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:230
#: ../../../AMDGPUUsage.rst:235 ../../../AMDGPUUsage.rst:244
#: ../../../AMDGPUUsage.rst:254 ../../../AMDGPUUsage.rst:258
#: ../../../AMDGPUUsage.rst:261 ../../../AMDGPUUsage.rst:270
#: ../../../AMDGPUUsage.rst:274 ../../../AMDGPUUsage.rst:284
#: ../../../AMDGPUUsage.rst:302 ../../../AMDGPUUsage.rst:305
#: ../../../AMDGPUUsage.rst:311 ../../../AMDGPUUsage.rst:314
#: ../../../AMDGPUUsage.rst:317 ../../../AMDGPUUsage.rst:322
#: ../../../AMDGPUUsage.rst:331 ../../../AMDGPUUsage.rst:338
#: ../../../AMDGPUUsage.rst:341 ../../../AMDGPUUsage.rst:348
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:368
#: ../../../AMDGPUUsage.rst:400 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:408 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:420 ../../../AMDGPUUsage.rst:425
#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:461
msgid "*pal-amdpal*"
msgstr ""

#: ../../../AMDGPUUsage.rst:230 ../../../AMDGPUUsage.rst:2462
#: ../../../AMDGPUUsage.rst:2745
msgid "``gfx601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:230
msgid "``pitcairn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:231
msgid "``verde``"
msgstr ""

#: ../../../AMDGPUUsage.rst:235 ../../../AMDGPUUsage.rst:2487
#: ../../../AMDGPUUsage.rst:2746
msgid "``gfx602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:235
msgid "``hainan``"
msgstr ""

#: ../../../AMDGPUUsage.rst:236
msgid "``oland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:240
msgid "**GCN GFX7 (Sea Islands (CI))** [AMD-GCN-GFX7]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:2463
#: ../../../AMDGPUUsage.rst:2747
msgid "``gfx700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:242
msgid "``kaveri``"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:282
#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:368
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:491
#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:505
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:535
#: ../../../AMDGPUUsage.rst:547
msgid "APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:273
#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:300
#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:320
msgid "Offset flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:282
#: ../../../AMDGPUUsage.rst:300 ../../../AMDGPUUsage.rst:303
#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:320
#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:346
#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:362 ../../../AMDGPUUsage.rst:363
#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:418 ../../../AMDGPUUsage.rst:423
#: ../../../AMDGPUUsage.rst:426
msgid "*rocm-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:243 ../../../AMDGPUUsage.rst:253
#: ../../../AMDGPUUsage.rst:257 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:273
#: ../../../AMDGPUUsage.rst:283 ../../../AMDGPUUsage.rst:301
#: ../../../AMDGPUUsage.rst:304 ../../../AMDGPUUsage.rst:310
#: ../../../AMDGPUUsage.rst:313 ../../../AMDGPUUsage.rst:316
#: ../../../AMDGPUUsage.rst:321 ../../../AMDGPUUsage.rst:330
#: ../../../AMDGPUUsage.rst:337 ../../../AMDGPUUsage.rst:340
#: ../../../AMDGPUUsage.rst:347 ../../../AMDGPUUsage.rst:399
#: ../../../AMDGPUUsage.rst:403 ../../../AMDGPUUsage.rst:407
#: ../../../AMDGPUUsage.rst:410 ../../../AMDGPUUsage.rst:419
#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:427
msgid "*pal-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:242
msgid "A6-7000"
msgstr ""

#: ../../../AMDGPUUsage.rst:243
msgid "A6 Pro-7050B"
msgstr ""

#: ../../../AMDGPUUsage.rst:244
msgid "A8-7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:245
msgid "A8 Pro-7150B"
msgstr ""

#: ../../../AMDGPUUsage.rst:246
msgid "A10-7300"
msgstr ""

#: ../../../AMDGPUUsage.rst:247
msgid "A10 Pro-7350B"
msgstr ""

#: ../../../AMDGPUUsage.rst:248
msgid "FX-7500"
msgstr ""

#: ../../../AMDGPUUsage.rst:249
msgid "A8-7200P"
msgstr ""

#: ../../../AMDGPUUsage.rst:250
msgid "A10-7400P"
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid "FX-7600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:252 ../../../AMDGPUUsage.rst:2464
#: ../../../AMDGPUUsage.rst:2748
msgid "``gfx701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:252
msgid "``hawaii``"
msgstr ""

#: ../../../AMDGPUUsage.rst:252
msgid "FirePro W8100"
msgstr ""

#: ../../../AMDGPUUsage.rst:253
msgid "FirePro W9100"
msgstr ""

#: ../../../AMDGPUUsage.rst:254
msgid "FirePro S9150"
msgstr ""

#: ../../../AMDGPUUsage.rst:255
msgid "FirePro S9170"
msgstr ""

#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:2465
#: ../../../AMDGPUUsage.rst:2749
msgid "``gfx702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:256
msgid "Radeon R9 290"
msgstr ""

#: ../../../AMDGPUUsage.rst:257
msgid "Radeon R9 290x"
msgstr ""

#: ../../../AMDGPUUsage.rst:258
msgid "Radeon R390"
msgstr ""

#: ../../../AMDGPUUsage.rst:259
msgid "Radeon R390x"
msgstr ""

#: ../../../AMDGPUUsage.rst:260 ../../../AMDGPUUsage.rst:2466
#: ../../../AMDGPUUsage.rst:2750
msgid "``gfx703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "``kabini``"
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "``mullins``"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "E1-2100"
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "E1-2200"
msgstr ""

#: ../../../AMDGPUUsage.rst:262
msgid "E1-2500"
msgstr ""

#: ../../../AMDGPUUsage.rst:263
msgid "E2-3000"
msgstr ""

#: ../../../AMDGPUUsage.rst:264
msgid "E2-3800"
msgstr ""

#: ../../../AMDGPUUsage.rst:265
msgid "A4-5000"
msgstr ""

#: ../../../AMDGPUUsage.rst:266
msgid "A4-5100"
msgstr ""

#: ../../../AMDGPUUsage.rst:267
msgid "A6-5200"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "A4 Pro-3340B"
msgstr ""

#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:2467
#: ../../../AMDGPUUsage.rst:2751
msgid "``gfx704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:269
msgid "``bonaire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:269
msgid "Radeon HD 7790"
msgstr ""

#: ../../../AMDGPUUsage.rst:270
msgid "Radeon HD 8770"
msgstr ""

#: ../../../AMDGPUUsage.rst:271
msgid "R7 260"
msgstr ""

#: ../../../AMDGPUUsage.rst:272
msgid "R7 260X"
msgstr ""

#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:2488
#: ../../../AMDGPUUsage.rst:2752
msgid "``gfx705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:320
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:354
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:468
#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:482
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:535
#: ../../../AMDGPUUsage.rst:547
msgid "*TBA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:275 ../../../AMDGPUUsage.rst:322
#: ../../../AMDGPUUsage.rst:341 ../../../AMDGPUUsage.rst:356
#: ../../../AMDGPUUsage.rst:391 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:435
#: ../../../AMDGPUUsage.rst:441 ../../../AMDGPUUsage.rst:448
#: ../../../AMDGPUUsage.rst:454 ../../../AMDGPUUsage.rst:470
#: ../../../AMDGPUUsage.rst:477 ../../../AMDGPUUsage.rst:484
#: ../../../AMDGPUUsage.rst:493 ../../../AMDGPUUsage.rst:500
#: ../../../AMDGPUUsage.rst:507 ../../../AMDGPUUsage.rst:514
#: ../../../AMDGPUUsage.rst:537 ../../../AMDGPUUsage.rst:549
#: ../../../AMDGPUUsage.rst:1565 ../../../AMDGPUUsage.rst:1577
#: ../../../AMDGPUUsage.rst:2854 ../../../AMDGPUUsage.rst:3714
#: ../../../AMDGPUUsage.rst:3720 ../../../AMDGPUUsage.rst:3802
#: ../../../AMDGPUUsage.rst:3925 ../../../AMDGPUUsage.rst:4192
#: ../../../AMDGPUUsage.rst:4211 ../../../AMDGPUUsage.rst:4252
#: ../../../AMDGPUUsage.rst:4726 ../../../AMDGPUUsage.rst:4745
#: ../../../AMDGPUUsage.rst:4786 ../../../AMDGPUUsage.rst:18701
#: ../../../AMDGPUUsage.rst:18892 ../../../AMDGPUUsage.rst:19023
#: ../../../AMDGPUUsage.rst:19065 ../../../AMDGPUUsage.rst:19077
#: ../../../AMDGPUUsage.rst:19090 ../../../AMDGPUUsage.rst:19162
#: ../../../AMDGPUUsage.rst:19174 ../../../AMDGPUUsage.rst:19188
#: ../../../AMDGPUUsage.rst:19244 ../../../AMDGPUUsage.rst:19248
msgid "Todo"
msgstr ""

#: ../../../AMDGPUUsage.rst:277 ../../../AMDGPUUsage.rst:324
#: ../../../AMDGPUUsage.rst:343 ../../../AMDGPUUsage.rst:358
#: ../../../AMDGPUUsage.rst:393 ../../../AMDGPUUsage.rst:413
#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:449
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:472
#: ../../../AMDGPUUsage.rst:479 ../../../AMDGPUUsage.rst:486
#: ../../../AMDGPUUsage.rst:495 ../../../AMDGPUUsage.rst:502
#: ../../../AMDGPUUsage.rst:509 ../../../AMDGPUUsage.rst:516
#: ../../../AMDGPUUsage.rst:539 ../../../AMDGPUUsage.rst:551
msgid "Add product names."
msgstr ""

#: ../../../AMDGPUUsage.rst:280
msgid "**GCN GFX8 (Volcanic Islands (VI))** [AMD-GCN-GFX8]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:2469
msgid "``gfx801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:282
msgid "``carrizo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:320
#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:347
#: ../../../AMDGPUUsage.rst:351 ../../../AMDGPUUsage.rst:354
#: ../../../AMDGPUUsage.rst:363 ../../../AMDGPUUsage.rst:368
#: ../../../AMDGPUUsage.rst:384 ../../../AMDGPUUsage.rst:391
#: ../../../AMDGPUUsage.rst:400 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:408 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:601
#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:764
msgid "xnack"
msgstr ""

#: ../../../AMDGPUUsage.rst:282
msgid "A6-8500P"
msgstr ""

#: ../../../AMDGPUUsage.rst:283
msgid "Pro A6-8500B"
msgstr ""

#: ../../../AMDGPUUsage.rst:284
msgid "A8-8600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:285
msgid "Pro A8-8600B"
msgstr ""

#: ../../../AMDGPUUsage.rst:286
msgid "FX-8800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:287
msgid "Pro A12-8800B"
msgstr ""

#: ../../../AMDGPUUsage.rst:288
msgid "A10-8700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:289
msgid "Pro A10-8700B"
msgstr ""

#: ../../../AMDGPUUsage.rst:290
msgid "A10-8780P"
msgstr ""

#: ../../../AMDGPUUsage.rst:291
msgid "A10-9600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:292
msgid "A10-9630P"
msgstr ""

#: ../../../AMDGPUUsage.rst:293
msgid "A12-9700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:294
msgid "A12-9730P"
msgstr ""

#: ../../../AMDGPUUsage.rst:295
msgid "FX-9800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:296
msgid "FX-9830P"
msgstr ""

#: ../../../AMDGPUUsage.rst:297
msgid "E2-9010"
msgstr ""

#: ../../../AMDGPUUsage.rst:298
msgid "A6-9210"
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid "A9-9410"
msgstr ""

#: ../../../AMDGPUUsage.rst:300 ../../../AMDGPUUsage.rst:2470
#: ../../../AMDGPUUsage.rst:2753 ../../../AMDGPUUsage.rst:2755
msgid "``gfx802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "``iceland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:301
msgid "``tonga``"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "Radeon R9 285"
msgstr ""

#: ../../../AMDGPUUsage.rst:301
msgid "Radeon R9 380"
msgstr ""

#: ../../../AMDGPUUsage.rst:302
msgid "Radeon R9 385"
msgstr ""

#: ../../../AMDGPUUsage.rst:303 ../../../AMDGPUUsage.rst:2471
#: ../../../AMDGPUUsage.rst:2756 ../../../AMDGPUUsage.rst:2757
msgid "``gfx803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:303
msgid "``fiji``"
msgstr ""

#: ../../../AMDGPUUsage.rst:303
msgid "Radeon R9 Nano"
msgstr ""

#: ../../../AMDGPUUsage.rst:304
msgid "Radeon R9 Fury"
msgstr ""

#: ../../../AMDGPUUsage.rst:305
msgid "Radeon R9 FuryX"
msgstr ""

#: ../../../AMDGPUUsage.rst:306
msgid "Radeon Pro Duo"
msgstr ""

#: ../../../AMDGPUUsage.rst:307
msgid "FirePro S9300x2"
msgstr ""

#: ../../../AMDGPUUsage.rst:308
msgid "Radeon Instinct MI8"
msgstr ""

#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
msgid "\\"
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "``polaris10``"
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "Radeon RX 470"
msgstr ""

#: ../../../AMDGPUUsage.rst:310
msgid "Radeon RX 480"
msgstr ""

#: ../../../AMDGPUUsage.rst:311
msgid "Radeon Instinct MI6"
msgstr ""

#: ../../../AMDGPUUsage.rst:312
msgid "``polaris11``"
msgstr ""

#: ../../../AMDGPUUsage.rst:312
msgid "Radeon RX 460"
msgstr ""

#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:2489
#: ../../../AMDGPUUsage.rst:2758
msgid "``gfx805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "``tongapro``"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "FirePro S7150"
msgstr ""

#: ../../../AMDGPUUsage.rst:316
msgid "FirePro S7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:317
msgid "FirePro W7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:318
msgid "Mobile FirePro M7170"
msgstr ""

#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:2472
msgid "``gfx810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:320
msgid "``stoney``"
msgstr ""

#: ../../../AMDGPUUsage.rst:327
msgid ""
"**GCN GFX9 (Vega)** [AMD-GCN-GFX900-GFX904-VEGA]_ [AMD-GCN-GFX906-VEGA7NM]_ "
"[AMD-GCN-GFX908-CDNA1]_ [AMD-GCN-GFX90A-CDNA2]_ [AMD-GCN-GFX942-CDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:577
#: ../../../AMDGPUUsage.rst:2473
msgid "``gfx900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:351
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:368 ../../../AMDGPUUsage.rst:398
#: ../../../AMDGPUUsage.rst:403 ../../../AMDGPUUsage.rst:406
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:418
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:605
#: ../../../AMDGPUUsage.rst:624
msgid "Absolute flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:329
msgid "Radeon Vega Frontier Edition"
msgstr ""

#: ../../../AMDGPUUsage.rst:331
msgid "Radeon RX Vega 56"
msgstr ""

#: ../../../AMDGPUUsage.rst:332
msgid "Radeon RX Vega 64"
msgstr ""

#: ../../../AMDGPUUsage.rst:333
msgid "Radeon RX Vega 64 Liquid"
msgstr ""

#: ../../../AMDGPUUsage.rst:335
msgid "Radeon Instinct MI25"
msgstr ""

#: ../../../AMDGPUUsage.rst:336 ../../../AMDGPUUsage.rst:578
#: ../../../AMDGPUUsage.rst:2474
msgid "``gfx902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:336
msgid "Ryzen 3 2200G"
msgstr ""

#: ../../../AMDGPUUsage.rst:337
msgid "Ryzen 5 2400G"
msgstr ""

#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:579
#: ../../../AMDGPUUsage.rst:2475
msgid "``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:580
#: ../../../AMDGPUUsage.rst:2476
msgid "``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:350
#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:382
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:742
msgid "sramecc"
msgstr ""

#: ../../../AMDGPUUsage.rst:346
msgid "Radeon Instinct MI50"
msgstr ""

#: ../../../AMDGPUUsage.rst:347
msgid "Radeon Instinct MI60"
msgstr ""

#: ../../../AMDGPUUsage.rst:348
msgid "Radeon VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:349
msgid "Radeon Pro VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:2477
msgid "``gfx908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:350
msgid "AMD Instinct MI100 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:581
#: ../../../AMDGPUUsage.rst:2478
msgid "``gfx909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:2492
msgid "``gfx90a``"
msgstr ""

#: ../../../AMDGPUUsage.rst:362 ../../../AMDGPUUsage.rst:383
#: ../../../AMDGPUUsage.rst:390 ../../../AMDGPUUsage.rst:600
#: ../../../AMDGPUUsage.rst:754
msgid "tgsplit"
msgstr ""

#: ../../../AMDGPUUsage.rst:364
msgid "kernarg preload (except MI210)"
msgstr ""

#: ../../../AMDGPUUsage.rst:364 ../../../AMDGPUUsage.rst:385
#: ../../../AMDGPUUsage.rst:392 ../../../AMDGPUUsage.rst:464
#: ../../../AMDGPUUsage.rst:471 ../../../AMDGPUUsage.rst:478
#: ../../../AMDGPUUsage.rst:485 ../../../AMDGPUUsage.rst:494
#: ../../../AMDGPUUsage.rst:501 ../../../AMDGPUUsage.rst:508
#: ../../../AMDGPUUsage.rst:515 ../../../AMDGPUUsage.rst:524
#: ../../../AMDGPUUsage.rst:531 ../../../AMDGPUUsage.rst:538
#: ../../../AMDGPUUsage.rst:550 ../../../AMDGPUUsage.rst:601
#: ../../../AMDGPUUsage.rst:635 ../../../AMDGPUUsage.rst:665
msgid "Packed work-item IDs"
msgstr ""

#: ../../../AMDGPUUsage.rst:361
msgid "AMD Instinct MI210 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:362
msgid "AMD Instinct MI250 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:363
msgid "AMD Instinct MI250X Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:368 ../../../AMDGPUUsage.rst:582
#: ../../../AMDGPUUsage.rst:2479
msgid "``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:368
msgid "Ryzen 7 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:369
msgid "Ryzen 7 4700GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:370
msgid "Ryzen 5 4600G"
msgstr ""

#: ../../../AMDGPUUsage.rst:371
msgid "Ryzen 5 4600GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:372
msgid "Ryzen 3 4300G"
msgstr ""

#: ../../../AMDGPUUsage.rst:373
msgid "Ryzen 3 4300GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:374
msgid "Ryzen Pro 4000G"
msgstr ""

#: ../../../AMDGPUUsage.rst:375
msgid "Ryzen 7 Pro 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:376
msgid "Ryzen 7 Pro 4750GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:377
msgid "Ryzen 5 Pro 4650G"
msgstr ""

#: ../../../AMDGPUUsage.rst:378
msgid "Ryzen 5 Pro 4650GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:379
msgid "Ryzen 3 Pro 4350G"
msgstr ""

#: ../../../AMDGPUUsage.rst:380
msgid "Ryzen 3 Pro 4350GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:382 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:2505
msgid "``gfx942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:385 ../../../AMDGPUUsage.rst:392
#: ../../../AMDGPUUsage.rst:602
msgid "kernarg preload"
msgstr ""

#: ../../../AMDGPUUsage.rst:382 ../../../AMDGPUUsage.rst:389
#: ../../../AMDGPUUsage.rst:461 ../../../AMDGPUUsage.rst:468
#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:482
#: ../../../AMDGPUUsage.rst:491 ../../../AMDGPUUsage.rst:498
#: ../../../AMDGPUUsage.rst:505 ../../../AMDGPUUsage.rst:512
#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:528
#: ../../../AMDGPUUsage.rst:535 ../../../AMDGPUUsage.rst:547
#: ../../../AMDGPUUsage.rst:599 ../../../AMDGPUUsage.rst:633
#: ../../../AMDGPUUsage.rst:663
msgid "Architected flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:382
msgid "AMD Instinct MI300X"
msgstr ""

#: ../../../AMDGPUUsage.rst:383
msgid "AMD Instinct MI300A"
msgstr ""

#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:600
#: ../../../AMDGPUUsage.rst:2508
msgid "``gfx950``"
msgstr ""

#: ../../../AMDGPUUsage.rst:396
msgid "**GCN GFX10.1 (RDNA 1)** [AMD-GCN-GFX10-RDNA1]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:605
#: ../../../AMDGPUUsage.rst:2480
msgid "``gfx1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:418 ../../../AMDGPUUsage.rst:423
#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:461
#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:475
#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:491
#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:505
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:521
#: ../../../AMDGPUUsage.rst:528 ../../../AMDGPUUsage.rst:607
#: ../../../AMDGPUUsage.rst:625 ../../../AMDGPUUsage.rst:634
#: ../../../AMDGPUUsage.rst:664 ../../../AMDGPUUsage.rst:736
msgid "cumode"
msgstr ""

#: ../../../AMDGPUUsage.rst:399 ../../../AMDGPUUsage.rst:403
#: ../../../AMDGPUUsage.rst:407 ../../../AMDGPUUsage.rst:410
#: ../../../AMDGPUUsage.rst:419 ../../../AMDGPUUsage.rst:424
#: ../../../AMDGPUUsage.rst:427 ../../../AMDGPUUsage.rst:434
#: ../../../AMDGPUUsage.rst:440 ../../../AMDGPUUsage.rst:447
#: ../../../AMDGPUUsage.rst:453 ../../../AMDGPUUsage.rst:462
#: ../../../AMDGPUUsage.rst:469 ../../../AMDGPUUsage.rst:476
#: ../../../AMDGPUUsage.rst:483 ../../../AMDGPUUsage.rst:492
#: ../../../AMDGPUUsage.rst:499 ../../../AMDGPUUsage.rst:506
#: ../../../AMDGPUUsage.rst:513 ../../../AMDGPUUsage.rst:522
#: ../../../AMDGPUUsage.rst:529 ../../../AMDGPUUsage.rst:606
#: ../../../AMDGPUUsage.rst:624 ../../../AMDGPUUsage.rst:633
#: ../../../AMDGPUUsage.rst:663 ../../../AMDGPUUsage.rst:759
msgid "wavefrontsize64"
msgstr ""

#: ../../../AMDGPUUsage.rst:398
msgid "Radeon Pro 5600 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:399
msgid "Radeon RX 5600M"
msgstr ""

#: ../../../AMDGPUUsage.rst:400
msgid "Radeon RX 5700"
msgstr ""

#: ../../../AMDGPUUsage.rst:401
msgid "Radeon RX 5700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:606
#: ../../../AMDGPUUsage.rst:2481
msgid "``gfx1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:402
msgid "Radeon Pro V520"
msgstr ""

#: ../../../AMDGPUUsage.rst:403
msgid "Radeon Pro 5600M"
msgstr ""

#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:607
#: ../../../AMDGPUUsage.rst:2482
msgid "``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:406
msgid "Radeon RX 5500"
msgstr ""

#: ../../../AMDGPUUsage.rst:407
msgid "Radeon RX 5500 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:608
#: ../../../AMDGPUUsage.rst:2495
msgid "``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:416
msgid "**GCN GFX10.3 (RDNA 2)** [AMD-GCN-GFX10-RDNA2]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:418 ../../../AMDGPUUsage.rst:624
#: ../../../AMDGPUUsage.rst:2483
msgid "``gfx1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:418
msgid "Radeon RX 6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:419
msgid "Radeon RX 6800 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:420
msgid "Radeon RX 6900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:421
msgid "Radeon PRO W6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:422
msgid "Radeon PRO V620"
msgstr ""

#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:625
#: ../../../AMDGPUUsage.rst:2484
msgid "``gfx1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:423
msgid "Radeon RX 6700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:626
#: ../../../AMDGPUUsage.rst:2485
msgid "``gfx1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:627
#: ../../../AMDGPUUsage.rst:2486
msgid "``gfx1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:628
#: ../../../AMDGPUUsage.rst:2491
msgid "``gfx1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:629
#: ../../../AMDGPUUsage.rst:2490
msgid "``gfx1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:630
#: ../../../AMDGPUUsage.rst:2498
msgid "``gfx1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:459
msgid "**GCN GFX11 (RDNA 3)** [AMD-GCN-GFX11-RDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:461 ../../../AMDGPUUsage.rst:633
#: ../../../AMDGPUUsage.rst:642 ../../../AMDGPUUsage.rst:649
#: ../../../AMDGPUUsage.rst:657 ../../../AMDGPUUsage.rst:2494
msgid "``gfx1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:461
msgid "Radeon PRO W7900 Dual Slot"
msgstr ""

#: ../../../AMDGPUUsage.rst:462
msgid "Radeon PRO W7900"
msgstr ""

#: ../../../AMDGPUUsage.rst:463
msgid "Radeon PRO W7800"
msgstr ""

#: ../../../AMDGPUUsage.rst:464
msgid "Radeon RX 7900 XTX"
msgstr ""

#: ../../../AMDGPUUsage.rst:465
msgid "Radeon RX 7900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:466
msgid "Radeon RX 7900 GRE"
msgstr ""

#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:634
#: ../../../AMDGPUUsage.rst:643 ../../../AMDGPUUsage.rst:650
#: ../../../AMDGPUUsage.rst:658 ../../../AMDGPUUsage.rst:2499
msgid "``gfx1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:635
#: ../../../AMDGPUUsage.rst:651 ../../../AMDGPUUsage.rst:659
#: ../../../AMDGPUUsage.rst:2500
msgid "``gfx1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:636
#: ../../../AMDGPUUsage.rst:652 ../../../AMDGPUUsage.rst:660
#: ../../../AMDGPUUsage.rst:2497
msgid "``gfx1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:489
msgid "**GCN GFX11 (RDNA 3.5)** [AMD-GCN-GFX11-RDNA3.5]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:491 ../../../AMDGPUUsage.rst:637
#: ../../../AMDGPUUsage.rst:2496
msgid "``gfx1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:491
msgid "Radeon 890M"
msgstr ""

#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:638
#: ../../../AMDGPUUsage.rst:644 ../../../AMDGPUUsage.rst:2503
msgid "``gfx1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:498
msgid "Radeon 8060S"
msgstr ""

#: ../../../AMDGPUUsage.rst:505 ../../../AMDGPUUsage.rst:639
msgid "``gfx1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:505
msgid "Radeon 860M"
msgstr ""

#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:640
msgid "``gfx1153``"
msgstr ""

#: ../../../AMDGPUUsage.rst:519
msgid "**GCN GFX12 (RDNA 4)** [AMD-GCN-GFX12-RDNA4]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:663
#: ../../../AMDGPUUsage.rst:2501
msgid "``gfx1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:521
msgid "Radeon RX 9060"
msgstr ""

#: ../../../AMDGPUUsage.rst:522
msgid "Radeon RX 9060 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:528 ../../../AMDGPUUsage.rst:664
#: ../../../AMDGPUUsage.rst:2507
msgid "``gfx1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:528
msgid "Radeon RX 9070"
msgstr ""

#: ../../../AMDGPUUsage.rst:529
msgid "Radeon RX 9070 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:530
msgid "Radeon RX 9070 GRE"
msgstr ""

#: ../../../AMDGPUUsage.rst:535 ../../../AMDGPUUsage.rst:2502
msgid "``gfx1250``"
msgstr ""

#: ../../../AMDGPUUsage.rst:541 ../../../AMDGPUUsage.rst:553
msgid "Globally Accessible Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:544 ../../../AMDGPUUsage.rst:556
msgid "Workgroup Clusters"
msgstr ""

#: ../../../AMDGPUUsage.rst:547 ../../../AMDGPUUsage.rst:2519
msgid "``gfx1251``"
msgstr ""

#: ../../../AMDGPUUsage.rst:561
msgid ""
"Generic processors allow execution of a single code object on any of the "
"processors that it supports. Such code objects may not perform as well as "
"those for the non-generic processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:564
msgid ""
"Generic processors are only available on code object V6 and above (see :ref:"
"`amdgpu-elf-code-object`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:566
msgid ""
"Generic processor code objects are versioned. See :ref:`amdgpu-generic-"
"processor-versioning` for more information on how versioning works."
msgstr ""

#: ../../../AMDGPUUsage.rst:568
msgid "AMDGPU Generic Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:572
msgid "Supported Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:572 ../../../AMDGPUUsage.rst:1596
msgid "Target Restrictions"
msgstr ""

#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:2510
msgid "``gfx9-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:577
msgid ""
"``v_mad_mix`` instructions are not available on ``gfx900``, ``gfx902``, "
"``gfx909``, ``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:581
msgid "``v_fma_mix`` instructions are not available on ``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:583
msgid "sramecc is not available on ``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:585
msgid "The following instructions are not available on ``gfx906``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:588
msgid "``v_fmac_f32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:589
msgid "``v_xnor_b32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:590 ../../../AMDGPUUsage.rst:609
msgid "``v_dot4_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:591 ../../../AMDGPUUsage.rst:610
msgid "``v_dot8_i32_i4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:592 ../../../AMDGPUUsage.rst:611
msgid "``v_dot2_i32_i16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:593 ../../../AMDGPUUsage.rst:612
msgid "``v_dot2_u32_u16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:594 ../../../AMDGPUUsage.rst:615
msgid "``v_dot4_u32_u8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:595 ../../../AMDGPUUsage.rst:616
msgid "``v_dot8_u32_u4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:596 ../../../AMDGPUUsage.rst:617
msgid "``v_dot2_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:599 ../../../AMDGPUUsage.rst:2520
msgid "``gfx9-4-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:599
msgid ""
"FP8 and BF8 instructions, FP8 and BF8 conversion instructions, as well as "
"instructions with XF32 format support are not available."
msgstr ""

#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:2511
msgid "``gfx10-1-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:605
msgid ""
"The following instructions are not available on ``gfx1011`` and ``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:613
msgid "``v_dot2c_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:614
msgid "``v_dot4c_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:619
msgid "BVH Ray Tracing instructions are not available on ``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:624 ../../../AMDGPUUsage.rst:2512
msgid "``gfx10-3-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:624 ../../../AMDGPUUsage.rst:663
msgid "No restrictions."
msgstr ""

#: ../../../AMDGPUUsage.rst:633 ../../../AMDGPUUsage.rst:2513
msgid "``gfx11-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:633
msgid ""
"Various codegen pessimizations are applied to work around some hazards "
"specific to some targets within this family."
msgstr ""

#: ../../../AMDGPUUsage.rst:640
msgid "Not all VGPRs can be used on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:646
msgid "SALU floating point instructions are not available on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:654
msgid "SGPRs are not supported for src1 in dpp instructions for:"
msgstr ""

#: ../../../AMDGPUUsage.rst:663 ../../../AMDGPUUsage.rst:2518
msgid "``gfx12-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:673
msgid "Generic Processor Versioning"
msgstr ""

#: ../../../AMDGPUUsage.rst:675
msgid ""
"Generic processor (see :ref:`amdgpu-generic-processor-table`) code objects "
"are versioned (see :ref:`amdgpu-elf-header-e_flags-table-v6-onwards`) "
"between 1 and 255. The version of non-generic code objects is always set to "
"0."
msgstr ""

#: ../../../AMDGPUUsage.rst:678
msgid ""
"For a generic code object, adding a new supported processor may require the "
"code generated for the generic target to be changed so it can continue to "
"execute on the previously supported processors as well as on the new one. "
"When this happens, the generic code object version number is incremented at "
"the same time as the generic target is updated."
msgstr ""

#: ../../../AMDGPUUsage.rst:682
msgid ""
"Each supported processor of a generic target is mapped to the version it was "
"introduced in. A generic code object can execute on a supported processor if "
"the version of the code object being loaded is greater than or equal to the "
"version in which the processor was added to the generic target."
msgstr ""

#: ../../../AMDGPUUsage.rst:689
msgid "Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:691
msgid ""
"Target features control how code is generated to support certain processor "
"specific features. Not all target features are supported by all processors. "
"The runtime must ensure that the features supported by the device used to "
"execute the code match the features enabled when generating the code. A "
"mismatch of features may result in incorrect execution, or a reduction in "
"performance."
msgstr ""

#: ../../../AMDGPUUsage.rst:698
msgid ""
"The target features supported by each processor are listed in :ref:`amdgpu-"
"processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:701
msgid ""
"Target features are controlled by exactly one of the following Clang options:"
msgstr ""

#: ../../../AMDGPUUsage.rst:704
msgid "``-mcpu=<target-id>`` or ``--offload-arch=<target-id>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:706
msgid ""
"The ``-mcpu`` and ``--offload-arch`` can specify the target feature as "
"optional components of the target ID. If omitted, the target feature has the "
"``any`` value. See :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:710
msgid "``-m[no-]<target-feature>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:712
msgid ""
"Target features not specified by the target ID are specified using a "
"separate option. These target features can have an ``on`` or ``off`` value.  "
"``on`` is specified by omitting the ``no-`` prefix, and ``off`` is specified "
"by including the ``no-`` prefix. The default if not specified is ``off``."
msgstr ""

#: ../../../AMDGPUUsage.rst:718 ../../../AMDGPUUsage.rst:3000
#: ../../../AMDGPUUsage.rst:3844
msgid "For example:"
msgstr ""

#: ../../../AMDGPUUsage.rst:720
msgid "``-mcpu=gfx908:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:721
msgid "Enable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:722
msgid "``-mcpu=gfx908:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:723
msgid "Disable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:724
msgid "``-mcumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:725
msgid "Enable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:789
msgid "``-mno-cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:727
msgid "Disable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:729
msgid "AMDGPU Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:733
msgid "Target Feature"
msgstr ""

#: ../../../AMDGPUUsage.rst:733
msgid "Clang Option to Control"
msgstr ""

#: ../../../AMDGPUUsage.rst:734 ../../../AMDGPUUsage.rst:2215
#: ../../../AMDGPUUsage.rst:2318 ../../../AMDGPUUsage.rst:2345
#: ../../../AMDGPUUsage.rst:2380 ../../../AMDGPUUsage.rst:2407
#: ../../../AMDGPUUsage.rst:2439 ../../../AMDGPUUsage.rst:2532
#: ../../../AMDGPUUsage.rst:2622 ../../../AMDGPUUsage.rst:2639
#: ../../../AMDGPUUsage.rst:2788 ../../../AMDGPUUsage.rst:2803
#: ../../../AMDGPUUsage.rst:2829 ../../../AMDGPUUsage.rst:19575
msgid "Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:736
msgid "``-m[no-]cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:736
msgid ""
"Control the wavefront execution mode used when generating code for kernels. "
"When disabled native WGP wavefront execution mode is used, when enabled CU "
"wavefront execution mode is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:742 ../../../AMDGPUUsage.rst:764
msgid "``-mcpu``"
msgstr ""

#: ../../../AMDGPUUsage.rst:743 ../../../AMDGPUUsage.rst:765
msgid "``--offload-arch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:742
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:746
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:750
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:754
msgid "``-m[no-]tgsplit``"
msgstr ""

#: ../../../AMDGPUUsage.rst:754
msgid ""
"Enable/disable generating code that assumes work-groups are launched in "
"threadgroup split mode. When enabled the waves of a work-group may be "
"launched in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:759
msgid "``-m[no-]wavefrontsize64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:759
msgid ""
"Control the wavefront size used when generating code for kernels. When "
"disabled native wavefront size 32 is used, when enabled wavefront size 64 is "
"used."
msgstr ""

#: ../../../AMDGPUUsage.rst:764
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:768
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with XNACK replay enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:772
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:776
msgid ""
"XNACK replay can be used for demand paging and page migration. If enabled in "
"the device, then if a page fault occurs the code may execute incorrectly "
"unless generated with XNACK replay enabled, or generated for code object V4 "
"or above without specifying XNACK replay. Executing code that was generated "
"with XNACK replay enabled, or generated for code object V4 or above without "
"specifying XNACK replay, on a device that does not have XNACK replay enabled "
"will execute correctly but may be less performant than code generated for "
"XNACK replay disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:794 ../../../AMDGPUUsage.rst:2742
msgid "Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:796
msgid ""
"AMDGPU supports target IDs. See `Clang Offload Bundler <https://clang.llvm."
"org/docs/ClangOffloadBundler.html>`_ for a general description. The AMDGPU "
"target specific information is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:804
msgid "**processor**"
msgstr ""

#: ../../../AMDGPUUsage.rst:801
msgid ""
"Is an AMDGPU processor or alternative processor name specified in :ref:"
"`amdgpu-processor-table`. The non-canonical form target ID allows both the "
"primary processor and alternative processor names. The canonical form target "
"ID only allows the primary processor name."
msgstr ""

#: ../../../AMDGPUUsage.rst:814
msgid "**target-feature**"
msgstr ""

#: ../../../AMDGPUUsage.rst:807
msgid ""
"Is a target feature name specified in :ref:`amdgpu-target-features-table` "
"that is supported by the processor. The target features supported by each "
"processor is specified in :ref:`amdgpu-processor-table`. Those that can be "
"specified in a target ID are marked as being controlled by ``-mcpu`` and ``--"
"offload-arch``. Each target feature must appear at most once in a target ID. "
"The non-canonical form target ID allows the target features to be specified "
"in any order. The canonical form target ID requires the target features to "
"be specified in alphabetical order."
msgstr ""

#: ../../../AMDGPUUsage.rst:819
msgid "Code Object V2 to V3 Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:821
msgid ""
"The target ID syntax for code object V2 to V3 is the same as defined in "
"`Clang Offload Bundler <https://clang.llvm.org/docs/ClangOffloadBundler."
"html>`_ except when used in the :ref:`amdgpu-assembler-directive-amdgcn-"
"target` assembler directive and the bundle entry ID. In those cases it has "
"the following BNF syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:831
msgid ""
"Where a target feature is omitted if *Off* and present if *On* or *Any*."
msgstr ""

#: ../../../AMDGPUUsage.rst:835
msgid ""
"The code object V2 to V3 cannot represent *Any* and treats it the same as "
"*On*."
msgstr ""

#: ../../../AMDGPUUsage.rst:841
msgid "Embedding Bundled Code Objects"
msgstr ""

#: ../../../AMDGPUUsage.rst:843
msgid ""
"AMDGPU supports the HIP and OpenMP languages that perform code object "
"embedding as described in `Clang Offload Bundler <https://clang.llvm.org/"
"docs/ClangOffloadBundler.html>`_."
msgstr ""

#: ../../../AMDGPUUsage.rst:849
msgid ""
"The target ID syntax used for code object V2 to V3 for a bundle entry ID "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:855
msgid "Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:857
msgid ""
"The AMDGPU architecture supports a number of memory address spaces. The "
"address space names use the OpenCL standard names, with some additions."
msgstr ""

#: ../../../AMDGPUUsage.rst:860
msgid ""
"The AMDGPU address spaces correspond to target architecture specific LLVM "
"address space numbers used in LLVM IR."
msgstr ""

#: ../../../AMDGPUUsage.rst:863
msgid ""
"The AMDGPU address spaces are described in :ref:`amdgpu-address-spaces-"
"table`. Only 64-bit process address spaces are supported for the ``amdgcn`` "
"target."
msgstr ""

#: ../../../AMDGPUUsage.rst:867
msgid "AMDGPU Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:871
msgid "64-Bit Process Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:3208
msgid "Address Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:873
msgid "LLVM IR Address Space Number"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5087
msgid "HSA Segment Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5087
msgid "Hardware Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5087
msgid "Address Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5087
msgid "NULL Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:5095
msgid "Generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:883
#: ../../../AMDGPUUsage.rst:2202 ../../../AMDGPUUsage.rst:2218
#: ../../../AMDGPUUsage.rst:2222 ../../../AMDGPUUsage.rst:2227
#: ../../../AMDGPUUsage.rst:2228 ../../../AMDGPUUsage.rst:2926
#: ../../../AMDGPUUsage.rst:3060 ../../../AMDGPUUsage.rst:5700
#: ../../../AMDGPUUsage.rst:6020 ../../../AMDGPUUsage.rst:6039
#: ../../../AMDGPUUsage.rst:6050 ../../../AMDGPUUsage.rst:6068
#: ../../../AMDGPUUsage.rst:20423 ../../../AMDGPUUsage.rst:20425
#: ../../../AMDGPUUsage.rst:20427 ../../../AMDGPUUsage.rst:20429
#: ../../../AMDGPUUsage.rst:20431 ../../../AMDGPUUsage.rst:20434
#: ../../../AMDGPUUsage.rst:20436 ../../../AMDGPUUsage.rst:20438
#: ../../../AMDGPUUsage.rst:20440 ../../../AMDGPUUsage.rst:20442
#: ../../../AMDGPUUsage.rst:20445 ../../../AMDGPUUsage.rst:20451
#: ../../../AMDGPUUsage.rst:20453 ../../../AMDGPUUsage.rst:20455
#: ../../../AMDGPUUsage.rst:20458 ../../../AMDGPUUsage.rst:20462
#: ../../../AMDGPUUsage.rst:20464 ../../../AMDGPUUsage.rst:20466
#: ../../../AMDGPUUsage.rst:20468 ../../../AMDGPUUsage.rst:20492
#: ../../../AMDGPUUsage.rst:20496 ../../../AMDGPUUsage.rst:20500
#: ../../../AMDGPUUsage.rst:20512 ../../../AMDGPUUsage.rst:20514
#: ../../../AMDGPUUsage.rst:20528 ../../../AMDGPUUsage.rst:20530
#: ../../../AMDGPUUsage.rst:20533 ../../../AMDGPUUsage.rst:20535
#: ../../../AMDGPUUsage.rst:20537 ../../../AMDGPUUsage.rst:20539
#: ../../../AMDGPUUsage.rst:20541 ../../../AMDGPUUsage.rst:20543
#: ../../../AMDGPUUsage.rst:20545 ../../../AMDGPUUsage.rst:20547
#: ../../../AMDGPUUsage.rst:20549
msgid "0"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:5095
msgid "flat"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:877
#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:2219
#: ../../../AMDGPUUsage.rst:3069 ../../../AMDGPUUsage.rst:3074
#: ../../../AMDGPUUsage.rst:3091 ../../../AMDGPUUsage.rst:3215
#: ../../../AMDGPUUsage.rst:3216 ../../../AMDGPUUsage.rst:5092
#: ../../../AMDGPUUsage.rst:5093 ../../../AMDGPUUsage.rst:5095
msgid "64"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:877
#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5092
#: ../../../AMDGPUUsage.rst:5093 ../../../AMDGPUUsage.rst:5095
msgid "0x0000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:877 ../../../AMDGPUUsage.rst:3169
#: ../../../AMDGPUUsage.rst:3170 ../../../AMDGPUUsage.rst:3215
#: ../../../AMDGPUUsage.rst:5092
msgid "Global"
msgstr ""

#: ../../../AMDGPUUsage.rst:877 ../../../AMDGPUUsage.rst:2223
#: ../../../AMDGPUUsage.rst:2641 ../../../AMDGPUUsage.rst:2927
#: ../../../AMDGPUUsage.rst:3065 ../../../AMDGPUUsage.rst:6021
#: ../../../AMDGPUUsage.rst:6033 ../../../AMDGPUUsage.rst:6051
#: ../../../AMDGPUUsage.rst:6070 ../../../AMDGPUUsage.rst:6136
#: ../../../AMDGPUUsage.rst:6159 ../../../AMDGPUUsage.rst:6162
#: ../../../AMDGPUUsage.rst:6165 ../../../AMDGPUUsage.rst:6168
#: ../../../AMDGPUUsage.rst:6171 ../../../AMDGPUUsage.rst:6203
#: ../../../AMDGPUUsage.rst:6206 ../../../AMDGPUUsage.rst:6209
#: ../../../AMDGPUUsage.rst:19811 ../../../AMDGPUUsage.rst:20460
#: ../../../AMDGPUUsage.rst:20481 ../../../AMDGPUUsage.rst:20484
#: ../../../AMDGPUUsage.rst:20508 ../../../AMDGPUUsage.rst:20510
#: ../../../AMDGPUUsage.rst:20524 ../../../AMDGPUUsage.rst:20526
msgid "1"
msgstr ""

#: ../../../AMDGPUUsage.rst:877 ../../../AMDGPUUsage.rst:5092
#: ../../../AMDGPUUsage.rst:6772 ../../../AMDGPUUsage.rst:6800
#: ../../../AMDGPUUsage.rst:6834 ../../../AMDGPUUsage.rst:6837
#: ../../../AMDGPUUsage.rst:6839 ../../../AMDGPUUsage.rst:6847
#: ../../../AMDGPUUsage.rst:6857 ../../../AMDGPUUsage.rst:6860
#: ../../../AMDGPUUsage.rst:6878 ../../../AMDGPUUsage.rst:6928
#: ../../../AMDGPUUsage.rst:6931 ../../../AMDGPUUsage.rst:6949
#: ../../../AMDGPUUsage.rst:7107 ../../../AMDGPUUsage.rst:7110
#: ../../../AMDGPUUsage.rst:7132 ../../../AMDGPUUsage.rst:7174
#: ../../../AMDGPUUsage.rst:7177 ../../../AMDGPUUsage.rst:7199
#: ../../../AMDGPUUsage.rst:7330 ../../../AMDGPUUsage.rst:7333
#: ../../../AMDGPUUsage.rst:7409 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7705 ../../../AMDGPUUsage.rst:7777
#: ../../../AMDGPUUsage.rst:7868 ../../../AMDGPUUsage.rst:7873
#: ../../../AMDGPUUsage.rst:8032 ../../../AMDGPUUsage.rst:8060
#: ../../../AMDGPUUsage.rst:8094 ../../../AMDGPUUsage.rst:8096
#: ../../../AMDGPUUsage.rst:8107 ../../../AMDGPUUsage.rst:8109
#: ../../../AMDGPUUsage.rst:8111 ../../../AMDGPUUsage.rst:8115
#: ../../../AMDGPUUsage.rst:8122 ../../../AMDGPUUsage.rst:8126
#: ../../../AMDGPUUsage.rst:8135 ../../../AMDGPUUsage.rst:8138
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:8245
#: ../../../AMDGPUUsage.rst:8338 ../../../AMDGPUUsage.rst:8345
#: ../../../AMDGPUUsage.rst:8424 ../../../AMDGPUUsage.rst:8448
#: ../../../AMDGPUUsage.rst:8764 ../../../AMDGPUUsage.rst:8771
#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:8852
#: ../../../AMDGPUUsage.rst:8907 ../../../AMDGPUUsage.rst:8914
#: ../../../AMDGPUUsage.rst:8952 ../../../AMDGPUUsage.rst:8994
#: ../../../AMDGPUUsage.rst:9227 ../../../AMDGPUUsage.rst:9234
#: ../../../AMDGPUUsage.rst:9381 ../../../AMDGPUUsage.rst:9446
#: ../../../AMDGPUUsage.rst:9995 ../../../AMDGPUUsage.rst:10000
#: ../../../AMDGPUUsage.rst:10095 ../../../AMDGPUUsage.rst:10188
#: ../../../AMDGPUUsage.rst:10193 ../../../AMDGPUUsage.rst:10353
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10418
#: ../../../AMDGPUUsage.rst:10420 ../../../AMDGPUUsage.rst:10427
#: ../../../AMDGPUUsage.rst:10429 ../../../AMDGPUUsage.rst:10431
#: ../../../AMDGPUUsage.rst:10433 ../../../AMDGPUUsage.rst:10435
#: ../../../AMDGPUUsage.rst:10437 ../../../AMDGPUUsage.rst:10444
#: ../../../AMDGPUUsage.rst:10448 ../../../AMDGPUUsage.rst:10457
#: ../../../AMDGPUUsage.rst:10460 ../../../AMDGPUUsage.rst:10535
#: ../../../AMDGPUUsage.rst:10559 ../../../AMDGPUUsage.rst:10645
#: ../../../AMDGPUUsage.rst:10652 ../../../AMDGPUUsage.rst:10731
#: ../../../AMDGPUUsage.rst:10755 ../../../AMDGPUUsage.rst:11060
#: ../../../AMDGPUUsage.rst:11068 ../../../AMDGPUUsage.rst:11107
#: ../../../AMDGPUUsage.rst:11163 ../../../AMDGPUUsage.rst:11219
#: ../../../AMDGPUUsage.rst:11226 ../../../AMDGPUUsage.rst:11264
#: ../../../AMDGPUUsage.rst:11316 ../../../AMDGPUUsage.rst:11560
#: ../../../AMDGPUUsage.rst:11567 ../../../AMDGPUUsage.rst:11714
#: ../../../AMDGPUUsage.rst:11789 ../../../AMDGPUUsage.rst:12353
#: ../../../AMDGPUUsage.rst:12358 ../../../AMDGPUUsage.rst:12453
#: ../../../AMDGPUUsage.rst:12546 ../../../AMDGPUUsage.rst:12551
#: ../../../AMDGPUUsage.rst:12709 ../../../AMDGPUUsage.rst:12740
#: ../../../AMDGPUUsage.rst:12780 ../../../AMDGPUUsage.rst:12782
#: ../../../AMDGPUUsage.rst:12791 ../../../AMDGPUUsage.rst:12796
#: ../../../AMDGPUUsage.rst:12804 ../../../AMDGPUUsage.rst:12814
#: ../../../AMDGPUUsage.rst:12817 ../../../AMDGPUUsage.rst:12905
#: ../../../AMDGPUUsage.rst:12963 ../../../AMDGPUUsage.rst:12966
#: ../../../AMDGPUUsage.rst:13042 ../../../AMDGPUUsage.rst:13282
#: ../../../AMDGPUUsage.rst:13285 ../../../AMDGPUUsage.rst:13366
#: ../../../AMDGPUUsage.rst:13414 ../../../AMDGPUUsage.rst:13417
#: ../../../AMDGPUUsage.rst:13497 ../../../AMDGPUUsage.rst:13667
#: ../../../AMDGPUUsage.rst:13670 ../../../AMDGPUUsage.rst:13875
#: ../../../AMDGPUUsage.rst:14248 ../../../AMDGPUUsage.rst:14253
#: ../../../AMDGPUUsage.rst:14452 ../../../AMDGPUUsage.rst:14559
#: ../../../AMDGPUUsage.rst:14564 ../../../AMDGPUUsage.rst:14792
#: ../../../AMDGPUUsage.rst:14821 ../../../AMDGPUUsage.rst:14857
#: ../../../AMDGPUUsage.rst:14865 ../../../AMDGPUUsage.rst:14873
#: ../../../AMDGPUUsage.rst:14883 ../../../AMDGPUUsage.rst:14886
#: ../../../AMDGPUUsage.rst:14970 ../../../AMDGPUUsage.rst:15026
#: ../../../AMDGPUUsage.rst:15029 ../../../AMDGPUUsage.rst:15121
#: ../../../AMDGPUUsage.rst:15357 ../../../AMDGPUUsage.rst:15360
#: ../../../AMDGPUUsage.rst:15442 ../../../AMDGPUUsage.rst:15495
#: ../../../AMDGPUUsage.rst:15498 ../../../AMDGPUUsage.rst:15584
#: ../../../AMDGPUUsage.rst:15764 ../../../AMDGPUUsage.rst:15767
#: ../../../AMDGPUUsage.rst:15987 ../../../AMDGPUUsage.rst:16382
#: ../../../AMDGPUUsage.rst:16387 ../../../AMDGPUUsage.rst:16585
#: ../../../AMDGPUUsage.rst:16693 ../../../AMDGPUUsage.rst:16698
#: ../../../AMDGPUUsage.rst:16918 ../../../AMDGPUUsage.rst:16947
#: ../../../AMDGPUUsage.rst:16983 ../../../AMDGPUUsage.rst:16992
#: ../../../AMDGPUUsage.rst:17004 ../../../AMDGPUUsage.rst:17018
#: ../../../AMDGPUUsage.rst:17021 ../../../AMDGPUUsage.rst:17070
#: ../../../AMDGPUUsage.rst:17126 ../../../AMDGPUUsage.rst:17133
#: ../../../AMDGPUUsage.rst:17192 ../../../AMDGPUUsage.rst:17412
#: ../../../AMDGPUUsage.rst:17419 ../../../AMDGPUUsage.rst:17500
#: ../../../AMDGPUUsage.rst:17554 ../../../AMDGPUUsage.rst:17560
#: ../../../AMDGPUUsage.rst:17641 ../../../AMDGPUUsage.rst:17812
#: ../../../AMDGPUUsage.rst:17818 ../../../AMDGPUUsage.rst:17997
#: ../../../AMDGPUUsage.rst:18360 ../../../AMDGPUUsage.rst:18365
#: ../../../AMDGPUUsage.rst:18555 ../../../AMDGPUUsage.rst:18659
#: ../../../AMDGPUUsage.rst:18665
msgid "global"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:5096
msgid "Region"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:2224
#: ../../../AMDGPUUsage.rst:2642 ../../../AMDGPUUsage.rst:2929
#: ../../../AMDGPUUsage.rst:6022 ../../../AMDGPUUsage.rst:6035
#: ../../../AMDGPUUsage.rst:6052 ../../../AMDGPUUsage.rst:6072
#: ../../../AMDGPUUsage.rst:6114 ../../../AMDGPUUsage.rst:6117
#: ../../../AMDGPUUsage.rst:6121 ../../../AMDGPUUsage.rst:6130
#: ../../../AMDGPUUsage.rst:6133 ../../../AMDGPUUsage.rst:19812
msgid "2"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:883
#: ../../../AMDGPUUsage.rst:884 ../../../AMDGPUUsage.rst:889
#: ../../../AMDGPUUsage.rst:5096 ../../../AMDGPUUsage.rst:6156
msgid "N/A"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:5096
msgid "GDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:879
#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:1612
#: ../../../AMDGPUUsage.rst:1614 ../../../AMDGPUUsage.rst:2806
#: ../../../AMDGPUUsage.rst:3060 ../../../AMDGPUUsage.rst:3065
#: ../../../AMDGPUUsage.rst:3078 ../../../AMDGPUUsage.rst:3082
#: ../../../AMDGPUUsage.rst:3085 ../../../AMDGPUUsage.rst:3098
#: ../../../AMDGPUUsage.rst:3215 ../../../AMDGPUUsage.rst:3216
#: ../../../AMDGPUUsage.rst:3217 ../../../AMDGPUUsage.rst:3218
#: ../../../AMDGPUUsage.rst:3220 ../../../AMDGPUUsage.rst:3221
#: ../../../AMDGPUUsage.rst:5090 ../../../AMDGPUUsage.rst:5091
#: ../../../AMDGPUUsage.rst:5096 ../../../AMDGPUUsage.rst:5689
#: ../../../AMDGPUUsage.rst:5885 ../../../AMDGPUUsage.rst:5908
#: ../../../AMDGPUUsage.rst:5960 ../../../AMDGPUUsage.rst:6009
msgid "32"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:5096
msgid "*not implemented for AMDHSA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:5091
msgid "Local"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:2225
#: ../../../AMDGPUUsage.rst:2643 ../../../AMDGPUUsage.rst:2931
#: ../../../AMDGPUUsage.rst:6023 ../../../AMDGPUUsage.rst:6037
#: ../../../AMDGPUUsage.rst:6053 ../../../AMDGPUUsage.rst:6074
#: ../../../AMDGPUUsage.rst:19813 ../../../AMDGPUUsage.rst:20504
msgid "3"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:5091
msgid "group"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:5091
msgid "LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:881
#: ../../../AMDGPUUsage.rst:5091
msgid "0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5093
msgid "Constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:2226
#: ../../../AMDGPUUsage.rst:2933 ../../../AMDGPUUsage.rst:6111
#: ../../../AMDGPUUsage.rst:19751 ../../../AMDGPUUsage.rst:19752
#: ../../../AMDGPUUsage.rst:19754 ../../../AMDGPUUsage.rst:19755
#: ../../../AMDGPUUsage.rst:19756 ../../../AMDGPUUsage.rst:19757
#: ../../../AMDGPUUsage.rst:19814
msgid "4"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5093
#: ../../../AMDGPUUsage.rst:6775 ../../../AMDGPUUsage.rst:6803
#: ../../../AMDGPUUsage.rst:8035 ../../../AMDGPUUsage.rst:8063
#: ../../../AMDGPUUsage.rst:10356 ../../../AMDGPUUsage.rst:10384
#: ../../../AMDGPUUsage.rst:12712 ../../../AMDGPUUsage.rst:12743
#: ../../../AMDGPUUsage.rst:14795 ../../../AMDGPUUsage.rst:14824
#: ../../../AMDGPUUsage.rst:16921 ../../../AMDGPUUsage.rst:16950
msgid "constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5093
msgid "*same as global*"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:5090
msgid "Private"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:2934
#: ../../../AMDGPUUsage.rst:19815
msgid "5"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:5090
#: ../../../AMDGPUUsage.rst:6774 ../../../AMDGPUUsage.rst:6802
#: ../../../AMDGPUUsage.rst:8034 ../../../AMDGPUUsage.rst:8062
#: ../../../AMDGPUUsage.rst:10355 ../../../AMDGPUUsage.rst:10383
#: ../../../AMDGPUUsage.rst:12711 ../../../AMDGPUUsage.rst:12742
#: ../../../AMDGPUUsage.rst:14794 ../../../AMDGPUUsage.rst:14823
#: ../../../AMDGPUUsage.rst:16920 ../../../AMDGPUUsage.rst:16949
msgid "private"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:5090
msgid "scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:882
msgid "Constant 32-bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:882 ../../../AMDGPUUsage.rst:2935
#: ../../../AMDGPUUsage.rst:5734 ../../../AMDGPUUsage.rst:19817
msgid "6"
msgstr ""

#: ../../../AMDGPUUsage.rst:882 ../../../AMDGPUUsage.rst:885
#: ../../../AMDGPUUsage.rst:997
msgid "*TODO*"
msgstr ""

#: ../../../AMDGPUUsage.rst:882 ../../../AMDGPUUsage.rst:5090
msgid "0x00000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:883
msgid "Buffer Fat Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:883 ../../../AMDGPUUsage.rst:2937
#: ../../../AMDGPUUsage.rst:5761 ../../../AMDGPUUsage.rst:19819
msgid "7"
msgstr ""

#: ../../../AMDGPUUsage.rst:883
msgid "160"
msgstr ""

#: ../../../AMDGPUUsage.rst:884
msgid "Buffer Resource"
msgstr ""

#: ../../../AMDGPUUsage.rst:884 ../../../AMDGPUUsage.rst:1620
#: ../../../AMDGPUUsage.rst:1622 ../../../AMDGPUUsage.rst:2938
#: ../../../AMDGPUUsage.rst:5769 ../../../AMDGPUUsage.rst:6035
#: ../../../AMDGPUUsage.rst:19753 ../../../AMDGPUUsage.rst:19754
#: ../../../AMDGPUUsage.rst:19756 ../../../AMDGPUUsage.rst:19758
#: ../../../AMDGPUUsage.rst:19759 ../../../AMDGPUUsage.rst:19762
#: ../../../AMDGPUUsage.rst:19811 ../../../AMDGPUUsage.rst:19812
#: ../../../AMDGPUUsage.rst:19813 ../../../AMDGPUUsage.rst:19814
#: ../../../AMDGPUUsage.rst:19815 ../../../AMDGPUUsage.rst:19817
#: ../../../AMDGPUUsage.rst:19819
msgid "8"
msgstr ""

#: ../../../AMDGPUUsage.rst:884
msgid "V#"
msgstr ""

#: ../../../AMDGPUUsage.rst:884 ../../../AMDGPUUsage.rst:889
#: ../../../AMDGPUUsage.rst:3082
msgid "128"
msgstr ""

#: ../../../AMDGPUUsage.rst:884
msgid "0x00000000000000000000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:885
msgid "Buffer Strided Pointer (experimental)"
msgstr ""

#: ../../../AMDGPUUsage.rst:885 ../../../AMDGPUUsage.rst:2939
#: ../../../AMDGPUUsage.rst:5777 ../../../AMDGPUUsage.rst:6037
msgid "9"
msgstr ""

#: ../../../AMDGPUUsage.rst:886 ../../../AMDGPUUsage.rst:887
msgid "*reserved for future use*"
msgstr ""

#: ../../../AMDGPUUsage.rst:886 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2940 ../../../AMDGPUUsage.rst:5785
#: ../../../AMDGPUUsage.rst:5929 ../../../AMDGPUUsage.rst:6039
msgid "10"
msgstr ""

#: ../../../AMDGPUUsage.rst:887 ../../../AMDGPUUsage.rst:2646
#: ../../../AMDGPUUsage.rst:2941 ../../../AMDGPUUsage.rst:5939
#: ../../../AMDGPUUsage.rst:6033
msgid "11"
msgstr ""

#: ../../../AMDGPUUsage.rst:888
msgid "*reserved for downstream use (LLPC)*"
msgstr ""

#: ../../../AMDGPUUsage.rst:888 ../../../AMDGPUUsage.rst:2942
#: ../../../AMDGPUUsage.rst:5975 ../../../AMDGPUUsage.rst:6037
msgid "12"
msgstr ""

#: ../../../AMDGPUUsage.rst:889
msgid "Streamout Registers"
msgstr ""

#: ../../../AMDGPUUsage.rst:889
msgid "GS_REGS"
msgstr ""

#: ../../../AMDGPUUsage.rst:921
msgid "**Generic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:893
msgid ""
"The generic address space is supported unless the *Target Properties* column "
"of :ref:`amdgpu-processor-table` specifies *Does not support generic address "
"space*."
msgstr ""

#: ../../../AMDGPUUsage.rst:897
msgid ""
"The generic address space uses the hardware flat address support for two "
"fixed ranges of virtual addresses (the private and local apertures), that "
"are outside the range of addressable global memory, to map from a flat "
"address to a private or local address. This uses FLAT instructions that can "
"take a flat address and access global, private (scratch), and group (LDS) "
"memory depending on if the address is within one of the aperture ranges."
msgstr ""

#: ../../../AMDGPUUsage.rst:904
msgid ""
"Flat access to scratch requires hardware aperture setup and setup in the "
"kernel prologue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`). Flat "
"access to LDS requires hardware aperture setup and M0 (GFX7-GFX8) register "
"setup (see :ref:`amdgpu-amdhsa-kernel-prolog-m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:909
msgid ""
"To convert between a private or group address space address (termed a "
"segment address) and a flat address, the base address of the corresponding "
"aperture can be used. For GFX7-GFX8 these are available in the :ref:`amdgpu-"
"amdhsa-hsa-aql-queue` the address of which can be obtained with Queue Ptr "
"SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). For GFX9-"
"GFX11 the aperture base addresses are directly available as inline constant "
"registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. In 64-"
"bit address mode the aperture sizes are 2^32 bytes and the base is aligned "
"to 2^32 which makes it easier to convert from flat to segment or segment to "
"flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:920
msgid ""
"A global address space address has the same value when used as a flat "
"address so no conversion is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:936
msgid "**Global and Constant**"
msgstr ""

#: ../../../AMDGPUUsage.rst:924
msgid ""
"The global and constant address spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:929
msgid ""
"Using the constant address space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. As the constant address space could only be modified on the host "
"side, a generic pointer loaded from the constant address space is safe to be "
"assumed as a global pointer since only the device global memory is visible "
"and managed on the host side. The vector and scalar L1 caches are "
"invalidated of volatile data before each kernel dispatch execution to allow "
"constant memory to change values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:944
msgid "**Region**"
msgstr ""

#: ../../../AMDGPUUsage.rst:939
msgid ""
"The region address space uses the hardware Global Data Store (GDS). All "
"wavefronts executing on the same device will access the same memory for any "
"given region address. However, the same region address accessed by "
"wavefronts executing on different devices will access different memory. It "
"is higher performance than global memory. It is allocated by the runtime. "
"The data store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:954
msgid "**Local**"
msgstr ""

#: ../../../AMDGPUUsage.rst:947
msgid ""
"The local address space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates the wavefronts of a work-"
"group, and freed when all the wavefronts of a work-group have terminated. "
"All wavefronts belonging to the same work-group will access the same memory "
"for any given local address. However, the same local address accessed by "
"wavefronts belonging to different work-groups will access different memory. "
"It is higher performance than global memory. The data store (DS) "
"instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:994
msgid "**Private**"
msgstr ""

#: ../../../AMDGPUUsage.rst:957
msgid ""
"The private address space uses the hardware scratch memory support which "
"automatically allocates memory when it creates a wavefront and frees it when "
"a wavefronts terminates. The memory accessed by a lane of a wavefront for "
"any given private address will be different to the memory accessed by "
"another lane of the same or different wavefront for the same private address."
msgstr ""

#: ../../../AMDGPUUsage.rst:963
msgid ""
"If a kernel dispatch uses scratch, then the hardware allocates memory from a "
"pool of backing memory allocated by the runtime for each wavefront. The "
"lanes of the wavefront access this using dword (4 byte) interleaving. The "
"mapping used from private address to backing memory address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:968
msgid ""
"``wavefront-scratch-base + ((private-address / 4) * wavefront-size * 4) + "
"(wavefront-lane-id * 4) + (private-address % 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:972
msgid ""
"If each lane of a wavefront accesses the same private address, the "
"interleaving results in adjacent dwords being accessed and hence requires "
"fewer cache lines to be fetched."
msgstr ""

#: ../../../AMDGPUUsage.rst:976
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:980
msgid ""
"Scratch memory can be accessed in an interleaved manner using buffer "
"instructions with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. Multi-dword "
"access is not supported except by flat and scratch instructions in GFX9-"
"GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:986
msgid ""
"On targets without \"Globally Accessible Scratch\" (introduced in GFX125x), "
"code that manipulates the stack values in other lanes of a wavefront, such "
"as by ``addrspacecast``-ing stack pointers to generic ones and taking "
"offsets that reach other lanes or by explicitly constructing the scratch "
"buffer descriptor, triggers undefined behavior when it modifies the scratch "
"values of other lanes. The compiler may assume that such modifications do "
"not occur for such targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:993
msgid ""
"When using code object V5 ``LIBOMPTARGET_STACK_SIZE`` may be used to provide "
"the private segment size in bytes, for cases where a dynamic stack is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:997
msgid "**Constant 32-bit**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1017
msgid "**Buffer Fat Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1000
msgid ""
"The buffer fat pointer is an experimental address space that is currently "
"unsupported in the backend. It exposes a non-integral pointer that is in the "
"future intended to support the modelling of 128-bit buffer descriptors plus "
"a 32-bit offset into the buffer (in total encapsulating a 160-bit "
"*pointer*), allowing normal LLVM load/store/atomic operations to be used to "
"model the buffer descriptors used heavily in graphics workloads targeting "
"the backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:1008
msgid ""
"The buffer descriptor used to construct a buffer fat pointer must be *raw*: "
"the stride must be 0, the \"add tid\" flag must be 0, the swizzle enable "
"bits must be off, and the extent must be measured in bytes. (On subtargets "
"where bounds checking may be disabled, buffer fat pointers may choose to "
"enable it or not). The cache swizzle support introduced in gfx942 may be "
"used."
msgstr ""

#: ../../../AMDGPUUsage.rst:1014
msgid ""
"These pointers can be created by `addrspacecast` from a buffer resource "
"(`ptr addrspace(8)`) or by using `llvm.amdgcn.make.buffer.rsrc` to produce a "
"`ptr addrspace(7)` directly, which produces a buffer fat pointer with an "
"initial offset of 0 and prevents the address space cast from being rewritten "
"away."
msgstr ""

#: ../../../AMDGPUUsage.rst:1040
msgid "**Buffer Resource**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1020
msgid ""
"The buffer resource pointer, in address space 8, is the newer form for "
"representing buffer descriptors in AMDGPU IR, replacing their previous "
"representation as `<4 x i32>`. It is a non-integral pointer that represents "
"a 128-bit buffer descriptor resource (`V#`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1025
msgid ""
"Since, in general, a buffer resource supports complex addressing modes that "
"cannot be easily represented in LLVM (such as implicit swizzled access to "
"structured buffers), it is **illegal** to perform non-trivial address "
"computations, such as ``getelementptr`` operations, on buffer resources. "
"They may be passed to AMDGPU buffer intrinsics, and they may be converted to "
"and from ``i128``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1031
msgid ""
"Casting a buffer resource to a buffer fat pointer is permitted and adds an "
"offset of 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1034
msgid ""
"Buffer resources can be created from 64-bit pointers (which should be either "
"generic or global) using the `llvm.amdgcn.make.buffer.rsrc` intrinsic, which "
"takes the pointer, which becomes the base of the resource, the 16-bit stride "
"(and swzizzle control) field stored in bits `63:48` of a `V#`, the 32-bit "
"NumRecords/extent field (bits `95:64`), and the 32-bit flags field (bits "
"`127:96`). The specific interpretation of these fields varies by the target "
"architecture and is detailed in the ISA descriptions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1058
msgid "**Buffer Strided Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1043
msgid ""
"The buffer index pointer is an experimental address space. It represents a "
"128-bit buffer descriptor and a 32-bit offset, like the **Buffer Fat "
"Pointer**. Additionally, it contains an index into the buffer, which allows "
"the direct addressing of structured elements. These components appear in "
"that order, i.e., the descriptor comes first, then the 32-bit offset "
"followed by the 32-bit index."
msgstr ""

#: ../../../AMDGPUUsage.rst:1050
msgid ""
"The bits in the buffer descriptor must meet the following requirements: the "
"stride is the size of a structured element, the \"add tid\" flag must be 0, "
"and the swizzle enable bits must be off."
msgstr ""

#: ../../../AMDGPUUsage.rst:1054
msgid ""
"These pointers can be created by `addrspacecast` from a buffer resource "
"(`ptr addrspace(8)`) or by using `llvm.amdgcn.make.buffer.rsrc` to produce a "
"`ptr addrspace(9)` directly, which produces a buffer strided pointer whose "
"initial index and offset values are both 0. This prevents the address space "
"cast from being rewritten away."
msgstr ""

#: ../../../AMDGPUUsage.rst:1065
msgid "**Streamout Registers**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1061
msgid ""
"Dedicated registers used by the GS NGG Streamout Instructions. The register "
"file is modelled as a memory in a distinct address space because it is "
"indexed by an address-like offset in place of named registers, and because "
"register accesses affect LGKMcnt. This is an internal address space used "
"only by the compiler. Do not use this address space for IR pointers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1070
msgid "Memory Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1072
msgid ""
"This section provides LLVM memory synchronization scopes supported by the "
"AMDGPU backend memory model when the target triple OS is ``amdhsa`` (see :"
"ref:`amdgpu-amdhsa-memory-model` and :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1076
msgid ""
"The memory model supported is based on the HSA memory model [HSA]_ which is "
"based in turn on HRF-indirect with scope inclusion [HRF]_. The happens-"
"before relation is transitive over the synchronizes-with relation "
"independent of scope and synchronizes-with allows the memory scope instances "
"to be inclusive (see table :ref:`amdgpu-amdhsa-llvm-sync-scopes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1082
msgid ""
"This is different to the OpenCL [OpenCL]_ memory model which does not have "
"scope inclusion and requires the memory scopes to exactly match. However, "
"this is conservatively correct for OpenCL."
msgstr ""

#: ../../../AMDGPUUsage.rst:1086
msgid "AMDHSA LLVM Sync Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1090
msgid "LLVM Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:1092 ../../../AMDGPUUsage.rst:2536
#: ../../../AMDGPUUsage.rst:2542 ../../../AMDGPUUsage.rst:2543
#: ../../../AMDGPUUsage.rst:2544 ../../../AMDGPUUsage.rst:2546
#: ../../../AMDGPUUsage.rst:2547 ../../../AMDGPUUsage.rst:2548
#: ../../../AMDGPUUsage.rst:2926 ../../../AMDGPUUsage.rst:6605
#: ../../../AMDGPUUsage.rst:6606 ../../../AMDGPUUsage.rst:6772
#: ../../../AMDGPUUsage.rst:6799 ../../../AMDGPUUsage.rst:6800
#: ../../../AMDGPUUsage.rst:6826 ../../../AMDGPUUsage.rst:7000
#: ../../../AMDGPUUsage.rst:7002 ../../../AMDGPUUsage.rst:7034
#: ../../../AMDGPUUsage.rst:7239 ../../../AMDGPUUsage.rst:7241
#: ../../../AMDGPUUsage.rst:7273 ../../../AMDGPUUsage.rst:7538
#: ../../../AMDGPUUsage.rst:7540 ../../../AMDGPUUsage.rst:7609
#: ../../../AMDGPUUsage.rst:7878 ../../../AMDGPUUsage.rst:8032
#: ../../../AMDGPUUsage.rst:8059 ../../../AMDGPUUsage.rst:8060
#: ../../../AMDGPUUsage.rst:8086 ../../../AMDGPUUsage.rst:8543
#: ../../../AMDGPUUsage.rst:8545 ../../../AMDGPUUsage.rst:8611
#: ../../../AMDGPUUsage.rst:8684 ../../../AMDGPUUsage.rst:9047
#: ../../../AMDGPUUsage.rst:9049 ../../../AMDGPUUsage.rst:9098
#: ../../../AMDGPUUsage.rst:9155 ../../../AMDGPUUsage.rst:9683
#: ../../../AMDGPUUsage.rst:9685 ../../../AMDGPUUsage.rst:9795
#: ../../../AMDGPUUsage.rst:9886 ../../../AMDGPUUsage.rst:10198
#: ../../../AMDGPUUsage.rst:10353 ../../../AMDGPUUsage.rst:10380
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10410
#: ../../../AMDGPUUsage.rst:10844 ../../../AMDGPUUsage.rst:10846
#: ../../../AMDGPUUsage.rst:10912 ../../../AMDGPUUsage.rst:10985
#: ../../../AMDGPUUsage.rst:11370 ../../../AMDGPUUsage.rst:11372
#: ../../../AMDGPUUsage.rst:11421 ../../../AMDGPUUsage.rst:11491
#: ../../../AMDGPUUsage.rst:12031 ../../../AMDGPUUsage.rst:12033
#: ../../../AMDGPUUsage.rst:12143 ../../../AMDGPUUsage.rst:12247
#: ../../../AMDGPUUsage.rst:12556 ../../../AMDGPUUsage.rst:12709
#: ../../../AMDGPUUsage.rst:12739 ../../../AMDGPUUsage.rst:12740
#: ../../../AMDGPUUsage.rst:12772 ../../../AMDGPUUsage.rst:13101
#: ../../../AMDGPUUsage.rst:13103 ../../../AMDGPUUsage.rst:13191
#: ../../../AMDGPUUsage.rst:13542 ../../../AMDGPUUsage.rst:13544
#: ../../../AMDGPUUsage.rst:13605 ../../../AMDGPUUsage.rst:14022
#: ../../../AMDGPUUsage.rst:14024 ../../../AMDGPUUsage.rst:14146
#: ../../../AMDGPUUsage.rst:14569 ../../../AMDGPUUsage.rst:14768
#: ../../../AMDGPUUsage.rst:14771 ../../../AMDGPUUsage.rst:14772
#: ../../../AMDGPUUsage.rst:14773 ../../../AMDGPUUsage.rst:14777
#: ../../../AMDGPUUsage.rst:14778 ../../../AMDGPUUsage.rst:14779
#: ../../../AMDGPUUsage.rst:14792 ../../../AMDGPUUsage.rst:14820
#: ../../../AMDGPUUsage.rst:14821 ../../../AMDGPUUsage.rst:14849
#: ../../../AMDGPUUsage.rst:15189 ../../../AMDGPUUsage.rst:15191
#: ../../../AMDGPUUsage.rst:15275 ../../../AMDGPUUsage.rst:15636
#: ../../../AMDGPUUsage.rst:15638 ../../../AMDGPUUsage.rst:15696
#: ../../../AMDGPUUsage.rst:16157 ../../../AMDGPUUsage.rst:16159
#: ../../../AMDGPUUsage.rst:16275 ../../../AMDGPUUsage.rst:16703
#: ../../../AMDGPUUsage.rst:16918 ../../../AMDGPUUsage.rst:16946
#: ../../../AMDGPUUsage.rst:16947 ../../../AMDGPUUsage.rst:16975
#: ../../../AMDGPUUsage.rst:17269 ../../../AMDGPUUsage.rst:17271
#: ../../../AMDGPUUsage.rst:17336 ../../../AMDGPUUsage.rst:17694
#: ../../../AMDGPUUsage.rst:17696 ../../../AMDGPUUsage.rst:17750
#: ../../../AMDGPUUsage.rst:18159 ../../../AMDGPUUsage.rst:18161
#: ../../../AMDGPUUsage.rst:18261 ../../../AMDGPUUsage.rst:18671
#: ../../../AMDGPUUsage.rst:18758 ../../../AMDGPUUsage.rst:18787
#: ../../../AMDGPUUsage.rst:18800 ../../../AMDGPUUsage.rst:18828
#: ../../../AMDGPUUsage.rst:18834 ../../../AMDGPUUsage.rst:18841
#: ../../../AMDGPUUsage.rst:19674
msgid "*none*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1092
msgid "The default: ``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1094 ../../../AMDGPUUsage.rst:1108
#: ../../../AMDGPUUsage.rst:1121 ../../../AMDGPUUsage.rst:1137
#: ../../../AMDGPUUsage.rst:1148
msgid ""
"Synchronizes with, and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) for all address "
"spaces (except private, or generic that accesses private) provided the other "
"operation's sync scope is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1100
msgid "``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1101
msgid "``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1103 ../../../AMDGPUUsage.rst:1116
#: ../../../AMDGPUUsage.rst:1129
msgid "``workgroup`` and executed by a thread in the same work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1105 ../../../AMDGPUUsage.rst:1118
#: ../../../AMDGPUUsage.rst:1131 ../../../AMDGPUUsage.rst:1145
msgid "``wavefront`` and executed by a thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1108
msgid "``agent``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1114
msgid "``system`` or ``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1121
msgid "``cluster``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1127
msgid ""
"``system``, ``agent`` or ``cluster`` and executed by a thread on the same "
"cluster."
msgstr ""

#: ../../../AMDGPUUsage.rst:1134
msgid ""
"On targets that do not support workgroup cluster launch mode, this behaves "
"like ``agent`` scope instead."
msgstr ""

#: ../../../AMDGPUUsage.rst:1137
msgid "``workgroup``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1143
msgid ""
"``system``, ``agent`` or ``workgroup`` and executed by a thread in the same "
"work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1148
msgid "``wavefront``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1154
msgid ""
"``system``, ``agent``, ``workgroup`` or ``wavefront`` and executed by a "
"thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1158
msgid "``singlethread``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1158
msgid ""
"Only synchronizes with and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) running in the "
"same thread for all address spaces (for example, in signal handlers)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid "``one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid ""
"Same as ``system`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1167
msgid "``agent-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1167
msgid ""
"Same as ``agent`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1170
msgid "``cluster-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1170
msgid ""
"Same as ``cluster`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1173
msgid "``workgroup-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1173
msgid ""
"Same as ``workgroup`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1176
msgid "``wavefront-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1176
msgid ""
"Same as ``wavefront`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1179
msgid "``singlethread-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1179
msgid ""
"Same as ``singlethread`` but only synchronizes with other operations within "
"the same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1184
msgid "Target Types"
msgstr ""

#: ../../../AMDGPUUsage.rst:1186
msgid "The AMDGPU backend implements some target extension types."
msgstr ""

#: ../../../AMDGPUUsage.rst:1191
msgid "Named Barriers"
msgstr ""

#: ../../../AMDGPUUsage.rst:1193
msgid ""
"Named barriers are fixed function hardware barrier objects that are "
"available in gfx12.5+ in addition to the traditional default barriers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1196
msgid ""
"In LLVM IR, named barriers are represented by global variables of type "
"``target(\"amdgcn.named.barrier\", 0)`` in the LDS address space. Named "
"barrier global variables do not occupy actual LDS memory, but their lifetime "
"and allocation scope matches that of global variables in LDS. Programs in "
"LLVM IR refer to named barriers using pointers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1202
msgid ""
"The following named barrier types are supported in global variables, defined "
"recursively:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1205
msgid "a single, standalone ``target(\"amdgcn.named.barrier\", 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1206
msgid "an array of supported types"
msgstr ""

#: ../../../AMDGPUUsage.rst:1207
msgid "a struct containing a single element of supported type"
msgstr ""

#: ../../../AMDGPUUsage.rst:1220
msgid "Named barrier types may not be used in ``alloca``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1222
msgid ""
"Named barriers do not have an underlying byte representation. It is "
"undefined behavior to use a pointer to any part of a named barrier object as "
"the pointer operand of a regular memory access instruction or intrinsic. "
"Pointers to named barrier objects are intended to be used with dedicated "
"intrinsics. Reading from or writing to such pointers is undefined behavior."
msgstr ""

#: ../../../AMDGPUUsage.rst:1229
msgid "LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1231
msgid "The AMDGPU backend implements the following LLVM IR intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1233
msgid "*This section is WIP.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1235
msgid "AMDGPU LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1239 ../../../AMDGPUUsage.rst:1608
#: ../../../AMDGPUUsage.rst:18710
msgid "LLVM Intrinsic"
msgstr ""

#: ../../../AMDGPUUsage.rst:1241
msgid "llvm.amdgcn.sqrt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1241
msgid ""
"Provides direct access to v_sqrt_f64, v_sqrt_f32 and v_sqrt_f16 (on targets "
"with half support). Performs sqrt function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1244
msgid "llvm.amdgcn.log"
msgstr ""

#: ../../../AMDGPUUsage.rst:1244
msgid ""
"Provides direct access to v_log_f32 and v_log_f16 (on targets with half "
"support). Performs log2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1247
msgid "llvm.amdgcn.exp2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1247
msgid ""
"Provides direct access to v_exp_f32 and v_exp_f16 (on targets with half "
"support). Performs exp2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1250
msgid ":ref:`llvm.frexp <int_frexp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1250
msgid "Implemented for half, float and double."
msgstr ""

#: ../../../AMDGPUUsage.rst:1252
msgid ":ref:`llvm.log2 <int_log2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1252 ../../../AMDGPUUsage.rst:1266
msgid ""
"Implemented for float and half (and vectors of float or half). Not "
"implemented for double. Hardware provides 1ULP accuracy for float, and "
"0.51ULP for half. Float instruction does not natively support denormal "
"inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1258
msgid ":ref:`llvm.sqrt <int_sqrt>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1258
msgid "Implemented for double, float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1260
msgid ":ref:`llvm.log <int_log>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1260 ../../../AMDGPUUsage.rst:1262
#: ../../../AMDGPUUsage.rst:1264
msgid "Implemented for float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1262
msgid ":ref:`llvm.exp <int_exp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1264
msgid ":ref:`llvm.log10 <int_log10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1266
msgid ":ref:`llvm.exp2 <int_exp2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1272
msgid ":ref:`llvm.stacksave.p5 <int_stacksave>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1272 ../../../AMDGPUUsage.rst:1273
msgid "Implemented, must use the alloca address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1273
msgid ":ref:`llvm.stackrestore.p5 <int_stackrestore>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1275
msgid ":ref:`llvm.get.fpmode.i32 <int_get_fpmode>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1275
msgid ""
"The natural floating-point mode type is i32. This is implemented by "
"extracting relevant bits out of the MODE register with s_getreg_b32. The "
"first 10 bits are the core floating-point mode. Bits 12:18 are the exception "
"mask. On gfx9+, bit 23 is FP16_OVFL. Bitfields not relevant to floating-"
"point instructions are 0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:1282
msgid ":ref:`llvm.get.rounding<int_get_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1282
msgid ""
"AMDGPU supports two separately controllable rounding modes depending on the "
"floating-point type. One controls float, and the other controls both double "
"and half operations. If both modes are the same, returns one of the standard "
"return values. If the modes are different, returns one of :ref:`12 extended "
"values <amdgpu-rounding-mode-enumeration-values-table>` describing the two "
"modes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1291
msgid ""
"To nearest, ties away from zero is not a supported mode. The raw rounding "
"mode values in the MODE register do not exactly match the FLT_ROUNDS values, "
"so a conversion is performed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid ":ref:`llvm.set.rounding<int_set_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid ""
"Input value expected to be one of the valid results from '``llvm.get."
"rounding``'. Rounding mode is undefined if not passed a valid input. This "
"should be a wave uniform value. In case of a divergent input value, the "
"first active lane's value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:1302
msgid ":ref:`llvm.get.fpenv<int_get_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1302
msgid ""
"Returns the current value of the AMDGPU floating point environment. This "
"stores information related to the current rounding mode, denormalization "
"mode, enabled traps, and floating point exceptions. The format is a 64-bit "
"concatenation of the MODE and TRAPSTS registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1307
msgid ":ref:`llvm.set.fpenv<int_set_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1307
msgid "Sets the floating point environment to the specified state."
msgstr ""

#: ../../../AMDGPUUsage.rst:1308
msgid "llvm.amdgcn.load.to.lds.p<1/7>"
msgstr ""

#: ../../../AMDGPUUsage.rst:1308
msgid ""
"Loads values from global memory (either in the form of a global a raw fat "
"buffer pointer) to LDS. The size of the data copied can be 1, 2, or 4 bytes "
"(and gfx950 also allows 12 or 16 bytes). The LDS pointer argument should be "
"wavefront-uniform; the global pointer need not be. The LDS pointer is "
"implicitly offset by 4 * lane_id bytes for size <= 4 bytes and 16 * lane_id "
"bytes for larger sizes. This lowers to `global_load_lds`, `buffer_load_* ... "
"lds`, or `global_load__* ... lds` depending on address space and "
"architecture. `amdgcn.global.load.lds` has the same semantics as `amdgcn."
"load.to.lds.p1`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1317
msgid "llvm.amdgcn.readfirstlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1317
msgid ""
"Provides direct access to v_readfirstlane_b32. Returns the value in the "
"lowest active lane of the input operand. Currently implemented for i16, i32, "
"float, half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, "
"pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1322
msgid "llvm.amdgcn.readlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1322
msgid ""
"Provides direct access to v_readlane_b32. Returns the value in the specified "
"lane of the first input operand. The second operand specifies the lane to "
"read from. Currently implemented for i16, i32, float, half, bfloat, <2 x "
"i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-"
"bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1328
msgid "llvm.amdgcn.writelane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1328
msgid ""
"Provides direct access to v_writelane_b32. Writes value in the first input "
"operand to the specified lane of divergent output. The second operand "
"specifies the lane to write. Currently implemented for i16, i32, float, "
"half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1334
msgid "llvm.amdgcn.wave.reduce.umin"
msgstr ""

#: ../../../AMDGPUUsage.rst:1334
msgid ""
"Performs an arithmetic unsigned min reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1344
msgid "llvm.amdgcn.wave.reduce.umax"
msgstr ""

#: ../../../AMDGPUUsage.rst:1344
msgid ""
"Performs an arithmetic unsigned max reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1354
msgid "llvm.amdgcn.permlane16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1354
msgid ""
"Provides direct access to v_permlane16_b32. Performs arbitrary gather-style "
"operation within a row (16 contiguous lanes) of the second input operand. "
"The third and fourth inputs must be scalar values. These are combined into a "
"single 64-bit value representing lane selects used to swizzle within each "
"row. Currently implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 "
"x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-bit "
"vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1361
msgid "llvm.amdgcn.permlanex16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1361
msgid ""
"Provides direct access to v_permlanex16_b32. Performs arbitrary gather-style "
"operation across two rows of the second input operand (each row is 16 "
"contiguous lanes). The third and fourth inputs must be scalar values. These "
"are combined into a single 64-bit value representing lane selects used to "
"swizzle within each row. Currently implemented for i16, i32, float, half, "
"bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1368
msgid "llvm.amdgcn.permlane64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1368
msgid ""
"Provides direct access to v_permlane64_b32. Performs a specific permutation "
"across lanes of the input operand where the high half and low half of a "
"wave64 are swapped. Performs no operation in wave32 mode. Currently "
"implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 x half>, <2 x "
"bfloat>, i64, double, pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1374
msgid "llvm.amdgcn.udot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1374
msgid ""
"Provides direct access to v_dot2_u32_u16 across targets which support such "
"instructions. This performs an unsigned dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1379
msgid "llvm.amdgcn.udot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1379
msgid ""
"Provides direct access to v_dot4_u32_u8 across targets which support such "
"instructions. This performs an unsigned dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1385
msgid "llvm.amdgcn.udot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1385
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs an unsigned dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1391
msgid "llvm.amdgcn.sdot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1391
msgid ""
"Provides direct access to v_dot2_i32_i16 across targets which support such "
"instructions. This performs a signed dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output. When applicable (e.g. no clamping), this is lowered into "
"v_dot2c_i32_i16 for targets which support it."
msgstr ""

#: ../../../AMDGPUUsage.rst:1398
msgid "llvm.amdgcn.sdot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1398
msgid ""
"Provides direct access to v_dot4_i32_i8 across targets which support such "
"instructions. This performs a signed dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot4c_i32_i8 for "
"targets which support it. RDNA3 does not offer v_dot4_i32_i8, and rather "
"offers v_dot4_i32_iu8 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1410
msgid "llvm.amdgcn.sdot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1410
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs a signed dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot8c_i32_i4 for "
"targets which support it. RDNA3 does not offer v_dot8_i32_i4, and rather "
"offers v_dot4_i32_iu4 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1422
msgid "llvm.amdgcn.sudot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1422
msgid ""
"Provides direct access to v_dot4_i32_iu8 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 4 8bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1427
msgid "llvm.amdgcn.sudot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1427
msgid ""
"Provides direct access to v_dot8_i32_iu4 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 8 4bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1432
msgid "llvm.amdgcn.sched.barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1432
msgid ""
"Controls the types of instructions that may be allowed to cross the "
"intrinsic during instruction scheduling. The parameter is a mask for the "
"instruction types that can cross the intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1436
msgid "0x0000: No instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1437
msgid ""
"0x0001: All, non-memory, non-side-effect producing instructions may be "
"scheduled across sched_barrier, *i.e.* allow ALU instructions to pass."
msgstr ""

#: ../../../AMDGPUUsage.rst:1439
msgid "0x0002: VALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1440
msgid "0x0004: SALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1441
msgid "0x0008: MFMA/WMMA instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1442
msgid "0x0010: All VMEM instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1443
msgid "0x0020: VMEM read instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1444
msgid "0x0040: VMEM write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1445
msgid "0x0080: All DS instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1446
msgid "0x0100: All DS read instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1447
msgid ""
"0x0200: All DS write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1448
msgid ""
"0x0400: All Transcendental (e.g. V_EXP) instructions may be scheduled across "
"sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1450
msgid "llvm.amdgcn.sched.group.barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1450
msgid ""
"Creates schedule groups with specific properties to create custom scheduling "
"pipelines. The ordering between groups is enforced by the instruction "
"scheduler. The intrinsic applies to the code that precedes the intrinsic. "
"The intrinsic takes three values that control the behavior of the schedule "
"groups."
msgstr ""

#: ../../../AMDGPUUsage.rst:1455
msgid ""
"Mask : Classify instruction groups using the llvm.amdgcn.sched_barrier mask "
"values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1456
msgid "Size : The number of instructions that are in the group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1457
msgid "SyncID : Order is enforced between groups with matching values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1459
msgid ""
"The mask can include multiple instruction types. It is undefined behavior to "
"set values beyond the range of valid masks."
msgstr ""

#: ../../../AMDGPUUsage.rst:1462
msgid ""
"Combining multiple sched_group_barrier intrinsics enables an ordering of "
"specific instruction types during instruction scheduling. For example, the "
"following enforces a sequence of 1 VMEM read, followed by 1 VALU "
"instruction, followed by 5 MFMA instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VMEM read``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(32, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VALU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(2, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 5 MFMA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(8, 5, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1474
msgid "llvm.amdgcn.iglp.opt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1474
msgid ""
"An **experimental** intrinsic for instruction group level parallelism. The "
"intrinsic implements predefined instruction scheduling orderings. The "
"intrinsic applies to the surrounding scheduling region. The intrinsic takes "
"a value that specifies the strategy.  The compiler implements two strategies."
msgstr ""

#: ../../../AMDGPUUsage.rst:1479
msgid "Interleave DS and MFMA instructions for small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1480
msgid "Interleave DS and MFMA instructions for single wave small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1481
msgid ""
"Interleave TRANS and MFMA instructions, as well as their VALU and DS "
"predecessors, for attention kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1482
msgid ""
"Interleave TRANS and MFMA instructions, with no predecessor interleaving, "
"for attention kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1484
msgid ""
"Only one iglp_opt intrinsic may be used in a scheduling region. The iglp_opt "
"intrinsic cannot be combined with sched_barrier or sched_group_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1487
msgid "The iglp_opt strategy implementations are subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:1489
msgid "llvm.amdgcn.atomic.cond.sub.u32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1489
msgid ""
"Provides direct access to flat_atomic_cond_sub_u32, "
"global_atomic_cond_sub_u32 and ds_cond_sub_u32 based on address space on "
"gfx12 targets. This performs a subtraction only if the memory value is "
"greater than or equal to the data value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1494
msgid "llvm.amdgcn.s.barrier.signal.isfirst"
msgstr ""

#: ../../../AMDGPUUsage.rst:1494
msgid ""
"Provides access to the s_barrier_signal_first instruction; additionally "
"ensures that the result value is valid even when the intrinsic is used from "
"a wave that is not running in a workgroup."
msgstr ""

#: ../../../AMDGPUUsage.rst:1498
msgid "llvm.amdgcn.s.getpc"
msgstr ""

#: ../../../AMDGPUUsage.rst:1498
msgid ""
"Provides access to the s_getpc_b64 instruction, but with the return value "
"sign-extended from the width of the underlying PC hardware register even on "
"processors where the s_getpc_b64 instruction returns a zero-extended value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1502
msgid "llvm.amdgcn.ballot"
msgstr ""

#: ../../../AMDGPUUsage.rst:1502
msgid ""
"Returns a bitfield(i32 or i64) containing the result of its i1 argument in "
"all active lanes, and zero in all inactive lanes. Provides a way to convert "
"i1 in LLVM IR to i32 or i64 lane mask - bitfield used by hardware to control "
"active lanes when used in EXEC register. For example, ballot(i1 true) return "
"EXEC mask."
msgstr ""

#: ../../../AMDGPUUsage.rst:1508
msgid "llvm.amdgcn.mfma.scale.f32.16x16x128.f8f6f4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1508
msgid ""
"Emit `v_mfma_scale_f32_16x16x128_f8f6f4` to set the scale factor. The last 4 "
"operands correspond to the scale inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1511
msgid "2-bit byte index to use for each lane for matrix A"
msgstr ""

#: ../../../AMDGPUUsage.rst:1512
msgid "Matrix A scale values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1513
msgid "2-bit byte index to use for each lane for matrix B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1514
msgid "Matrix B scale values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1516
msgid "llvm.amdgcn.mfma.scale.f32.32x32x64.f8f6f4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1516
msgid "Emit `v_mfma_scale_f32_32x32x64_f8f6f4`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1518
msgid "llvm.amdgcn.permlane16.swap"
msgstr ""

#: ../../../AMDGPUUsage.rst:1518
msgid ""
"Provide direct access to `v_permlane16_swap_b32` instruction on supported "
"targets. Swaps the values across lanes of first 2 operands. Odd rows of the "
"first operand are swapped with even rows of the second operand (one row is "
"16 lanes). Returns a pair for the swapped registers. The first element of "
"the return corresponds to the swapped element of the first argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:1524
msgid "llvm.amdgcn.permlane32.swap"
msgstr ""

#: ../../../AMDGPUUsage.rst:1524
msgid ""
"Provide direct access to `v_permlane32_swap_b32` instruction on supported "
"targets. Swaps the values across lanes of first 2 operands. Rows 2 and 3 of "
"the first operand are swapped with rows 0 and 1 of the second operand (one "
"row is 16 lanes). Returns a pair for the swapped registers. The first "
"element of the return corresponds to the swapped element of the first "
"argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:1530
msgid "llvm.amdgcn.mov.dpp"
msgstr ""

#: ../../../AMDGPUUsage.rst:1530
msgid ""
"The llvm.amdgcn.mov.dpp.`<type>` intrinsic represents the mov.dpp operation "
"in AMDGPU. This operation is being deprecated and can be replaced with llvm."
"amdgcn.update.dpp."
msgstr ""

#: ../../../AMDGPUUsage.rst:1533
msgid "llvm.amdgcn.update.dpp"
msgstr ""

#: ../../../AMDGPUUsage.rst:1533
msgid ""
"The llvm.amdgcn.update.dpp.`<type>` intrinsic represents the update.dpp "
"operation in AMDGPU. It takes an old value, a source operand, a DPP control "
"operand, a row mask, a bank mask, and a bound control. Various data types "
"are supported, including, bf16, f16, f32, f64, i16, i32, i64, p0, p3, p5, "
"v2f16, v2f32, v2i16, v2i32, v2p0, v3i32, v4i32, v8f16. This operation is "
"equivalent to a sequence of v_mov_b32 operations. It is preferred over llvm."
"amdgcn.mov.dpp.`<type>` for future use. `llvm.amdgcn.update.dpp.<type> <old> "
"<src> <dpp_ctrl> <row_mask> <bank_mask> <bound_ctrl>` Should be equivalent "
"to:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1541
msgid "`v_mov_b32 <dest> <old>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1542
msgid "`v_mov_b32 <dest> <src> <dpp_ctrl> <row_mask> <bank_mask> <bound_ctrl>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1544
msgid ":ref:`llvm.prefetch <int_prefetch>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1544
msgid ""
"Implemented on gfx1250, ignored on earlier targets. First argument is flat, "
"global, or constant address space pointer. Any other address space is not "
"supported. On gfx125x generates flat_prefetch_b8 or global_prefetch_b8 and "
"brings data to GL2. Second argument is rw and currently ignored. Can be 0 or "
"1. Third argument is locality, 0-3. Translates to memory scope:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1551
msgid "0 - SCOPE_SYS"
msgstr ""

#: ../../../AMDGPUUsage.rst:1552
msgid "1 - SCOPE_DEV"
msgstr ""

#: ../../../AMDGPUUsage.rst:1553
msgid "2 - SCOPE_SE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1554
msgid "3 - SCOPE_SE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1556
msgid ""
"Note that SCOPE_CU is not generated and not safe on an invalid address. "
"Fourth argument is cache type:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1559
msgid "0 - Instruction cache, currently ignored and no code is generated."
msgstr ""

#: ../../../AMDGPUUsage.rst:1560
msgid "1 - Data cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:1562
msgid "Instruction cache prefetches are unsafe on invalid address."
msgstr ""

#: ../../../AMDGPUUsage.rst:1567
msgid "List AMDGPU intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1570 ../../../AMDGPUUsage.rst:18682
msgid "'``llvm.amdgcn.cooperative.atomic``' Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1572
msgid ""
"The ``llvm.amdgcn.cooperative.atomic`` :ref:`family of intrinsics<amdgpu-"
"cooperative-atomic-intrinsics-table>` provide atomic load and store "
"operations to a naturally-aligned contiguous memory regions. Memory is "
"accessed cooperatively by a collection of convergent threads, with each "
"thread accessing a fraction of the contiguous memory region."
msgstr ""

#: ../../../AMDGPUUsage.rst:1579
msgid "The memory model described here is imprecise; see SWDEV-536264."
msgstr ""

#: ../../../AMDGPUUsage.rst:1581
msgid ""
"This intrinsic has a memory ordering and may be used to synchronize-with "
"another cooperative atomic. If the memory ordering is relaxed, it may pair "
"with a fence if that same fence is executed by all participating threads "
"with the same synchronization scope and set of address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:1585
msgid ""
"In both cases, a synchronize-with relation can only be established between "
"cooperative atomics with the same total access size."
msgstr ""

#: ../../../AMDGPUUsage.rst:1588
msgid ""
"Each target may have additional restrictions on how the intrinsic may be "
"used; see :ref:`the table below<amdgpu-llvm-ir-cooperative-atomic-intrinsics-"
"availability>`. Targets not covered in the table do not support these "
"intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1592
msgid "AMDGPU Cooperative Atomic Intrinsics Availability"
msgstr ""

#: ../../../AMDGPUUsage.rst:1596
msgid "GFX Version"
msgstr ""

#: ../../../AMDGPUUsage.rst:1598
msgid "GFX 12.5"
msgstr ""

#: ../../../AMDGPUUsage.rst:1598
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx125x-cooperative-atomics`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1601
msgid ""
"If the intrinsic is used without meeting all of the above conditions, or the "
"target-specific conditions, then this intrinsic causes undefined behavior."
msgstr ""

#: ../../../AMDGPUUsage.rst:1604
msgid "AMDGPU Cooperative Atomic Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1608
msgid "Number of Threads Used"
msgstr ""

#: ../../../AMDGPUUsage.rst:1608
msgid "Access Size Per Thread"
msgstr ""

#: ../../../AMDGPUUsage.rst:1608
msgid "Total Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:1612 ../../../AMDGPUUsage.rst:18712
msgid "``llvm.amdgcn.cooperative.atomic.store.32x4B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1612 ../../../AMDGPUUsage.rst:1614
msgid "4B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1612 ../../../AMDGPUUsage.rst:1614
#: ../../../AMDGPUUsage.rst:1616 ../../../AMDGPUUsage.rst:1618
#: ../../../AMDGPUUsage.rst:1620 ../../../AMDGPUUsage.rst:1622
msgid "128B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1614 ../../../AMDGPUUsage.rst:18714
msgid "``llvm.amdgcn.cooperative.atomic.load.32x4B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1616 ../../../AMDGPUUsage.rst:18716
msgid "``llvm.amdgcn.cooperative.atomic.store.16x8B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1616 ../../../AMDGPUUsage.rst:1618
#: ../../../AMDGPUUsage.rst:3069 ../../../AMDGPUUsage.rst:5901
#: ../../../AMDGPUUsage.rst:6039
msgid "16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1616 ../../../AMDGPUUsage.rst:1618
msgid "8B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1618 ../../../AMDGPUUsage.rst:18718
msgid "``llvm.amdgcn.cooperative.atomic.load.16x8B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1620 ../../../AMDGPUUsage.rst:18720
msgid "``llvm.amdgcn.cooperative.atomic.store.8x16B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1620 ../../../AMDGPUUsage.rst:1622
msgid "16B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1622 ../../../AMDGPUUsage.rst:18722
msgid "``llvm.amdgcn.cooperative.atomic.load.8x16B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1626
msgid ""
"The intrinsics are available for the global (``.p1`` suffix) and generic (``."
"p0`` suffix) address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:1628
msgid ""
"The atomic ordering operand (3rd operand for ``.store``, 2nd for ``.load``) "
"is an integer that follows the C ABI encoding of atomic memory orderings. "
"The supported values are in :ref:`the table below<amdgpu-cooperative-atomic-"
"intrinsics-atomic-memory-orderings-table>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1632
msgid "AMDGPU Cooperative Atomic Intrinsics Atomic Memory Orderings"
msgstr ""

#: ../../../AMDGPUUsage.rst:1636 ../../../AMDGPUUsage.rst:2184
#: ../../../AMDGPUUsage.rst:2215 ../../../AMDGPUUsage.rst:2318
#: ../../../AMDGPUUsage.rst:2345 ../../../AMDGPUUsage.rst:2380
#: ../../../AMDGPUUsage.rst:2407 ../../../AMDGPUUsage.rst:2439
#: ../../../AMDGPUUsage.rst:2639 ../../../AMDGPUUsage.rst:2803
#: ../../../AMDGPUUsage.rst:2924 ../../../AMDGPUUsage.rst:3166
#: ../../../AMDGPUUsage.rst:3208 ../../../AMDGPUUsage.rst:6018
#: ../../../AMDGPUUsage.rst:6048 ../../../AMDGPUUsage.rst:6066
#: ../../../AMDGPUUsage.rst:19575 ../../../AMDGPUUsage.rst:19715
msgid "Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1636
msgid "Atomic Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:1636 ../../../AMDGPUUsage.rst:3206
msgid "Notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1639
msgid "``0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1639
msgid "``relaxed``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1639
msgid "The default for unsupported values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1641
msgid "``2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1641
msgid "``acquire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1641
msgid "Only for ``.load``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1643
msgid "``3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1643
msgid "``release``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1643
msgid "Only for ``.store``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1645
msgid "``5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1645
msgid "``seq_cst``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1648
msgid ""
"The last argument of the intrinsic is the synchronization scope as a "
"metadata string, which must be one of the supported :ref:`memory "
"scopes<amdgpu-memory-scopes>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1654
msgid "LLVM IR Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1656
msgid ""
"The AMDGPU backend implements the following target custom LLVM IR metadata."
msgstr ""

#: ../../../AMDGPUUsage.rst:1662
msgid "'``amdgpu.last.use``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1664
msgid ""
"Sets TH_LOAD_LU temporal hint on load instructions that support it. Takes "
"priority over nontemporal hint (TH_LOAD_NT). This takes no arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1673
msgid "'``amdgpu.no.remote.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1675
msgid ""
"Asserts a memory operation does not access bytes in host memory, or remote "
"connected peer device memory (the address must be device local). This is "
"intended for use with :ref:`atomicrmw <i_atomicrmw>` and other atomic "
"instructions. This is required to emit a native hardware instruction for "
"some :ref:`system scope <amdgpu-memory-scopes>` atomic operations on some "
"subtargets. For most integer atomic operations, this is a sufficient "
"restriction to emit a native atomic instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:1684
msgid ""
"An :ref:`atomicrmw <i_atomicrmw>` without metadata will be treated "
"conservatively as required to preserve the operation behavior in all cases. "
"This will typically be used in conjunction with :ref:`\\!amdgpu.no.fine."
"grained.memory<amdgpu_no_fine_grained_memory>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1704
msgid "'``amdgpu.no.fine.grained.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1706
msgid ""
"Asserts a memory access does not access bytes allocated in fine-grained "
"allocated memory. This is intended for use with :ref:`atomicrmw "
"<i_atomicrmw>` and other atomic instructions. This is required to emit a "
"native hardware instruction for some :ref:`system scope <amdgpu-memory-"
"scopes>` atomic operations on some subtargets. An :ref:`atomicrmw "
"<i_atomicrmw>` without metadata will be treated conservatively as required "
"to preserve the operation behavior in all cases. This will typically be used "
"in conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1730
msgid "'``amdgpu.ignore.denormal.mode``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1732
msgid ""
"For use with :ref:`atomicrmw <i_atomicrmw>` floating-point operations. "
"Indicates the handling of denormal inputs and results is insignificant and "
"may be inconsistent with the expected floating-point mode. This is necessary "
"to emit a native atomic instruction on some targets for some address spaces "
"where float denormals are unconditionally flushed. This is typically used in "
"conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>` and :ref:`\\!amdgpu.no.fine.grained."
"memory<amdgpu_no_fine_grained_memory>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1752
msgid "LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1754
msgid "The AMDGPU backend supports the following LLVM IR attributes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1756
msgid "AMDGPU LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1760
msgid "LLVM Attribute"
msgstr ""

#: ../../../AMDGPUUsage.rst:1762
msgid "\"amdgpu-flat-work-group-size\"=\"min,max\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1762
msgid ""
"Specify the minimum and maximum flat work group sizes that will be specified "
"when the kernel is dispatched. Generated by the "
"``amdgpu_flat_work_group_size`` CLANG attribute [CLANG-ATTR]_. The IR "
"implied default value is 1,1024. Clang may emit this attribute with more "
"restrictive bounds depending on language defaults. If the actual block or "
"workgroup size exceeds the limit at any point during the execution, the "
"behavior is undefined. For example, even if there is only one active thread "
"but the thread local id exceeds the limit, the behavior is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:1772
msgid "\"amdgpu-implicitarg-num-bytes\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1772
msgid ""
"Number of kernel argument bytes to add to the kernel argument block size for "
"the implicit arguments. This varies by OS and language (for OpenCL see :ref:"
"`opencl-kernel-implicit-arguments-appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1776
msgid "\"amdgpu-num-sgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1776
msgid ""
"Specifies the number of SGPRs to use. Generated by the ``amdgpu_num_sgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1778
msgid "\"amdgpu-num-vgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1778
msgid ""
"Specifies the number of VGPRs to use. Generated by the ``amdgpu_num_vgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1780
msgid "\"amdgpu-waves-per-eu\"=\"m,n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1780
msgid ""
"Specify the minimum and maximum number of waves per execution unit. "
"Generated by the ``amdgpu_waves_per_eu`` CLANG attribute [CLANG-ATTR]_. This "
"is an optimization hint, and the backend may not be able to satisfy the "
"request. If the specified range is incompatible with the function's \"amdgpu-"
"flat-work-group-size\" value, the implied occupancy bounds by the workgroup "
"size takes precedence."
msgstr ""

#: ../../../AMDGPUUsage.rst:1788
msgid "\"amdgpu-ieee\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1788
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the IEEE field of the "
"mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1792
msgid "\"amdgpu-dx10-clamp\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1792
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the DX10_CLAMP field of "
"the mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1797
msgid "\"amdgpu-no-workitem-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1797
msgid ""
"Indicates the function does not depend on the value of the llvm.amdgcn."
"workitem.id.x intrinsic. If a function is marked with this attribute, or "
"reached through a call site marked with this attribute, and that intrinsic "
"is called, the behavior of the program is undefined. (Whole-program "
"undefined behavior is used here because, for example, the absence of a "
"required workitem ID in the preloaded register set can mean that all other "
"preloaded registers are earlier than the compilation assumed they would be.) "
"The backend can generally infer this during code generation, so typically "
"there is no benefit to frontends marking functions with this."
msgstr ""

#: ../../../AMDGPUUsage.rst:1808
msgid "\"amdgpu-no-workitem-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1808
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1811
msgid "\"amdgpu-no-workitem-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1811
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1814
msgid "\"amdgpu-no-workgroup-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1814
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"x intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1817
msgid "\"amdgpu-no-workgroup-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1817
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1820
msgid "\"amdgpu-no-workgroup-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1820
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1823
msgid "\"amdgpu-no-cluster-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1823
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.cluster.id.x "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1826
msgid "\"amdgpu-no-cluster-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1826
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.cluster.id.y "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1829
msgid "\"amdgpu-no-cluster-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1829
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.cluster.id.z "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1832
msgid "\"amdgpu-no-dispatch-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1832
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.ptr "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid "\"amdgpu-no-implicitarg-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.implicitarg."
"ptr intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1838
msgid "\"amdgpu-no-dispatch-id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1838
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.id "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1841
msgid "\"amdgpu-no-queue-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1841
msgid ""
"Similar to amdgpu-no-workitem-id-x, except for the llvm.amdgcn.queue.ptr "
"intrinsic. Note that unlike the other ABI hint attributes, the queue pointer "
"may be required in situations where the intrinsic call does not directly "
"appear in the program. Some subtargets require the queue pointer to handle "
"some addrspacecasts, as well as the llvm.amdgcn.is.shared, llvm.amdgcn.is."
"private, llvm.trap, and llvm.debug intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1849
msgid "\"amdgpu-no-hostcall-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1849
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to the hostcall buffer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1853
msgid "\"amdgpu-no-heap-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1853
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to an initialized memory buffer that "
"conforms to the requirements of the malloc/free device library V1 version "
"implementation. If this attribute is absent, then the amdgpu-no-implicitarg-"
"ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1859
msgid "\"amdgpu-no-multigrid-sync-arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1859
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the multigrid synchronization pointer. If this attribute "
"is absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1863
msgid "\"amdgpu-no-default-queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1863
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the default queue pointer. If this attribute is absent, "
"then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1867
msgid "\"amdgpu-no-completion-action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1867
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the completion action pointer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1871
msgid "\"amdgpu-lds-size\"=\"min[,max]\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1871
msgid ""
"Min is the minimum number of bytes that will be allocated in the Local Data "
"Store at address zero. Variables are allocated within this frame using "
"absolute symbol metadata, primarily by the AMDGPULowerModuleLDS pass. "
"Optional max is the maximum number of bytes that will be allocated. Note "
"that min==max indicates that no further variables can be added to the frame. "
"This is an internal detail of how LDS variables are lowered, language front "
"ends should not set this attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1879
msgid "\"amdgpu-gds-size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1879
msgid "Bytes expected to be allocated at the start of GDS memory at entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1881
msgid "\"amdgpu-git-ptr-high\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1881
msgid ""
"The hard-wired high half of the address of the global information table for "
"AMDPAL OS type. 0xffffffff represents no hard-wired high half, since current "
"hardware only allows a 16-bit value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1885
msgid "\"amdgpu-32bit-address-high-bits\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1885
msgid ""
"Assumed high 32-bits for 32-bit address spaces which are really truncated 64-"
"bit addresses (i.e., addrspace(6))"
msgstr ""

#: ../../../AMDGPUUsage.rst:1888
msgid "\"amdgpu-color-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1888
msgid ""
"Indicates shader exports color information if set to 1. Defaults to 1 for :"
"ref:`amdgpu_ps <amdgpu-cc>`, and 0 for other calling conventions. Determines "
"the necessity and type of null exports when a shader terminates early by "
"killing lanes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1893
msgid "\"amdgpu-depth-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1893
msgid ""
"Indicates shader exports depth information if set to 1. Determines the "
"necessity and type of null exports when a shader terminates early by killing "
"lanes. A depth-only shader will export to depth channel when no null export "
"target is available (GFX11+)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1898
msgid "\"InitialPSInputAddr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1898
msgid ""
"Set the initial value of the `spi_ps_input_addr` register for :ref:"
"`amdgpu_ps <amdgpu-cc>` shaders. Any bits enabled by this value will be "
"enabled in the final register value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1902
msgid "\"amdgpu-wave-priority-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1902
msgid ""
"VALU instruction count threshold for adjusting wave priority. If exceeded, "
"temporarily raise the wave priority at the start of the shader function "
"until its last VMEM instructions to allow younger waves to issue their VMEM "
"instructions as well."
msgstr ""

#: ../../../AMDGPUUsage.rst:1907
msgid "\"amdgpu-memory-bound\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1907 ../../../AMDGPUUsage.rst:1909
msgid "Set internally by backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:1909
msgid "\"amdgpu-wave-limiter\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1911
msgid "\"amdgpu-unroll-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1911
msgid ""
"Set base cost threshold preference for loop unrolling within this function, "
"default is 300. Actual threshold may be varied by per-loop metadata or "
"reduced by heuristics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1915
msgid "\"amdgpu-max-num-workgroups\"=\"x,y,z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1915
msgid ""
"Specify the maximum number of work groups for the kernel dispatch in the X, "
"Y, and Z dimensions. Each number must be >= 1. Generated by the "
"``amdgpu_max_num_work_groups`` CLANG attribute [CLANG-ATTR]_. Clang only "
"emits this attribute when all the three numbers are >= 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:1920
msgid "\"amdgpu-hidden-argument\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1920
msgid ""
"This attribute is used internally by the backend to mark function arguments "
"as hidden. Hidden arguments are managed by the compiler and are not part of "
"the explicit arguments supplied by the user."
msgstr ""

#: ../../../AMDGPUUsage.rst:1924
msgid "\"amdgpu-agpr-alloc\"=\"min(,max)\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1924
msgid ""
"Indicates a minimum and maximum range for the number of AGPRs to make "
"available to allocate. The values will be rounded up to the next multiple of "
"the allocation granularity (4). The minimum value is interpreted as the "
"minimum required number of AGPRs for the function to allocate (that is, the "
"function requires no more than min registers). If only one value is "
"specified, it is interpreted as the minimum register budget. The maximum "
"will restrict allocation to use no more than max AGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1932
msgid ""
"The values may be ignored if satisfying it would violate other allocation "
"constraints."
msgstr ""

#: ../../../AMDGPUUsage.rst:1935
msgid ""
"The behavior is undefined if a function which requires more AGPRs than the "
"lower bound is reached through any function marked with a higher value of "
"this attribute. A minimum value of 0 indicates the function does not require "
"any AGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1940
msgid ""
"This is only relevant on targets with AGPRs which support accum_offset "
"(gfx90a+)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1942
msgid "\"amdgpu-sgpr-hazard-wait\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1942
msgid ""
"Disabled SGPR hazard wait insertion if set to 0. Exists for testing "
"performance impact of SGPR hazard waits only."
msgstr ""

#: ../../../AMDGPUUsage.rst:1945
msgid "\"amdgpu-sgpr-hazard-boundary-cull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1945
msgid ""
"Enable insertion of SGPR hazard cull sequences at function call boundaries. "
"Cull sequence reduces future hazard waits, but has a performance cost."
msgstr ""

#: ../../../AMDGPUUsage.rst:1948
msgid "\"amdgpu-sgpr-hazard-mem-wait-cull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1948
msgid ""
"Enable insertion of SGPR hazard cull sequences before memory waits. Cull "
"sequence reduces future hazard waits, but has a performance cost. Attempt to "
"amortize cost by overlapping with memory accesses."
msgstr ""

#: ../../../AMDGPUUsage.rst:1952
msgid "\"amdgpu-sgpr-hazard-mem-wait-cull-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1952
msgid ""
"Sets the number of active SGPR hazards that must be present before inserting "
"a cull sequence at a memory wait."
msgstr ""

#: ../../../AMDGPUUsage.rst:1955
msgid "\"amdgpu-promote-alloca-to-vector-max-regs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1955
msgid "Maximum vector size (in 32b registers) to create when promoting alloca."
msgstr ""

#: ../../../AMDGPUUsage.rst:1957
msgid "\"amdgpu-promote-alloca-to-vector-vgpr-ratio\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1957
msgid "Ratio of VGPRs to budget for promoting alloca to vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1959
msgid "\"amdgpu-dynamic-vgpr-block-size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1959
msgid ""
"Represents the size of a VGPR block in the \"Dynamic VGPR\" hardware mode, "
"introduced in GFX12. A value of 0 (default) means that dynamic VGPRs are not "
"enabled. Valid values for GFX12+ are 16 and 32. Waves launched in this mode "
"may allocate or deallocate the VGPRs using dedicated instructions, but may "
"not send the DEALLOC_VGPRS message. If a shader has this attribute, then all "
"its callees must match its value. An amd_cs_chain CC function with this "
"enabled has an extra symbol prefixed with \"_dvgpr$\" with the value of the "
"function symbol, offset by one less than the number of dynamic VGPR blocks "
"required by the function encoded in bits 5..3."
msgstr ""

#: ../../../AMDGPUUsage.rst:1972
msgid "\"amdgpu-cluster-dims\"=\"x,y,z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1972
msgid ""
"Specify the cluster workgroup dimensions. A value of \"0,0,0\" indicates "
"that cluster is disabled. A value of \"1024,1024,1024\" indicates that "
"cluster is enabled, but the dimensions cannot be determined at compile time. "
"Any other value explicitly specifies the cluster dimensions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1977
msgid "This is only relevant on targets with cluster support."
msgstr ""

#: ../../../AMDGPUUsage.rst:1983
msgid "Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1985
msgid "The AMDGPU backend supports the following calling conventions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1987
msgid "AMDGPU Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1991
msgid "Calling Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:1993
msgid "``ccc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1993
msgid ""
"The C calling convention. Used by default. See :ref:`amdgpu-amdhsa-function-"
"call-convention-non-kernel-functions` for more details."
msgstr ""

#: ../../../AMDGPUUsage.rst:1997
msgid "``fastcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1997
msgid "The fast calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1999
msgid "``coldcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1999
msgid "The cold calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2001
msgid "``amdgpu_cs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2001
msgid "Used for Mesa/AMDPAL compute shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2005
msgid "``amdgpu_cs_chain``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2005
msgid "Similar to ``amdgpu_cs``, with differences described below."
msgstr ""

#: ../../../AMDGPUUsage.rst:2007
msgid ""
"Functions with this calling convention cannot be called directly. They must "
"instead be launched via the ``llvm.amdgcn.cs.chain`` intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2010
msgid ""
"Arguments are passed in SGPRs, starting at s0, if they have the ``inreg`` "
"attribute, and in VGPRs otherwise, starting at v8. Using more SGPRs or VGPRs "
"than available in the subtarget is not allowed.  On subtargets that use a "
"scratch buffer descriptor (as opposed to ``scratch_{load,store}_*`` "
"instructions), the scratch buffer descriptor is passed in s[48:51]. This "
"limits the SGPR / ``inreg`` arguments to the equivalent of 48 dwords; using "
"more than that is not allowed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2018
msgid ""
"The return type must be void. Varargs, sret, byval, byref, inalloca, "
"preallocated are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2021
msgid ""
"Values in scalar registers as well as v0-v7 are not preserved. Values in "
"VGPRs starting at v8 are not preserved for the active lanes, but must be "
"saved by the callee for inactive lanes when using WWM (a notable exception "
"is when the llvm.amdgcn.init.whole.wave intrinsic is used in the function - "
"in this case the backend assumes that there are no inactive lanes upon "
"entry; any inactive lanes that need to be preserved must be explicitly "
"present in the IR)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2028
msgid ""
"Wave scratch is \"empty\" at function boundaries. There is no stack pointer "
"input or output value, but functions are free to use scratch starting from "
"an initial stack pointer. Calls to ``amdgpu_gfx`` functions are allowed and "
"behave like they do in ``amdgpu_cs`` functions."
msgstr ""

#: ../../../AMDGPUUsage.rst:2033
msgid ""
"All counters (``lgkmcnt``, ``vmcnt``, ``storecnt``, etc.) are presumed in an "
"unknown state at function entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:2036
msgid ""
"A function may have multiple exits (e.g. one chain exit and one plain ``ret "
"void`` for when the wave ends), but all ``llvm.amdgcn.cs.chain`` exits must "
"be in uniform control flow."
msgstr ""

#: ../../../AMDGPUUsage.rst:2040
msgid "``amdgpu_cs_chain_preserve``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2040
msgid ""
"Same as ``amdgpu_cs_chain``, but active lanes for VGPRs starting at v8 are "
"preserved. Calls to ``amdgpu_gfx`` functions are not allowed, and any calls "
"to ``llvm.amdgcn.cs.chain`` must not pass more VGPR arguments than the "
"caller's VGPR function parameters."
msgstr ""

#: ../../../AMDGPUUsage.rst:2044
msgid "``amdgpu_es``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2044
msgid ""
"Used for AMDPAL shader stage before geometry shader if geometry is in use. "
"So either the domain (= tessellation evaluation) shader if tessellation is "
"in use, or otherwise the vertex shader. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "``amdgpu_gfx``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid ""
"Used for AMD graphics targets. Functions with this calling convention cannot "
"be used as entry points. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2055
msgid "``amdgpu_gfx_whole_wave``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2055
msgid ""
"Used for AMD graphics targets. Functions with this calling convention cannot "
"be used as entry points. They must have an i1 as the first argument, which "
"will be mapped to the value of EXEC on entry into the function. Other "
"arguments will contain poison in their inactive lanes. Similarly, the return "
"value for the inactive lanes is poison."
msgstr ""

#: ../../../AMDGPUUsage.rst:2061
msgid ""
"The function will run with all lanes enabled, i.e. EXEC will be set to -1 in "
"the prologue and restored to its original value in the epilogue. The "
"inactive lanes will be preserved for all the registers used by the function. "
"Active lanes only will only be preserved for the callee saved registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:2066
msgid ""
"In all other respects, functions with this calling convention behave like "
"``amdgpu_gfx`` functions."
msgstr ""

#: ../../../AMDGPUUsage.rst:2069
msgid "``amdgpu_gs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2069
msgid "Used for Mesa/AMDPAL geometry shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2073
msgid "``amdgpu_hs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2073
msgid ""
"Used for Mesa/AMDPAL hull shaders (= tessellation control shaders). ..TODO:: "
"Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2077
msgid "``amdgpu_kernel``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2077
msgid "See :ref:`amdgpu-amdhsa-function-call-convention-kernel-functions`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2079
msgid "``amdgpu_ls``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2079
msgid ""
"Used for AMDPAL vertex shader if tessellation is in use. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2083
msgid "``amdgpu_ps``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2083
msgid "Used for Mesa/AMDPAL pixel shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2087
msgid "``amdgpu_vs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2087
msgid ""
"Used for Mesa/AMDPAL last shader stage before rasterization (vertex shader "
"if tessellation and geometry are not in use, or otherwise copy shader if one "
"is needed). ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2096
msgid "AMDGPU MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2098
msgid ""
"As part of the AMDGPU MC layer, AMDGPU provides the following target-"
"specific ``MCExpr``\\s."
msgstr ""

#: ../../../AMDGPUUsage.rst:2101
msgid "AMDGPU MCExpr types:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105
msgid "MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105 ../../../AMDGPUUsage.rst:19924
msgid "Operands"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105
msgid "Return value"
msgstr ""

#: ../../../AMDGPUUsage.rst:2107
msgid "``max(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2107 ../../../AMDGPUUsage.rst:2110
msgid "1 or more"
msgstr ""

#: ../../../AMDGPUUsage.rst:2107
msgid ""
"Variadic signed operation that returns the maximum value of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:2110
msgid "``or(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2110
msgid ""
"Variadic signed operation that returns the bitwise-or result of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:2116
msgid "Function Resource Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:2118
msgid ""
"A function's resource usage depends on each of its callees' resource usage. "
"The expressions used to denote resource usage reflect this by propagating "
"each callees' equivalent expressions. Said expressions are emitted as "
"symbols by the compiler when compiling to either assembly or object format "
"and should not be overwritten or redefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:2124
msgid "The following describes all emitted function resource usage symbols:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2126
msgid "Function Resource Usage:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2130
msgid "Symbol"
msgstr ""

#: ../../../AMDGPUUsage.rst:2130 ../../../AMDGPUUsage.rst:2532
#: ../../../AMDGPUUsage.rst:2622 ../../../AMDGPUUsage.rst:2788
#: ../../../AMDGPUUsage.rst:2829 ../../../AMDGPUUsage.rst:19749
msgid "Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2130
msgid "Example"
msgstr ""

#: ../../../AMDGPUUsage.rst:2132
msgid "<function_name>.num_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2132 ../../../AMDGPUUsage.rst:2135
#: ../../../AMDGPUUsage.rst:2138 ../../../AMDGPUUsage.rst:2142
msgid "Integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:2132
msgid ""
"Number of VGPRs used by <function_name>, worst case of itself and its "
"callees' VGPR use"
msgstr ""

#: ../../../AMDGPUUsage.rst:2132
msgid ".set foo.num_vgpr, max(32, bar.num_vgpr, baz.num_vgpr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2135
msgid "<function_name>.num_agpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2135
msgid ""
"Number of AGPRs used by <function_name>, worst case of itself and its "
"callees' AGPR use"
msgstr ""

#: ../../../AMDGPUUsage.rst:2135
msgid ".set foo.num_agpr, max(35, bar.num_agpr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2138
msgid "<function_name>.numbered_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2138
msgid ""
"Number of SGPRs used by <function_name>, worst case of itself and its "
"callees' SGPR use (without any of the implicitly used SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2138
msgid ".set foo.num_sgpr, 21"
msgstr ""

#: ../../../AMDGPUUsage.rst:2142
msgid "<function_name>.private_seg_size"
msgstr ""

#: ../../../AMDGPUUsage.rst:2142
msgid ""
"Total stack size required for <function_name>, expression is the locally "
"used stack size + the worst case callee"
msgstr ""

#: ../../../AMDGPUUsage.rst:2142
msgid ""
".set foo.private_seg_size, 16+max(bar.private_seg_size, baz.private_seg_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146
msgid "<function_name>.uses_vcc"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146 ../../../AMDGPUUsage.rst:2148
#: ../../../AMDGPUUsage.rst:2150 ../../../AMDGPUUsage.rst:2152
#: ../../../AMDGPUUsage.rst:2154
msgid "Bool"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146
msgid "Whether <function_name>, or any of its callees, uses vcc"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146
msgid ".set foo.uses_vcc, or(0, bar.uses_vcc)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2148
msgid "<function_name>.uses_flat_scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:2148
msgid ""
"Whether <function_name>, or any of its callees, uses flat scratch or not"
msgstr ""

#: ../../../AMDGPUUsage.rst:2148
msgid ".set foo.uses_flat_scratch, 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2150
msgid "<function_name>.has_dyn_sized_stack"
msgstr ""

#: ../../../AMDGPUUsage.rst:2150
msgid "Whether <function_name>, or any of its callees, is dynamically sized"
msgstr ""

#: ../../../AMDGPUUsage.rst:2150
msgid ".set foo.has_dyn_sized_stack, 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid "<function_name>.has_recursion"
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid "Whether <function_name>, or any of its callees, contains recursion"
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid ".set foo.has_recursion, 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:2154
msgid "<function_name>.has_indirect_call"
msgstr ""

#: ../../../AMDGPUUsage.rst:2154
msgid ""
"Whether <function_name>, or any of its callees, contains an indirect call"
msgstr ""

#: ../../../AMDGPUUsage.rst:2154
msgid ".set foo.has_indirect_call, max(0, bar.has_indirect_call)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2158
msgid ""
"Furthermore, three symbols are additionally emitted describing the "
"compilation unit's worst case (i.e, maxima) ``num_vgpr``, ``num_agpr``, and "
"``numbered_sgpr`` which may be referenced and used by the aforementioned "
"symbolic expressions. These three symbols are ``amdgcn.max_num_vgpr``, "
"``amdgcn.max_num_agpr``, and ``amdgcn.max_num_sgpr``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2167
msgid "ELF Code Object"
msgstr ""

#: ../../../AMDGPUUsage.rst:2169
msgid ""
"The AMDGPU backend generates a standard ELF [ELF]_ relocatable code object "
"that can be linked by ``lld`` to produce a standard ELF shared code object "
"which can be loaded and executed on an AMDGPU target."
msgstr ""

#: ../../../AMDGPUUsage.rst:2176
msgid "Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:2178
msgid "The AMDGPU backend uses the following ELF header:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2180
msgid "AMDGPU ELF Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:2184 ../../../AMDGPUUsage.rst:2924
#: ../../../AMDGPUUsage.rst:19715 ../../../AMDGPUUsage.rst:19749
msgid "Field"
msgstr ""

#: ../../../AMDGPUUsage.rst:2186 ../../../AMDGPUUsage.rst:2237
#: ../../../AMDGPUUsage.rst:19717
msgid "``e_ident[EI_CLASS]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2186
msgid "``ELFCLASS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2187 ../../../AMDGPUUsage.rst:2240
#: ../../../AMDGPUUsage.rst:19718
msgid "``e_ident[EI_DATA]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2187
msgid "``ELFDATA2LSB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2188 ../../../AMDGPUUsage.rst:2252
#: ../../../AMDGPUUsage.rst:19719
msgid "``e_ident[EI_OSABI]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2188 ../../../AMDGPUUsage.rst:2218
msgid "``ELFOSABI_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2189 ../../../AMDGPUUsage.rst:2219
msgid "``ELFOSABI_AMDGPU_HSA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2190 ../../../AMDGPUUsage.rst:2220
msgid "``ELFOSABI_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2191 ../../../AMDGPUUsage.rst:2221
msgid "``ELFOSABI_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2192 ../../../AMDGPUUsage.rst:2281
#: ../../../AMDGPUUsage.rst:19721
msgid "``e_ident[EI_ABIVERSION]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2192 ../../../AMDGPUUsage.rst:2222
msgid "``ELFABIVERSION_AMDGPU_HSA_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2193 ../../../AMDGPUUsage.rst:2223
msgid "``ELFABIVERSION_AMDGPU_HSA_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2194 ../../../AMDGPUUsage.rst:2224
msgid "``ELFABIVERSION_AMDGPU_HSA_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2195 ../../../AMDGPUUsage.rst:2225
msgid "``ELFABIVERSION_AMDGPU_HSA_V5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2196 ../../../AMDGPUUsage.rst:2226
msgid "``ELFABIVERSION_AMDGPU_HSA_V6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2197 ../../../AMDGPUUsage.rst:2227
msgid "``ELFABIVERSION_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2198 ../../../AMDGPUUsage.rst:2228
msgid "``ELFABIVERSION_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2199 ../../../AMDGPUUsage.rst:2294
#: ../../../AMDGPUUsage.rst:19720
msgid "``e_type``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2199 ../../../AMDGPUUsage.rst:2289
msgid "``ET_REL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2200 ../../../AMDGPUUsage.rst:2292
msgid "``ET_DYN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2201 ../../../AMDGPUUsage.rst:2305
#: ../../../AMDGPUUsage.rst:19722
msgid "``e_machine``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2201 ../../../AMDGPUUsage.rst:2217
msgid "``EM_AMDGPU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2202 ../../../AMDGPUUsage.rst:2309
msgid "``e_entry``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2203 ../../../AMDGPUUsage.rst:2521
msgid "``e_flags``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2203
msgid ""
"See :ref:`amdgpu-elf-header-e_flags-v2-table`, :ref:`amdgpu-elf-header-"
"e_flags-table-v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5`, and :ref:"
"`amdgpu-elf-header-e_flags-table-v6-onwards`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2211
msgid "AMDGPU ELF Header Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2217
msgid "224"
msgstr ""

#: ../../../AMDGPUUsage.rst:2220
msgid "65"
msgstr ""

#: ../../../AMDGPUUsage.rst:2221
msgid "66"
msgstr ""

#: ../../../AMDGPUUsage.rst:2232
msgid "The ELF class is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2234
msgid "``ELFCLASS32`` for ``r600`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2236
msgid ""
"``ELFCLASS64`` for ``amdgcn`` architecture which only supports 64-bit "
"process address space applications."
msgstr ""

#: ../../../AMDGPUUsage.rst:2240
msgid "All AMDGPU targets use ``ELFDATA2LSB`` for little-endian byte ordering."
msgstr ""

#: ../../../AMDGPUUsage.rst:2243
msgid ""
"One of the following AMDGPU target architecture specific OS ABIs (see :ref:"
"`amdgpu-os`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:2246
msgid "``ELFOSABI_NONE`` for *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2248
msgid "``ELFOSABI_AMDGPU_HSA`` for ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2250
msgid "``ELFOSABI_AMDGPU_PAL`` for ``amdpal`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2252
msgid "``ELFOSABI_AMDGPU_MESA3D`` for ``mesa3D`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2255
msgid ""
"The ABI version of the AMDGPU target architecture specific OS ABI to which "
"the code object conforms:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2258
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V2`` is used to specify the version of AMD HSA "
"runtime ABI for code object V2. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2261
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V3`` is used to specify the version of AMD HSA "
"runtime ABI for code object V3. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2264
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V4`` is used to specify the version of AMD HSA "
"runtime ABI for code object V4. Specify using the Clang option ``-mcode-"
"object-version=4``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2268
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V5`` is used to specify the version of AMD HSA "
"runtime ABI for code object V5. Specify using the Clang option ``-mcode-"
"object-version=5``. This is the default code object version if not specified."
msgstr ""

#: ../../../AMDGPUUsage.rst:2273
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V6`` is used to specify the version of AMD HSA "
"runtime ABI for code object V6. Specify using the Clang option ``-mcode-"
"object-version=6``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2277
msgid ""
"``ELFABIVERSION_AMDGPU_PAL`` is used to specify the version of AMD PAL "
"runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2280
msgid ""
"``ELFABIVERSION_AMDGPU_MESA3D`` is used to specify the version of AMD MESA "
"3D runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2284
msgid "Can be one of the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2288
msgid ""
"The type produced by the AMDGPU backend compiler as it is relocatable code "
"object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2292
msgid "The type produced by the linker as it is a shared code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2294
msgid "The AMD HSA runtime loader requires a ``ET_DYN`` code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2297
msgid ""
"The value ``EM_AMDGPU`` is used for the machine for all processors supported "
"by the ``r600`` and ``amdgcn`` architectures (see :ref:`amdgpu-processor-"
"table`). The specific processor is specified in the "
"``NT_AMD_HSA_ISA_VERSION`` note record for code object V2 (see :ref:`amdgpu-"
"note-records-v2`) and in the ``EF_AMDGPU_MACH`` bit field of the ``e_flags`` "
"for code object V3 and above (see :ref:`amdgpu-elf-header-e_flags-table-"
"v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5` and :ref:`amdgpu-elf-"
"header-e_flags-table-v6-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2308
msgid ""
"The entry point is 0 as the entry points for individual kernels must be "
"selected in order to invoke them through AQL packets."
msgstr ""

#: ../../../AMDGPUUsage.rst:2312
msgid "The AMDGPU backend uses the following ELF header flags:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2314
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:2320
msgid "``EF_AMDGPU_FEATURE_XNACK_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2320 ../../../AMDGPUUsage.rst:3216
msgid "0x01"
msgstr ""

#: ../../../AMDGPUUsage.rst:2320 ../../../AMDGPUUsage.rst:2352
msgid ""
"Indicates if the ``xnack`` target feature is enabled for all code contained "
"in the code object. If the processor does not support the ``xnack`` target "
"feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2331
msgid "``EF_AMDGPU_FEATURE_TRAP_HANDLER_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2331 ../../../AMDGPUUsage.rst:3217
msgid "0x02"
msgstr ""

#: ../../../AMDGPUUsage.rst:2331
msgid ""
"Indicates if the trap handler is enabled for all code contained in the code "
"object. If the processor does not support a trap handler then must be 0. "
"See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2341
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:2347 ../../../AMDGPUUsage.rst:2382
#: ../../../AMDGPUUsage.rst:2409
msgid "``EF_AMDGPU_MACH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2347 ../../../AMDGPUUsage.rst:2382
#: ../../../AMDGPUUsage.rst:2409
msgid "0x0ff"
msgstr ""

#: ../../../AMDGPUUsage.rst:2347 ../../../AMDGPUUsage.rst:2382
#: ../../../AMDGPUUsage.rst:2409
msgid ""
"AMDGPU processor selection mask for ``EF_AMDGPU_MACH_xxx`` values defined "
"in :ref:`amdgpu-ef-amdgpu-mach-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2352
msgid "``EF_AMDGPU_FEATURE_XNACK_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2352 ../../../AMDGPUUsage.rst:2391
#: ../../../AMDGPUUsage.rst:2418
msgid "0x100"
msgstr ""

#: ../../../AMDGPUUsage.rst:2363
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2363 ../../../AMDGPUUsage.rst:2392
#: ../../../AMDGPUUsage.rst:2419
msgid "0x200"
msgstr ""

#: ../../../AMDGPUUsage.rst:2363
msgid ""
"Indicates if the ``sramecc`` target feature is enabled for all code "
"contained in the code object. If the processor does not support the "
"``sramecc`` target feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2376
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V4 and V5"
msgstr ""

#: ../../../AMDGPUUsage.rst:2387 ../../../AMDGPUUsage.rst:2414
msgid "``EF_AMDGPU_FEATURE_XNACK_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2387 ../../../AMDGPUUsage.rst:2393
#: ../../../AMDGPUUsage.rst:2414 ../../../AMDGPUUsage.rst:2420
msgid "0x300"
msgstr ""

#: ../../../AMDGPUUsage.rst:2387 ../../../AMDGPUUsage.rst:2414
msgid "XNACK selection mask for ``EF_AMDGPU_FEATURE_XNACK_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:2390 ../../../AMDGPUUsage.rst:2417
msgid "``EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2390 ../../../AMDGPUUsage.rst:2397
#: ../../../AMDGPUUsage.rst:2417 ../../../AMDGPUUsage.rst:2424
#: ../../../AMDGPUUsage.rst:2442
msgid "0x000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2390 ../../../AMDGPUUsage.rst:2417
msgid "XNACK unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2391 ../../../AMDGPUUsage.rst:2418
msgid "``EF_AMDGPU_FEATURE_XNACK_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2391 ../../../AMDGPUUsage.rst:2418
msgid "XNACK can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2392 ../../../AMDGPUUsage.rst:2419
msgid "``EF_AMDGPU_FEATURE_XNACK_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2392 ../../../AMDGPUUsage.rst:2419
msgid "XNACK disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2393 ../../../AMDGPUUsage.rst:2420
msgid "``EF_AMDGPU_FEATURE_XNACK_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2393 ../../../AMDGPUUsage.rst:2420
msgid "XNACK enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2394 ../../../AMDGPUUsage.rst:2421
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2394 ../../../AMDGPUUsage.rst:2400
#: ../../../AMDGPUUsage.rst:2421 ../../../AMDGPUUsage.rst:2427
msgid "0xc00"
msgstr ""

#: ../../../AMDGPUUsage.rst:2394 ../../../AMDGPUUsage.rst:2421
msgid "SRAMECC selection mask for ``EF_AMDGPU_FEATURE_SRAMECC_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:2397 ../../../AMDGPUUsage.rst:2424
msgid "``EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2397 ../../../AMDGPUUsage.rst:2424
msgid "SRAMECC unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2398 ../../../AMDGPUUsage.rst:2425
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2398 ../../../AMDGPUUsage.rst:2425
msgid "0x400"
msgstr ""

#: ../../../AMDGPUUsage.rst:2398 ../../../AMDGPUUsage.rst:2425
msgid "SRAMECC can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2399 ../../../AMDGPUUsage.rst:2426
msgid "``EF_AMDGPU_FEATURE_SRAMECC_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2399 ../../../AMDGPUUsage.rst:2426
msgid "0x800"
msgstr ""

#: ../../../AMDGPUUsage.rst:2399 ../../../AMDGPUUsage.rst:2426
msgid "SRAMECC disabled,"
msgstr ""

#: ../../../AMDGPUUsage.rst:2400 ../../../AMDGPUUsage.rst:2427
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2400 ../../../AMDGPUUsage.rst:2427
msgid "SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2403
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V6 and After"
msgstr ""

#: ../../../AMDGPUUsage.rst:2428
msgid "``EF_AMDGPU_GENERIC_VERSION_V``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2428
msgid "0xff000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2428
msgid ""
"Generic code object version selection mask. This is a value between 1 and "
"255, stored in the most significant byte of EFLAGS. See :ref:`amdgpu-generic-"
"processor-versioning`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2435
msgid "AMDGPU ``EF_AMDGPU_MACH`` Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2439
msgid "Description (see :ref:`amdgpu-processor-table`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2442
msgid "``EF_AMDGPU_MACH_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2442
msgid "*not specified*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2443
msgid "``EF_AMDGPU_MACH_R600_R600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2443
msgid "0x001"
msgstr ""

#: ../../../AMDGPUUsage.rst:2444
msgid "``EF_AMDGPU_MACH_R600_R630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2444
msgid "0x002"
msgstr ""

#: ../../../AMDGPUUsage.rst:2445
msgid "``EF_AMDGPU_MACH_R600_RS880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2445
msgid "0x003"
msgstr ""

#: ../../../AMDGPUUsage.rst:2446
msgid "``EF_AMDGPU_MACH_R600_RV670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2446
msgid "0x004"
msgstr ""

#: ../../../AMDGPUUsage.rst:2447
msgid "``EF_AMDGPU_MACH_R600_RV710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2447
msgid "0x005"
msgstr ""

#: ../../../AMDGPUUsage.rst:2448
msgid "``EF_AMDGPU_MACH_R600_RV730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2448
msgid "0x006"
msgstr ""

#: ../../../AMDGPUUsage.rst:2449
msgid "``EF_AMDGPU_MACH_R600_RV770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2449
msgid "0x007"
msgstr ""

#: ../../../AMDGPUUsage.rst:2450
msgid "``EF_AMDGPU_MACH_R600_CEDAR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2450
msgid "0x008"
msgstr ""

#: ../../../AMDGPUUsage.rst:2451
msgid "``EF_AMDGPU_MACH_R600_CYPRESS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2451
msgid "0x009"
msgstr ""

#: ../../../AMDGPUUsage.rst:2452
msgid "``EF_AMDGPU_MACH_R600_JUNIPER``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2452
msgid "0x00a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2453
msgid "``EF_AMDGPU_MACH_R600_REDWOOD``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2453
msgid "0x00b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2454
msgid "``EF_AMDGPU_MACH_R600_SUMO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2454
msgid "0x00c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2455
msgid "``EF_AMDGPU_MACH_R600_BARTS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2455
msgid "0x00d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2456
msgid "``EF_AMDGPU_MACH_R600_CAICOS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2456
msgid "0x00e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2457
msgid "``EF_AMDGPU_MACH_R600_CAYMAN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2457
msgid "0x00f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2458
msgid "``EF_AMDGPU_MACH_R600_TURKS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2458
msgid "0x010"
msgstr ""

#: ../../../AMDGPUUsage.rst:2459 ../../../AMDGPUUsage.rst:2468
#: ../../../AMDGPUUsage.rst:2493 ../../../AMDGPUUsage.rst:2504
#: ../../../AMDGPUUsage.rst:2506 ../../../AMDGPUUsage.rst:2509
#: ../../../AMDGPUUsage.rst:2515 ../../../AMDGPUUsage.rst:2516
#: ../../../AMDGPUUsage.rst:2644 ../../../AMDGPUUsage.rst:2805
#: ../../../AMDGPUUsage.rst:2942
msgid "*reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2459
msgid "0x011 - 0x01f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2459
msgid "Reserved for ``r600`` architecture processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:2461
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2461
msgid "0x020"
msgstr ""

#: ../../../AMDGPUUsage.rst:2462
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2462
msgid "0x021"
msgstr ""

#: ../../../AMDGPUUsage.rst:2463
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2463
msgid "0x022"
msgstr ""

#: ../../../AMDGPUUsage.rst:2464
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2464
msgid "0x023"
msgstr ""

#: ../../../AMDGPUUsage.rst:2465
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2465
msgid "0x024"
msgstr ""

#: ../../../AMDGPUUsage.rst:2466
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2466
msgid "0x025"
msgstr ""

#: ../../../AMDGPUUsage.rst:2467
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2467
msgid "0x026"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "0x027"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468 ../../../AMDGPUUsage.rst:2493
#: ../../../AMDGPUUsage.rst:2504 ../../../AMDGPUUsage.rst:2506
#: ../../../AMDGPUUsage.rst:2509 ../../../AMDGPUUsage.rst:2515
#: ../../../AMDGPUUsage.rst:2516 ../../../AMDGPUUsage.rst:18768
#: ../../../AMDGPUUsage.rst:18769 ../../../AMDGPUUsage.rst:18770
#: ../../../AMDGPUUsage.rst:18771 ../../../AMDGPUUsage.rst:18772
#: ../../../AMDGPUUsage.rst:18773 ../../../AMDGPUUsage.rst:18774
#: ../../../AMDGPUUsage.rst:18810 ../../../AMDGPUUsage.rst:18811
#: ../../../AMDGPUUsage.rst:18812 ../../../AMDGPUUsage.rst:18813
#: ../../../AMDGPUUsage.rst:18814 ../../../AMDGPUUsage.rst:18815
#: ../../../AMDGPUUsage.rst:18816 ../../../AMDGPUUsage.rst:18851
#: ../../../AMDGPUUsage.rst:18852 ../../../AMDGPUUsage.rst:18853
#: ../../../AMDGPUUsage.rst:18854 ../../../AMDGPUUsage.rst:18855
#: ../../../AMDGPUUsage.rst:18856 ../../../AMDGPUUsage.rst:18857
msgid "Reserved."
msgstr ""

#: ../../../AMDGPUUsage.rst:2469
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2469
msgid "0x028"
msgstr ""

#: ../../../AMDGPUUsage.rst:2470
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2470
msgid "0x029"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid "0x02a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2472
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2472
msgid "0x02b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2473
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2473
msgid "0x02c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2474
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2474
msgid "0x02d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2475
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2475
msgid "0x02e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2476
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2476
msgid "0x02f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2477
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2477
msgid "0x030"
msgstr ""

#: ../../../AMDGPUUsage.rst:2478
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2478
msgid "0x031"
msgstr ""

#: ../../../AMDGPUUsage.rst:2479
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90C``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2479
msgid "0x032"
msgstr ""

#: ../../../AMDGPUUsage.rst:2480
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2480
msgid "0x033"
msgstr ""

#: ../../../AMDGPUUsage.rst:2481
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2481
msgid "0x034"
msgstr ""

#: ../../../AMDGPUUsage.rst:2482
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2482
msgid "0x035"
msgstr ""

#: ../../../AMDGPUUsage.rst:2483
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2483
msgid "0x036"
msgstr ""

#: ../../../AMDGPUUsage.rst:2484
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2484
msgid "0x037"
msgstr ""

#: ../../../AMDGPUUsage.rst:2485
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2485
msgid "0x038"
msgstr ""

#: ../../../AMDGPUUsage.rst:2486
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2486
msgid "0x039"
msgstr ""

#: ../../../AMDGPUUsage.rst:2487
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2487
msgid "0x03a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2488
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2488
msgid "0x03b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2489
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2489
msgid "0x03c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2490
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2490
msgid "0x03d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2491
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2491
msgid "0x03e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2492
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90A``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2492
msgid "0x03f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2493
msgid "0x040"
msgstr ""

#: ../../../AMDGPUUsage.rst:2494
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2494
msgid "0x041"
msgstr ""

#: ../../../AMDGPUUsage.rst:2495
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2495
msgid "0x042"
msgstr ""

#: ../../../AMDGPUUsage.rst:2496
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2496
msgid "0x043"
msgstr ""

#: ../../../AMDGPUUsage.rst:2497
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2497
msgid "0x044"
msgstr ""

#: ../../../AMDGPUUsage.rst:2498
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2498
msgid "0x045"
msgstr ""

#: ../../../AMDGPUUsage.rst:2499
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2499
msgid "0x046"
msgstr ""

#: ../../../AMDGPUUsage.rst:2500
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2500
msgid "0x047"
msgstr ""

#: ../../../AMDGPUUsage.rst:2501
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2501
msgid "0x048"
msgstr ""

#: ../../../AMDGPUUsage.rst:2502
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1250``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2502
msgid "0x049"
msgstr ""

#: ../../../AMDGPUUsage.rst:2503
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2503
msgid "0x04a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2504
msgid "0x04b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2505
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2505
msgid "0x04c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2506
msgid "0x04d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2507
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2507
msgid "0x04e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2508
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX950``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2508
msgid "0x04f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2509
msgid "0x050"
msgstr ""

#: ../../../AMDGPUUsage.rst:2510
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2510
msgid "0x051"
msgstr ""

#: ../../../AMDGPUUsage.rst:2511
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_1_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2511
msgid "0x052"
msgstr ""

#: ../../../AMDGPUUsage.rst:2512
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_3_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2512
msgid "0x053"
msgstr ""

#: ../../../AMDGPUUsage.rst:2513
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX11_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2513
msgid "0x054"
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "0x055"
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "``gfx1152``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2515
msgid "0x056"
msgstr ""

#: ../../../AMDGPUUsage.rst:2516
msgid "0x057"
msgstr ""

#: ../../../AMDGPUUsage.rst:2517
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1153``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2517
msgid "0x058"
msgstr ""

#: ../../../AMDGPUUsage.rst:2517
msgid "``gfx1153``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2518
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX12_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2518
msgid "0x059"
msgstr ""

#: ../../../AMDGPUUsage.rst:2519
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1251``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2519
msgid "0x05a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2520
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_4_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2520
msgid "0x05f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2524
msgid "Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2526
msgid ""
"An AMDGPU target ELF code object has the standard ELF sections which include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2528
msgid "AMDGPU ELF Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2532
msgid "Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2534 ../../../AMDGPUUsage.rst:2833
msgid "``.bss``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2534
msgid "``SHT_NOBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2534 ../../../AMDGPUUsage.rst:2535
#: ../../../AMDGPUUsage.rst:2540
msgid "``SHF_ALLOC`` + ``SHF_WRITE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2535 ../../../AMDGPUUsage.rst:2831
msgid "``.data``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2535 ../../../AMDGPUUsage.rst:2536
#: ../../../AMDGPUUsage.rst:2538 ../../../AMDGPUUsage.rst:2539
#: ../../../AMDGPUUsage.rst:2540 ../../../AMDGPUUsage.rst:2545
#: ../../../AMDGPUUsage.rst:2549
msgid "``SHT_PROGBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2536
msgid "``.debug_``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2537
msgid "``.dynamic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2537
msgid "``SHT_DYNAMIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2537 ../../../AMDGPUUsage.rst:2538
#: ../../../AMDGPUUsage.rst:2539 ../../../AMDGPUUsage.rst:2541
#: ../../../AMDGPUUsage.rst:2545
msgid "``SHF_ALLOC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2538
msgid "``.dynstr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2539
msgid "``.dynsym``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2540
msgid "``.got``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2541
msgid "``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2541
msgid "``SHT_HASH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2542 ../../../AMDGPUUsage.rst:2564
msgid "``.note``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2542
msgid "``SHT_NOTE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2543
msgid "``.rela``\\ *name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2543 ../../../AMDGPUUsage.rst:2544
msgid "``SHT_RELA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2544
msgid "``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2545 ../../../AMDGPUUsage.rst:2832
#: ../../../AMDGPUUsage.rst:2834
msgid "``.rodata``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2546
msgid "``.shstrtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2546 ../../../AMDGPUUsage.rst:2547
msgid "``SHT_STRTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2547
msgid "``.strtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2548
msgid "``.symtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2548
msgid "``SHT_SYMTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2549 ../../../AMDGPUUsage.rst:2580
#: ../../../AMDGPUUsage.rst:2835
msgid "``.text``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2549
msgid "``SHF_ALLOC`` + ``SHF_EXECINSTR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2552
msgid ""
"These sections have their standard meanings (see [ELF]_) and are only "
"generated if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2557
msgid "``.debug``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2556
msgid ""
"The standard DWARF sections. See :ref:`amdgpu-dwarf-debug-information` for "
"information on the DWARF produced by the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2560
msgid "``.dynamic``, ``.dynstr``, ``.dynsym``, ``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2560
msgid "The standard sections used by a dynamic loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2563
msgid ""
"See :ref:`amdgpu-note-records` for the note records supported by the AMDGPU "
"backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2575
msgid "``.rela``\\ *name*, ``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2567
msgid ""
"For relocatable code objects, *name* is the name of the section that the "
"relocation records apply. For example, ``.rela.text`` is the section name "
"for relocation records associated with the ``.text`` section."
msgstr ""

#: ../../../AMDGPUUsage.rst:2571
msgid ""
"For linked shared code objects, ``.rela.dyn`` contains all the relocation "
"records from each of the relocatable code object's ``.rela``\\ *name* "
"sections."
msgstr ""

#: ../../../AMDGPUUsage.rst:2574
msgid ""
"See :ref:`amdgpu-relocation-records` for the relocation records supported by "
"the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2578
msgid ""
"The executable machine code for the kernels and functions they call. "
"Generated as position independent code. See :ref:`amdgpu-code-conventions` "
"for information on conventions used in the isa generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:2583
msgid "``.amdgpu.kernel.runtime.handle``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2583
msgid "Symbols used for device enqueue."
msgstr ""

#: ../../../AMDGPUUsage.rst:2588
msgid "Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2590
msgid ""
"The AMDGPU backend code object contains ELF note records in the ``.note`` "
"section. The set of generated notes and their semantics depend on the code "
"object version; see :ref:`amdgpu-note-records-v2` and :ref:`amdgpu-note-"
"records-v3-onwards`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2595
msgid ""
"As required by ``ELFCLASS32`` and ``ELFCLASS64``, minimal zero-byte padding "
"must be generated after the ``name`` field to ensure the ``desc`` field is 4 "
"byte aligned. In addition, minimal zero-byte padding must be generated to "
"ensure the ``desc`` field size is a multiple of 4 bytes. The "
"``sh_addralign`` field of the ``.note`` section must be at least 4 to "
"indicate at least 8 byte alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:2605
msgid "Code Object V2 Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2608 ../../../AMDGPUUsage.rst:3917
#: ../../../AMDGPUUsage.rst:20133 ../../../AMDGPUUsage.rst:20188
#: ../../../AMDGPUUsage.rst:20263
msgid ""
"Code object V2 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2610
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2613
msgid "The note record vendor field is \"AMD\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2615 ../../../AMDGPUUsage.rst:2781
msgid ""
"Additional note records may be present, but any which are not documented "
"here are deprecated and should not be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2618
msgid "AMDGPU Code Object V2 ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2624 ../../../AMDGPUUsage.rst:2625
#: ../../../AMDGPUUsage.rst:2627 ../../../AMDGPUUsage.rst:2628
#: ../../../AMDGPUUsage.rst:2630
msgid "\"AMD\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2624 ../../../AMDGPUUsage.rst:2641
#: ../../../AMDGPUUsage.rst:2660
msgid "``NT_AMD_HSA_CODE_OBJECT_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2624
msgid "Code object version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2625 ../../../AMDGPUUsage.rst:2642
#: ../../../AMDGPUUsage.rst:2674
msgid "``NT_AMD_HSA_HSAIL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2625
msgid ""
"HSAIL properties generated by the HSAIL Finalizer and not the LLVM compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:2627 ../../../AMDGPUUsage.rst:2643
#: ../../../AMDGPUUsage.rst:2715
msgid "``NT_AMD_HSA_ISA_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2627
msgid "Target ISA version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2628 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2769
msgid "``NT_AMD_HSA_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2628
msgid "Metadata null terminated string in YAML [YAML]_ textual format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2630 ../../../AMDGPUUsage.rst:2646
#: ../../../AMDGPUUsage.rst:2729
msgid "``NT_AMD_HSA_ISA_NAME``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2630
msgid "Target ISA name."
msgstr ""

#: ../../../AMDGPUUsage.rst:2635
msgid "AMDGPU Code Object V2 ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2644
msgid "4-9"
msgstr ""

#: ../../../AMDGPUUsage.rst:2650
msgid ""
"Specifies the code object version number. The description field has the "
"following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2660
msgid "The ``major_version`` has a value less than or equal to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2663
msgid ""
"Specifies the HSAIL properties used by the HSAIL Finalizer. The description "
"field has the following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2677
msgid ""
"Specifies the target ISA version. The description field has the following "
"layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2690
msgid ""
"``vendor_name_size`` and ``architecture_name_size`` are the length of the "
"vendor and architecture names respectively, including the NUL character."
msgstr ""

#: ../../../AMDGPUUsage.rst:2693
msgid ""
"``vendor_and_architecture_name`` contains the NUL terminated string for the "
"vendor, immediately followed by the NUL terminated string for the "
"architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2697
msgid "This note record is used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2699
msgid ""
"Code object V2 only supports a limited number of processors and has fixed "
"settings for target features. See :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` for a list of processors and the "
"corresponding target ID. In the table the note record ISA name is a "
"concatenation of the vendor name, architecture name, major, minor, and "
"stepping separated by a \":\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2706
msgid ""
"The target ID column shows the processor name and fixed target features used "
"by the LLVM compiler. The LLVM compiler does not generate a "
"``NT_AMD_HSA_HSAIL`` note record."
msgstr ""

#: ../../../AMDGPUUsage.rst:2710
msgid ""
"A code object generated by the Finalizer also uses code object V2 and always "
"generates a ``NT_AMD_HSA_HSAIL`` note record. The processor name and "
"``sramecc`` target feature is as shown in :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` but the ``xnack`` target feature is specified "
"by the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2718
msgid "Specifies the target ISA name as a non-NUL terminated string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2720
msgid "This note record is not used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2722
msgid ""
"See the ``NT_AMD_HSA_ISA_VERSION`` note record description of the code "
"object V2's limited support of processors and fixed settings for target "
"features."
msgstr ""

#: ../../../AMDGPUUsage.rst:2725
msgid ""
"See :ref:`amdgpu-elf-note-record-supported_processors-v2-table` for a "
"mapping from the string to the corresponding target ID. If the ``xnack`` "
"target feature is supported and enabled, the string produced by the LLVM "
"compiler will may have a ``+xnack`` appended. The Finlizer did not do the "
"appending and instead used the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` "
"bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2732
msgid ""
"Specifies extensible metadata associated with the code objects executed on "
"HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-os`). It is required when "
"the target triple OS is ``amdhsa`` (see :ref:`amdgpu-target-triples`). See :"
"ref:`amdgpu-amdhsa-code-object-metadata-v2` for the syntax of the code "
"object metadata string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2738
msgid ""
"AMDGPU Code Object V2 Supported Processors and Fixed Target Feature Settings"
msgstr ""

#: ../../../AMDGPUUsage.rst:2742
msgid "Note Record ISA Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2744
msgid "``AMD:AMDGPU:6:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2745
msgid "``AMD:AMDGPU:6:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2746
msgid "``AMD:AMDGPU:6:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2747
msgid "``AMD:AMDGPU:7:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2748
msgid "``AMD:AMDGPU:7:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2749
msgid "``AMD:AMDGPU:7:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2750
msgid "``AMD:AMDGPU:7:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2751
msgid "``AMD:AMDGPU:7:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2752
msgid "``AMD:AMDGPU:7:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2753
msgid "``AMD:AMDGPU:8:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2754
msgid "``AMD:AMDGPU:8:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2754
msgid "``gfx801:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2755
msgid "``AMD:AMDGPU:8:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2756
msgid "``AMD:AMDGPU:8:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2757
msgid "``AMD:AMDGPU:8:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2758
msgid "``AMD:AMDGPU:8:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2759
msgid "``AMD:AMDGPU:8:1:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2759
msgid "``gfx810:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2760
msgid "``AMD:AMDGPU:9:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2760
msgid "``gfx900:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2761
msgid "``AMD:AMDGPU:9:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2761
msgid "``gfx900:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2762
msgid "``AMD:AMDGPU:9:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2762
msgid "``gfx902:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2763
msgid "``AMD:AMDGPU:9:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2763
msgid "``gfx902:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2764
msgid "``AMD:AMDGPU:9:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2764
msgid "``gfx904:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2765
msgid "``AMD:AMDGPU:9:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2765
msgid "``gfx904:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2766
msgid "``AMD:AMDGPU:9:0:6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2766
msgid "``gfx906:sramecc-:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2767
msgid "``AMD:AMDGPU:9:0:7``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2767
msgid "``gfx906:sramecc-:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2768
msgid "``AMD:AMDGPU:9:0:12``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2768
msgid "``gfx90c:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2774
msgid "Code Object V3 and Above Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2776
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V3 and above."
msgstr ""

#: ../../../AMDGPUUsage.rst:2779
msgid "The note record vendor field is \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2784
msgid "AMDGPU Code Object V3 and Above ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2790 ../../../AMDGPUUsage.rst:2792
msgid "\"AMDGPU\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2790 ../../../AMDGPUUsage.rst:2806
#: ../../../AMDGPUUsage.rst:2816
msgid "``NT_AMDGPU_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2790
msgid "Metadata in Message Pack [MsgPack]_ binary format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2792 ../../../AMDGPUUsage.rst:2807
msgid "``NT_AMDGPU_KFD_CORE_STATE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2792
msgid ""
"Snapshot of runtime, agent and queues state for use in core dump.  See :ref:"
"`amdgpu_corefile_note`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2799
msgid "AMDGPU Code Object V3 and Above ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2805
msgid "0-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2807
msgid "33"
msgstr ""

#: ../../../AMDGPUUsage.rst:2811
msgid ""
"Specifies extensible metadata associated with an AMDGPU code object. It is "
"encoded as a map in the Message Pack [MsgPack]_ binary data format. See :ref:"
"`amdgpu-amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5` for the map "
"keys defined for the ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2821
msgid "Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2823
msgid "Symbols include the following:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2825
msgid "AMDGPU ELF Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2829
msgid "Section"
msgstr ""

#: ../../../AMDGPUUsage.rst:2831 ../../../AMDGPUUsage.rst:2835
#: ../../../AMDGPUUsage.rst:2836
msgid "*link-name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2831 ../../../AMDGPUUsage.rst:2834
#: ../../../AMDGPUUsage.rst:2836
msgid "``STT_OBJECT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2831 ../../../AMDGPUUsage.rst:2857
msgid "Global variable"
msgstr ""

#: ../../../AMDGPUUsage.rst:2834
msgid "*link-name*\\ ``.kd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2834 ../../../AMDGPUUsage.rst:2863
msgid "Kernel descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:2835
msgid "``STT_FUNC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2835 ../../../AMDGPUUsage.rst:2866
msgid "Kernel entry point"
msgstr ""

#: ../../../AMDGPUUsage.rst:2836
msgid "SHN_AMDGPU_LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2836
msgid "Global variable in LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2840
msgid "Global variables both used and defined by the compilation unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2842
msgid ""
"If the symbol is defined in the compilation unit then it is allocated in the "
"appropriate section according to if it has initialized data or is readonly."
msgstr ""

#: ../../../AMDGPUUsage.rst:2845
msgid ""
"If the symbol is external then its section is ``STN_UNDEF`` and the loader "
"will resolve relocations using the definition provided by another code "
"object or explicitly defined by the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:2849
msgid ""
"If the symbol resides in local/group memory (LDS) then its section is the "
"special processor specific section name ``SHN_AMDGPU_LDS``, and the "
"``st_value`` field describes alignment requirements as it does for common "
"symbols."
msgstr ""

#: ../../../AMDGPUUsage.rst:2856
msgid ""
"Add description of linked shared object symbols. Seems undefined symbols are "
"marked as STT_NOTYPE."
msgstr ""

#: ../../../AMDGPUUsage.rst:2860
msgid ""
"Every HSA kernel has an associated kernel descriptor. It is the address of "
"the kernel descriptor that is used in the AQL dispatch packet used to invoke "
"the kernel, not the kernel entry point. The layout of the HSA kernel "
"descriptor is defined in :ref:`amdgpu-amdhsa-kernel-descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2866
msgid "Every HSA kernel also has a symbol for its machine code entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:2871
msgid "Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2873
msgid ""
"The AMDGPU backend generates ``Elf64_Rela`` relocation records for AMDHSA or "
"``Elf64_Rel`` relocation records for Mesa/AMDPAL. Supported relocatable "
"fields are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2880 ../../../AMDGPUUsage.rst:2927
#: ../../../AMDGPUUsage.rst:2929 ../../../AMDGPUUsage.rst:2933
#: ../../../AMDGPUUsage.rst:2935 ../../../AMDGPUUsage.rst:2937
#: ../../../AMDGPUUsage.rst:2938 ../../../AMDGPUUsage.rst:2939
#: ../../../AMDGPUUsage.rst:2940 ../../../AMDGPUUsage.rst:2941
msgid "``word32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2878
msgid ""
"This specifies a 32-bit field occupying 4 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2885 ../../../AMDGPUUsage.rst:2931
#: ../../../AMDGPUUsage.rst:2934 ../../../AMDGPUUsage.rst:2943
msgid "``word64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2883
msgid ""
"This specifies a 64-bit field occupying 8 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2887
msgid "Following notations are used for specifying relocation calculations:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2895
msgid "**A**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2890
msgid ""
"Represents the addend used to compute the value of the relocatable field. If "
"the addend field is smaller than 64 bits then it is zero-extended to 64 bits "
"for use in the calculations below. (In practice this only affects ``_HI`` "
"relocation types on Mesa/AMDPAL, where the addend comes from the 32-bit "
"field but the result of the calculation depends on the high part of the full "
"64-bit address.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2899
msgid "**G**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2898
msgid ""
"Represents the offset into the global offset table at which the relocation "
"entry's symbol will reside during execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:2902
msgid "**GOT**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2902
msgid "Represents the address of the global offset table."
msgstr ""

#: ../../../AMDGPUUsage.rst:2906
msgid "**P**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2905
msgid ""
"Represents the place (section offset for ``et_rel`` or address for "
"``et_dyn``) of the storage unit being relocated (computed using "
"``r_offset``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2911
msgid "**S**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2909
msgid ""
"Represents the value of the symbol whose index resides in the relocation "
"entry. Relocations not using this must specify a symbol index of "
"``STN_UNDEF``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2916
msgid "**B**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2914
msgid ""
"Represents the base address of a loaded executable or shared object which is "
"the difference between the ELF address and the actual load address. "
"Relocations using this are only valid in executable or shared objects."
msgstr ""

#: ../../../AMDGPUUsage.rst:2918
msgid "The following relocation types are supported:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2920
msgid "AMDGPU ELF Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2924
msgid "Relocation Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2924
msgid "Kind"
msgstr ""

#: ../../../AMDGPUUsage.rst:2924
msgid "Calculation"
msgstr ""

#: ../../../AMDGPUUsage.rst:2926
msgid "``R_AMDGPU_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2927
msgid "``R_AMDGPU_ABS32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2927 ../../../AMDGPUUsage.rst:2929
#: ../../../AMDGPUUsage.rst:2931 ../../../AMDGPUUsage.rst:2935
msgid "Static, Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2927
msgid "(S + A) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2929
msgid "``R_AMDGPU_ABS32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2929
msgid "(S + A) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2931
msgid "``R_AMDGPU_ABS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2931 ../../../AMDGPUUsage.rst:2935
msgid "S + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933
msgid "``R_AMDGPU_REL32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933 ../../../AMDGPUUsage.rst:2934
#: ../../../AMDGPUUsage.rst:2937 ../../../AMDGPUUsage.rst:2938
#: ../../../AMDGPUUsage.rst:2939 ../../../AMDGPUUsage.rst:2940
#: ../../../AMDGPUUsage.rst:2941 ../../../AMDGPUUsage.rst:2944
msgid "Static"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933 ../../../AMDGPUUsage.rst:2934
msgid "S + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2934
msgid "``R_AMDGPU_REL64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2935
msgid "``R_AMDGPU_ABS32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2937
msgid "``R_AMDGPU_GOTPCREL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2937
msgid "G + GOT + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2938
msgid "``R_AMDGPU_GOTPCREL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2938
msgid "(G + GOT + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2939
msgid "``R_AMDGPU_GOTPCREL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2939
msgid "(G + GOT + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2940
msgid "``R_AMDGPU_REL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2940
msgid "(S + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2941
msgid "``R_AMDGPU_REL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2941
msgid "(S + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2943
msgid "``R_AMDGPU_RELATIVE64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2943
msgid "Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2943 ../../../AMDGPUUsage.rst:5800
#: ../../../AMDGPUUsage.rst:5976 ../../../AMDGPUUsage.rst:6039
msgid "13"
msgstr ""

#: ../../../AMDGPUUsage.rst:2943
msgid "B + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2944
msgid "``R_AMDGPU_REL16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2944 ../../../AMDGPUUsage.rst:5816
#: ../../../AMDGPUUsage.rst:6033
msgid "14"
msgstr ""

#: ../../../AMDGPUUsage.rst:2944
msgid "``word16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2944
msgid "((S + A - P) - 4) / 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:2947
msgid ""
"``R_AMDGPU_ABS32_LO`` and ``R_AMDGPU_ABS32_HI`` are only supported by the "
"``mesa3d`` OS, which does not support ``R_AMDGPU_ABS64``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2950
msgid ""
"There is no current OS loader support for 32-bit programs and so "
"``R_AMDGPU_ABS32`` is only generated for static relocations, for example to "
"implement some DWARF32 forms."
msgstr ""

#: ../../../AMDGPUUsage.rst:2957
msgid "Loaded Code Object Path Uniform Resource Identifier (URI)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2959
msgid ""
"The AMD GPU code object loader represents the path of the ELF shared object "
"from which the code object was loaded as a textual Uniform Resource "
"Identifier (URI). Note that the code object is the in memory loaded "
"relocated form of the ELF shared object.  Multiple code objects may be "
"loaded at different memory addresses in the same process from the same ELF "
"shared object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2965
msgid ""
"The loaded code object path URI syntax is defined by the following BNF "
"syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2979
msgid "**number**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2978
msgid ""
"Is a C integral literal where hexadecimal values are prefixed by \"0x\" or "
"\"0X\", and octal values by \"0\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2985
msgid "**file_path**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2982
msgid ""
"Is the file's path specified as a URI encoded UTF-8 string. In URI encoding, "
"every character that is not in the regular expression ``[a-zA-Z0-9/_.~-]`` "
"is encoded as two uppercase hexadecimal digits proceeded by \"%\".  "
"Directories in the path are separated by \"/\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2990
msgid "**offset**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2988
msgid ""
"Is a 0-based byte offset to the start of the code object.  For a file URI, "
"it is from the start of the file specified by the ``file_path``, and if "
"omitted defaults to 0. For a memory URI, it is the memory address and is "
"required."
msgstr ""

#: ../../../AMDGPUUsage.rst:2994
msgid "**size**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2993
msgid ""
"Is the number of bytes in the code object.  For a file URI, if omitted it "
"defaults to the size of the file.  It is required for a memory URI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2998
msgid "**process_id**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2997
msgid ""
"Is the identity of the process owning the memory.  For Linux it is the C "
"unsigned integral decimal literal for the process ID (PID)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3011
msgid "DWARF Debug Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3015
msgid ""
"This section describes **provisional support** for AMDGPU DWARF [DWARF]_ "
"that is not currently fully implemented and is subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:3018
msgid ""
"AMDGPU generates DWARF [DWARF]_ debugging information ELF sections (see :ref:"
"`amdgpu-elf-code-object`) which contain information that maps the code "
"object executable code and data to the source language constructs. It can be "
"used by tools such as debuggers and profilers. It uses features defined in :"
"doc:`AMDGPUDwarfExtensionsForHeterogeneousDebugging` that are made available "
"in DWARF Version 4 and DWARF Version 5 as an LLVM vendor extension."
msgstr ""

#: ../../../AMDGPUUsage.rst:3025
msgid ""
"This section defines the AMDGPU target architecture specific DWARF mappings."
msgstr ""

#: ../../../AMDGPUUsage.rst:3030
msgid "Register Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3032
msgid ""
"This section defines the AMDGPU target architecture register numbers used in "
"DWARF operation expressions (see DWARF Version 5 section 2.5 and :ref:"
"`amdgpu-dwarf-operation-expressions`) and Call Frame Information "
"instructions (see DWARF Version 5 section 6.4 and :ref:`amdgpu-dwarf-call-"
"frame-information`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3038
msgid ""
"A single code object can contain code for kernels that have different "
"wavefront sizes. The vector registers and some scalar registers are based on "
"the wavefront size. AMDGPU defines distinct DWARF registers for each "
"wavefront size. This simplifies the consumer of the DWARF so that each "
"register has a fixed size, rather than being dynamic according to the "
"wavefront size mode. Similarly, distinct DWARF registers are defined for "
"those registers that vary in size according to the process address size. "
"This allows a consumer to treat a specific AMDGPU processor as a single "
"architecture regardless of how it is configured at run time. The compiler "
"explicitly specifies the DWARF registers that match the mode in which the "
"code it is generating will be executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3049
msgid ""
"DWARF registers are encoded as numbers, which are mapped to architecture "
"registers. The mapping for AMDGPU is defined in :ref:`amdgpu-dwarf-register-"
"mapping-table`. All AMDGPU targets use the same mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3054
msgid "AMDGPU DWARF Register Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3058
msgid "DWARF Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:3058
msgid "AMDGPU Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:3058 ../../../AMDGPUUsage.rst:3208
msgid "Bit Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:3060
msgid "PC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3060
msgid ""
"Program Counter (PC) when executing in a 32-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:3065
msgid "EXEC_MASK_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3065
msgid "Execution Mask Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3067
msgid "2-15"
msgstr ""

#: ../../../AMDGPUUsage.rst:3067 ../../../AMDGPUUsage.rst:3076
#: ../../../AMDGPUUsage.rst:3080 ../../../AMDGPUUsage.rst:3083
#: ../../../AMDGPUUsage.rst:3088 ../../../AMDGPUUsage.rst:3094
#: ../../../AMDGPUUsage.rst:3097 ../../../AMDGPUUsage.rst:3099
#: ../../../AMDGPUUsage.rst:3107 ../../../AMDGPUUsage.rst:3113
#: ../../../AMDGPUUsage.rst:3119 ../../../AMDGPUUsage.rst:3219
msgid "*Reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3067 ../../../AMDGPUUsage.rst:3076
msgid "*Reserved for highly accessed registers using DWARF shortcut.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3069
msgid "PC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:3069
msgid ""
"Program Counter (PC) when executing in a 64-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:3074 ../../../AMDGPUUsage.rst:5982
#: ../../../AMDGPUUsage.rst:6033
msgid "17"
msgstr ""

#: ../../../AMDGPUUsage.rst:3074
msgid "EXEC_MASK_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:3074
msgid "Execution Mask Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3076
msgid "18-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:3078
msgid "32-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:3078
msgid "SGPR0-SGPR63"
msgstr ""

#: ../../../AMDGPUUsage.rst:3078 ../../../AMDGPUUsage.rst:3098
msgid "Scalar General Purpose Registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:3080
msgid "96-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:3080
msgid "*Reserved for frequently accessed registers using DWARF 1-byte ULEB.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3082
msgid "STATUS"
msgstr ""

#: ../../../AMDGPUUsage.rst:3082
msgid "Status Register."
msgstr ""

#: ../../../AMDGPUUsage.rst:3083
msgid "129-511"
msgstr ""

#: ../../../AMDGPUUsage.rst:3083
msgid "*Reserved for future Scalar Architectural Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3085 ../../../AMDGPUUsage.rst:5368
msgid "512"
msgstr ""

#: ../../../AMDGPUUsage.rst:3085
msgid "VCC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3085
msgid "Vector Condition Code Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3088
msgid "513-767"
msgstr ""

#: ../../../AMDGPUUsage.rst:3088
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3091
msgid "768"
msgstr ""

#: ../../../AMDGPUUsage.rst:3091
msgid "VCC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:3091
msgid "Vector Condition Code Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3094
msgid "769-1023"
msgstr ""

#: ../../../AMDGPUUsage.rst:3094
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3097
msgid "1024-1087"
msgstr ""

#: ../../../AMDGPUUsage.rst:3097
msgid "*Reserved for padding.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3098
msgid "1088-1129"
msgstr ""

#: ../../../AMDGPUUsage.rst:3098
msgid "SGPR64-SGPR105"
msgstr ""

#: ../../../AMDGPUUsage.rst:3099
msgid "1130-1535"
msgstr ""

#: ../../../AMDGPUUsage.rst:3099
msgid "*Reserved for future Scalar General Purpose Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3101
msgid "1536-2047"
msgstr ""

#: ../../../AMDGPUUsage.rst:3101
msgid "VGPR0-VGPR511"
msgstr ""

#: ../../../AMDGPUUsage.rst:3101 ../../../AMDGPUUsage.rst:3104
#: ../../../AMDGPUUsage.rst:3122
msgid "32*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3101
msgid "Vector General Purpose Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3104
msgid "2048-2303"
msgstr ""

#: ../../../AMDGPUUsage.rst:3104 ../../../AMDGPUUsage.rst:3116
msgid "AGPR0-AGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:3104
msgid "Vector Accumulation Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3107
msgid "2304-2559"
msgstr ""

#: ../../../AMDGPUUsage.rst:3107
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3110
msgid "2560-2815"
msgstr ""

#: ../../../AMDGPUUsage.rst:3110
msgid "VGPR0-VGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:3110 ../../../AMDGPUUsage.rst:3116
msgid "64*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3110
msgid "Vector General Purpose Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3113
msgid "2816-3071"
msgstr ""

#: ../../../AMDGPUUsage.rst:3113
msgid ""
"*Reserved for future Vector General Purpose Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3116
msgid "3072-3327"
msgstr ""

#: ../../../AMDGPUUsage.rst:3116
msgid "Vector Accumulation Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3119
msgid "3328-3583"
msgstr ""

#: ../../../AMDGPUUsage.rst:3119
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3122
msgid "3584-4095"
msgstr ""

#: ../../../AMDGPUUsage.rst:3122
msgid "VGPR512-VGPR1023"
msgstr ""

#: ../../../AMDGPUUsage.rst:3122
msgid ""
"Second Block of Vector General Purpose Registers When executing in wavefront "
"32 mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:3127
msgid ""
"The vector registers are represented as the full size for the wavefront. "
"They are organized as consecutive dwords (32-bits), one per lane, with the "
"dword at the least significant bit position corresponding to lane 0 and so "
"forth. DWARF location expressions involving the ``DW_OP_LLVM_offset`` and "
"``DW_OP_LLVM_push_lane`` operations are used to select the part of the "
"vector register corresponding to the lane that is executing the current "
"thread of execution in languages that are implemented using a SIMD or SIMT "
"execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:3136
msgid ""
"If the wavefront size is 32 lanes then the wavefront 32 mode register "
"definitions are used. If the wavefront size is 64 lanes then the wavefront "
"64 mode register definitions are used. Some AMDGPU targets support executing "
"in both wavefront 32 and wavefront 64 mode. The register definitions "
"corresponding to the wavefront mode of the generated code will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:3142
msgid ""
"If code is generated to execute in a 32-bit process address space, then the "
"32-bit process address space register definitions are used. If code is "
"generated to execute in a 64-bit process address space, then the 64-bit "
"process address space register definitions are used. The ``amdgcn`` target "
"only supports the 64-bit process address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:3151
msgid "Memory Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3153
msgid ""
"The DWARF memory space represents the source language memory space. See "
"DWARF Version 5 section 2.12 which is updated by the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3157
msgid ""
"The DWARF memory space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-memory-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3160
msgid "AMDGPU DWARF Memory Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3164 ../../../AMDGPUUsage.rst:3206
msgid "DWARF"
msgstr ""

#: ../../../AMDGPUUsage.rst:3164 ../../../AMDGPUUsage.rst:3206
msgid "AMDGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:3166 ../../../AMDGPUUsage.rst:5087
msgid "Memory Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:3166
msgid "Memory Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3168
msgid "``DW_MSPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3168
msgid "0x0000"
msgstr ""

#: ../../../AMDGPUUsage.rst:3168 ../../../AMDGPUUsage.rst:3216
msgid "Generic (Flat)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3169
msgid "``DW_MSPACE_LLVM_global``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3169
msgid "0x0001"
msgstr ""

#: ../../../AMDGPUUsage.rst:3170
msgid "``DW_MSPACE_LLVM_constant``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3170
msgid "0x0002"
msgstr ""

#: ../../../AMDGPUUsage.rst:3171
msgid "``DW_MSPACE_LLVM_group``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3171
msgid "0x0003"
msgstr ""

#: ../../../AMDGPUUsage.rst:3171 ../../../AMDGPUUsage.rst:3218
msgid "Local (group/LDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3172
msgid "``DW_MSPACE_LLVM_private``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3172
msgid "0x0004"
msgstr ""

#: ../../../AMDGPUUsage.rst:3172 ../../../AMDGPUUsage.rst:3220
#: ../../../AMDGPUUsage.rst:3221
msgid "Private (Scratch)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3173
msgid "``DW_MSPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3173
msgid "0x8000"
msgstr ""

#: ../../../AMDGPUUsage.rst:3173 ../../../AMDGPUUsage.rst:3217
msgid "Region (GDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3176
msgid ""
"The DWARF memory space values defined in the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces` are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:3179
msgid ""
"In addition, ``DW_ADDR_AMDGPU_region`` is encoded as a vendor extension. "
"This is available for use for the AMD extension for access to the hardware "
"GDS memory which is scratchpad memory allocated per device."
msgstr ""

#: ../../../AMDGPUUsage.rst:3183
msgid ""
"For AMDGPU if no ``DW_AT_LLVM_memory_space`` attribute is present, then the "
"default memory space of ``DW_MSPACE_LLVM_none`` is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:3186
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on the "
"AMDGPU mapping of DWARF memory spaces to DWARF address spaces, including "
"address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3193
msgid "Address Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3195
msgid ""
"DWARF address spaces correspond to target architecture specific linear "
"addressable memory areas. See DWARF Version 5 section 2.12 and *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-address-"
"spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3199
msgid ""
"The DWARF address space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-address-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3202
msgid "AMDGPU DWARF Address Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3208
msgid "Address"
msgstr ""

#: ../../../AMDGPUUsage.rst:3208
msgid "LLVM IR Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3210
msgid "64-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3210
msgid "32-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3215
msgid "``DW_ASPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3215
msgid "0x00"
msgstr ""

#: ../../../AMDGPUUsage.rst:3215
msgid "*default address space*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3216
msgid "``DW_ASPACE_AMDGPU_generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3217
msgid "``DW_ASPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3218
msgid "``DW_ASPACE_AMDGPU_local``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3218
msgid "0x03"
msgstr ""

#: ../../../AMDGPUUsage.rst:3219
msgid "0x04"
msgstr ""

#: ../../../AMDGPUUsage.rst:3220
msgid "``DW_ASPACE_AMDGPU_private_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3220
msgid "0x05"
msgstr ""

#: ../../../AMDGPUUsage.rst:3220
msgid "*focused lane*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3221
msgid "``DW_ASPACE_AMDGPU_private_wave``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3221
msgid "0x06"
msgstr ""

#: ../../../AMDGPUUsage.rst:3221
msgid "*unswizzled wavefront*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3224
msgid ""
"See :ref:`amdgpu-address-spaces` for information on the AMDGPU LLVM IR "
"address spaces including address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3227
msgid ""
"The ``DW_ASPACE_LLVM_none`` address space is the default target architecture "
"address space used in DWARF operations that do not specify an address space. "
"It therefore has to map to the global address space so that the "
"``DW_OP_addr*`` and related operations can refer to addresses in the program "
"code."
msgstr ""

#: ../../../AMDGPUUsage.rst:3232
msgid ""
"The ``DW_ASPACE_AMDGPU_generic`` address space allows location expressions "
"to specify the flat address space. If the address corresponds to an address "
"in the local address space, then it corresponds to the wavefront that is "
"executing the focused thread of execution. If the address corresponds to an "
"address in the private address space, then it corresponds to the lane that "
"is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:3242
msgid ""
"CUDA-like languages such as HIP that do not have address spaces in the "
"language type system, but do allow variables to be allocated in different "
"address spaces, need to explicitly specify the ``DW_ASPACE_AMDGPU_generic`` "
"address space in the DWARF expression operations as the default address "
"space is the global address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:3248
msgid ""
"The ``DW_ASPACE_AMDGPU_local`` address space allows location expressions to "
"specify the local address space corresponding to the wavefront that is "
"executing the focused thread of execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:3252
msgid ""
"The ``DW_ASPACE_AMDGPU_private_lane`` address space allows location "
"expressions to specify the private address space corresponding to the lane "
"that is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:3257
msgid ""
"The ``DW_ASPACE_AMDGPU_private_wave`` address space allows location "
"expressions to specify the unswizzled private address space corresponding to "
"the wavefront that is executing the focused thread of execution. The "
"wavefront view of private memory is the per wavefront unswizzled backing "
"memory layout defined in :ref:`amdgpu-address-spaces`, such that address 0 "
"corresponds to the first location for the backing memory of the wavefront "
"(namely the address is not offset by ``wavefront-scratch-base``). The "
"following formula can be used to convert from a "
"``DW_ASPACE_AMDGPU_private_lane`` address to a "
"``DW_ASPACE_AMDGPU_private_wave`` address:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3273
msgid ""
"If the ``DW_ASPACE_AMDGPU_private_lane`` address is dword aligned, and the "
"start of the dwords for each lane starting with lane 0 is required, then "
"this simplifies to:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3282
msgid ""
"A compiler can use the ``DW_ASPACE_AMDGPU_private_wave`` address space to "
"read a complete spilled vector register back into a complete vector register "
"in the CFI. The frame pointer can be a private lane address which is dword "
"aligned, which can be shifted to multiply by the wavefront size, and then "
"used to form a private wavefront address that gives a location for a "
"contiguous set of dwords, one per lane, where the vector register dwords are "
"spilled. The compiler knows the wavefront size since it generates the code. "
"Note that the type of the address may have to be converted as the size of a "
"``DW_ASPACE_AMDGPU_private_lane`` address may be smaller than the size of a "
"``DW_ASPACE_AMDGPU_private_wave`` address."
msgstr ""

#: ../../../AMDGPUUsage.rst:3296
msgid "Lane identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3298
msgid ""
"DWARF lane identifies specify a target architecture lane position for "
"hardware that executes in a SIMD or SIMT manner, and on which a source "
"language maps its threads of execution onto those lanes. The DWARF lane "
"identifier is pushed by the ``DW_OP_LLVM_push_lane`` DWARF expression "
"operation. See DWARF Version 5 section 2.5 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-operation-"
"expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3305
msgid ""
"For AMDGPU, the lane identifier corresponds to the hardware lane ID of a "
"wavefront. It is numbered from 0 to the wavefront size minus 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3309
msgid "Operation Expressions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3311
msgid ""
"DWARF expressions are used to compute program values and the locations of "
"program objects. See DWARF Version 5 section 2.5 and :ref:`amdgpu-dwarf-"
"operation-expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3315
msgid ""
"DWARF location descriptions describe how to access storage which includes "
"memory and registers. When accessing storage on AMDGPU, bytes are ordered "
"with least significant bytes first, and bits are ordered within bytes with "
"least significant bits first."
msgstr ""

#: ../../../AMDGPUUsage.rst:3320
msgid ""
"For AMDGPU CFI expressions, ``DW_OP_LLVM_select_bit_piece`` is used to "
"describe unwinding vector registers that are spilled under the execution "
"mask to memory: the zero-single location description is the vector register, "
"and the one-single location description is the spilled memory location "
"description. The ``DW_OP_LLVM_form_aspace_address`` is used to specify the "
"address space of the memory location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3327
msgid ""
"In AMDGPU expressions, ``DW_OP_LLVM_select_bit_piece`` is used by the "
"``DW_AT_LLVM_lane_pc`` attribute expression where divergent control flow is "
"controlled by the execution mask. An undefined location description together "
"with ``DW_OP_LLVM_extend`` is used to indicate the lane was not active on "
"entry to the subprogram. See :ref:`amdgpu-dwarf-dw-at-llvm-lane-pc` for an "
"example."
msgstr ""

#: ../../../AMDGPUUsage.rst:3336
msgid "Base Type Conversions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3338
msgid ""
"For AMDGPU expressions, ``DW_OP_convert`` may be used to convert between "
"``DW_ATE_address``-encoded base types in different address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:3341
msgid ""
"Conversions are defined as in :ref:`amdgpu-address-spaces` when all relevant "
"conditions described there are met, and otherwise result in an evaluation "
"error."
msgstr ""

#: ../../../AMDGPUUsage.rst:3347
msgid ""
"For a target which does not support a particular address space, converting "
"to or from that address space is always an evaluation error."
msgstr ""

#: ../../../AMDGPUUsage.rst:3350
msgid ""
"For targets which support the generic address space, converting from "
"``DW_ASPACE_AMDGPU_generic`` to ``DW_ASPACE_LLVM_none`` is defined when the "
"generic address is in the global address space. The conversion requires no "
"change to the literal value of the address."
msgstr ""

#: ../../../AMDGPUUsage.rst:3355
msgid ""
"Converting from ``DW_ASPACE_AMDGPU_generic`` to any of "
"``DW_ASPACE_AMDGPU_local``, ``DW_ASPACE_AMDGPU_private_wave`` or "
"``DW_ASPACE_AMDGPU_private_lane`` is defined when the relevant hardware "
"support is present, any required hardware setup has been completed, and the "
"generic address is in the corresponding address space. Conversion to "
"``DW_ASPACE_AMDGPU_private_lane`` additionally requires the context to "
"include the active lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:3364
msgid "Debugger Information Entry Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:3366
msgid ""
"This section describes how certain debugger information entry attributes are "
"used by AMDGPU. See the sections in DWARF Version 5 section 3.3.5 and 3.1.1 "
"which are updated by *DWARF Extensions For Heterogeneous Debugging* section :"
"ref:`amdgpu-dwarf-low-level-information` and :ref:`amdgpu-dwarf-full-and-"
"partial-compilation-unit-entries`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3375
msgid "``DW_AT_LLVM_lane_pc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3377
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_lane_pc`` attribute is used to specify the "
"program location of the separate lanes of a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3380
msgid ""
"If the lane is an active lane then this will be the same as the current "
"program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3383
msgid ""
"If the lane is inactive, but was active on entry to the subprogram, then "
"this is the program location in the subprogram at which execution of the "
"lane is conceptually positioned."
msgstr ""

#: ../../../AMDGPUUsage.rst:3387
msgid ""
"If the lane was not active on entry to the subprogram, then this will be the "
"undefined location. A client debugger can check if the lane is part of a "
"valid work-group by checking that the lane is in the range of the associated "
"work-group within the grid, accounting for partial work-groups. If it is "
"not, then the debugger can omit any information for the lane. Otherwise, the "
"debugger may repeatedly unwind the stack and inspect the "
"``DW_AT_LLVM_lane_pc`` of the calling subprogram until it finds a non-"
"undefined location. Conceptually the lane only has the call frames that it "
"has a non-undefined ``DW_AT_LLVM_lane_pc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3397
msgid ""
"The following example illustrates how the AMDGPU backend can generate a "
"DWARF location list expression for the nested ``IF/THEN/ELSE`` structures of "
"the following subprogram pseudo code for a target with 64 lanes per "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:3421
msgid ""
"The AMDGPU backend may generate the following pseudo LLVM MIR to manipulate "
"the execution mask (``EXEC``) to linearize the control flow. The condition "
"is evaluated to make a mask of the lanes for which the condition evaluates "
"to true. First the ``THEN`` region is executed by setting the ``EXEC`` mask "
"to the logical ``AND`` of the current ``EXEC`` mask with the condition mask. "
"Then the ``ELSE`` region is executed by negating the ``EXEC`` mask and "
"logical ``AND`` of the saved ``EXEC`` mask at the start of the region. After "
"the ``IF/THEN/ELSE`` region the ``EXEC`` mask is restored to the value it "
"had at the beginning of the region. This is shown below. Other approaches "
"are possible, but the basic concept is the same."
msgstr ""

#: ../../../AMDGPUUsage.rst:3463
msgid ""
"To create the DWARF location list expression that defines the location "
"description of a vector of lane program locations, the LLVM MIR "
"``DBG_VALUE`` pseudo instruction can be used to annotate the linearized "
"control flow. This can be done by defining an artificial variable for the "
"lane PC. The DWARF location list expression created for it is used as the "
"value of the ``DW_AT_LLVM_lane_pc`` attribute on the subprogram's debugger "
"information entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:3470
msgid ""
"A DWARF procedure is defined for each well nested structured control flow "
"region which provides the conceptual lane program location for a lane if it "
"is not active (namely it is divergent). The DWARF operation expression for "
"each region conceptually inherits the value of the immediately enclosing "
"region and modifies it according to the semantics of the region."
msgstr ""

#: ../../../AMDGPUUsage.rst:3476
msgid ""
"For an ``IF/THEN/ELSE`` region the divergent program location is at the "
"start of the region for the ``THEN`` region since it is executed first. For "
"the ``ELSE`` region the divergent program location is at the end of the ``IF/"
"THEN/ELSE`` region since the ``THEN`` region has completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3481
msgid ""
"The lane PC artificial variable is assigned at each region transition. It "
"uses the immediately enclosing region's DWARF procedure to compute the "
"program location for each lane assuming they are divergent, and then "
"modifies the result by inserting the current program location for each lane "
"that the ``EXEC`` mask indicates is active."
msgstr ""

#: ../../../AMDGPUUsage.rst:3487
msgid ""
"By having separate DWARF procedures for each region, they can be reused to "
"define the value for any nested region. This reduces the total size of the "
"DWARF operation expressions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3491
msgid "The following provides an example using pseudo LLVM MIR."
msgstr ""

#: ../../../AMDGPUUsage.rst:3623
msgid ""
"The DWARF procedure ``%__active_lane_pc`` is used to update the lane pc "
"elements that are active, with the current program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3626
msgid ""
"Artificial variables %__lex_1_save_exec and %__lex_1_1_save_exec are created "
"for the execution masks saved on entry to a region. Using the ``DBG_VALUE`` "
"pseudo instruction, location list entries will be created that describe "
"where the artificial variables are allocated at any given program location. "
"The compiler may allocate them to registers or spill them to memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:3632
msgid ""
"The DWARF procedures for each region use the values of the saved execution "
"mask artificial variables to only update the lanes that are active on entry "
"to the region. All other lanes retain the value of the enclosing region "
"where they were last active. If they were not active on entry to the "
"subprogram, then will have the undefined location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3638
msgid ""
"Other structured control flow regions can be handled similarly. For example, "
"loops would set the divergent program location for the region at the end of "
"the loop. Any lanes active will be in the loop, and any lanes not active "
"must have exited the loop."
msgstr ""

#: ../../../AMDGPUUsage.rst:3643
msgid ""
"An ``IF/THEN/ELSEIF/ELSEIF/...`` region can be treated as a nest of ``IF/"
"THEN/ELSE`` regions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3646
msgid ""
"The DWARF procedures can use the active lane artificial variable described "
"in :ref:`amdgpu-dwarf-amdgpu-dw-at-llvm-active-lane` rather than the actual "
"``EXEC`` mask in order to support whole or quad wavefront mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3653
msgid "``DW_AT_LLVM_active_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3655
msgid ""
"The ``DW_AT_LLVM_active_lane`` attribute on a subprogram debugger "
"information entry is used to specify the lanes that are conceptually active "
"for a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3659
msgid ""
"The execution mask may be modified to implement whole or quad wavefront mode "
"operations. For example, all lanes may need to temporarily be made active to "
"execute a whole wavefront operation. Such regions would save the ``EXEC`` "
"mask, update it to enable the necessary lanes, perform the operations, and "
"then restore the ``EXEC`` mask from the saved value. While executing the "
"whole wavefront region, the conceptual execution mask is the saved value, "
"not the ``EXEC`` value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3667
msgid ""
"This is handled by defining an artificial variable for the active lane mask. "
"The active lane mask artificial variable would be the actual ``EXEC`` mask "
"for normal regions, and the saved execution mask for regions where the mask "
"is temporarily updated. The location list expression created for this "
"artificial variable is used to define the value of the "
"``DW_AT_LLVM_active_lane`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3675
msgid "``DW_AT_LLVM_augmentation``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3677
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_augmentation`` attribute of a compilation unit "
"debugger information entry has the following value for the augmentation "
"string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3684
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of the compilation unit. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3689
msgid "Call Frame Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3691
msgid ""
"DWARF Call Frame Information (CFI) describes how a consumer can virtually "
"*unwind* call frames in a running process or core dump. See DWARF Version 5 "
"section 6.4 and :ref:`amdgpu-dwarf-call-frame-information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3695
msgid ""
"For AMDGPU, the Common Information Entry (CIE) fields have the following "
"values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3697
msgid ""
"``augmentation`` string contains the following null-terminated UTF-8 string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3703
msgid ""
"The ``vX.Y`` specifies the major X and minor Y version number of the AMDGPU "
"extensions used in this CIE or to the FDEs that use it. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3707
msgid ""
"``address_size`` for the ``Global`` address space is defined in :ref:`amdgpu-"
"dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3710
msgid ""
"``segment_selector_size`` is 0 as AMDGPU does not use a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3712
msgid "``code_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3716 ../../../AMDGPUUsage.rst:3722
msgid "Add to :ref:`amdgpu-processor-table` table."
msgstr ""

#: ../../../AMDGPUUsage.rst:3718
msgid "``data_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3724
msgid ""
"``return_address_register`` is ``PC_32`` for 32-bit processes and ``PC_64`` "
"for 64-bit processes defined in :ref:`amdgpu-dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3727
msgid ""
"``initial_instructions`` Since a subprogram X with fewer registers can be "
"called from subprogram Y that has more allocated, X will not change any of "
"the extra registers as it cannot access them. Therefore, the default rule "
"for all columns is ``same value``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3732
msgid ""
"For AMDGPU the register number follows the numbering defined in :ref:`amdgpu-"
"dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3735
msgid ""
"For AMDGPU the instructions are variable size. A consumer can subtract 1 "
"from the return address to get the address of a byte within the call site "
"instructions. See DWARF Version 5 section 6.4.4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3740
msgid "Accelerated Access"
msgstr ""

#: ../../../AMDGPUUsage.rst:3742
msgid "See DWARF Version 5 section 6.1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3745
msgid "Lookup By Name Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3747
msgid ""
"See DWARF Version 5 section 6.1.1.4.1 and :ref:`amdgpu-dwarf-lookup-by-name`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3749
msgid "For AMDGPU the lookup by name section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3751
msgid "``augmentation_string_size`` (uword)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3753
msgid ""
"Set to the length of the ``augmentation_string`` value which is always a "
"multiple of 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3756
msgid "``augmentation_string`` (sequence of UTF-8 characters)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3758
msgid ""
"Contains the following UTF-8 string null padded to a multiple of 4 bytes:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3764
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of this index. The version number conforms to "
"[SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3770
msgid ""
"This is different to the DWARF Version 5 definition that requires the first "
"4 characters to be the vendor ID. But this is consistent with the other "
"augmentation strings and does allow multiple vendor contributions. However, "
"backwards compatibility may be more desirable."
msgstr ""

#: ../../../AMDGPUUsage.rst:3776
msgid "Lookup By Address Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3778
msgid "See DWARF Version 5 section 6.1.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3780
msgid "For AMDGPU the lookup by address section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3782 ../../../AMDGPUUsage.rst:3812
#: ../../../AMDGPUUsage.rst:3874
msgid "``address_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3784
msgid ""
"Match the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3787 ../../../AMDGPUUsage.rst:3815
msgid "``segment_selector_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3789
msgid ""
"AMDGPU does not use a segment selector so this is 0. The entries in the ``."
"debug_aranges`` do not have a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3793
msgid "Line Number Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3795
msgid ""
"See DWARF Version 5 section 6.2 and :ref:`amdgpu-dwarf-line-number-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3797
msgid ""
"AMDGPU does not use the ``isa`` state machine registers and always sets it "
"to 0. The instruction set must be obtained from the ELF file header "
"``e_flags`` field in the ``EF_AMDGPU_MACH`` bit position (see :ref:`ELF "
"Header <amdgpu-elf-header>`). See DWARF Version 5 section 6.2.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3804
msgid ""
"Should the ``isa`` state machine register be used to indicate if the code is "
"in wavefront32 or wavefront64 mode? Or used to specify the architecture ISA?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3807
msgid ""
"For AMDGPU the line number program header fields have the following values "
"(see DWARF Version 5 section 6.2.4):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3811 ../../../AMDGPUUsage.rst:3873
msgid ""
"Matches the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3815
msgid "AMDGPU does not use a segment selector so this is 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3818
msgid "``minimum_instruction_length`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3818
msgid "For GFX9-GFX11 this is 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3821
msgid "``maximum_operations_per_instruction`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3821
msgid "For GFX9-GFX11 this is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3823
msgid ""
"Source text for online-compiled programs (for example, those compiled by the "
"OpenCL language runtime) may be embedded into the DWARF Version 5 line "
"table. See DWARF Version 5 section 6.2.4.1 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`DW_LNCT_LLVM_source "
"<amdgpu-dwarf-line-number-information-dw-lnct-llvm-source>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3829
msgid ""
"The Clang option used to control source embedding in AMDGPU is defined in :"
"ref:`amdgpu-clang-debug-options-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3832
msgid "AMDGPU Clang Debug Options"
msgstr ""

#: ../../../AMDGPUUsage.rst:3836
msgid "Debug Flag"
msgstr ""

#: ../../../AMDGPUUsage.rst:3838
msgid "-g[no-]embed-source"
msgstr ""

#: ../../../AMDGPUUsage.rst:3838
msgid ""
"Enable/disable embedding source text in DWARF debug sections. Useful for "
"environments where source cannot be written to disk, such as when performing "
"online compilation."
msgstr ""

#: ../../../AMDGPUUsage.rst:3847
msgid "``-gembed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3847
msgid "Enable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3850
msgid "``-gno-embed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3850
msgid "Disable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3853
msgid "32-Bit and 64-Bit DWARF Formats"
msgstr ""

#: ../../../AMDGPUUsage.rst:3855
msgid ""
"See DWARF Version 5 section 7.4 and :ref:`amdgpu-dwarf-32-bit-and-64-bit-"
"dwarf-formats`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3858
msgid "For AMDGPU:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3860
msgid ""
"For the ``amdgcn`` target architecture only the 64-bit process address space "
"is supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:3863
msgid ""
"The producer can generate either 32-bit or 64-bit DWARF format. LLVM "
"generates the 32-bit DWARF format."
msgstr ""

#: ../../../AMDGPUUsage.rst:3867
msgid "Unit Headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3869
msgid ""
"For AMDGPU the following values apply for each of the unit headers described "
"in DWARF Version 5 sections 7.5.1.1, 7.5.1.2, and 7.5.1.3:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3879
msgid "Code Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3881
msgid ""
"This section provides code conventions used for each supported target triple "
"OS (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3885
msgid "AMDHSA"
msgstr ""

#: ../../../AMDGPUUsage.rst:3887
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdhsa`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3893 ../../../AMDGPUUsage.rst:19279
msgid "Code Object Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3895
msgid ""
"The code object metadata specifies extensible metadata associated with the "
"code objects executed on HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-"
"os`). The encoding and semantics of this metadata depends on the code object "
"version; see :ref:`amdgpu-amdhsa-code-object-metadata-v2`, :ref:`amdgpu-"
"amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-metadata-"
"v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3903
msgid ""
"Code object metadata is specified in a note record (see :ref:`amdgpu-note-"
"records`) and is required when the target triple OS is ``amdhsa`` (see :ref:"
"`amdgpu-target-triples`). It must contain the minimum information necessary "
"to support the HSA compatible runtime kernel queries. For example, the "
"segment sizes needed in a dispatch packet. In addition, a high-level "
"language runtime may require other information to be included. For example, "
"the AMD OpenCL runtime records kernel argument information."
msgstr ""

#: ../../../AMDGPUUsage.rst:3914
msgid "Code Object V2 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3919
msgid ""
"Code object V2 metadata is specified by the ``NT_AMD_HSA_METADATA`` note "
"record (see :ref:`amdgpu-note-records-v2`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3922
msgid ""
"The metadata is specified as a YAML formatted string (see [YAML]_ and :doc:"
"`YamlIO`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3927
msgid ""
"Is the string null terminated? It probably should not if YAML allows it to "
"contain null characters, otherwise it should be."
msgstr ""

#: ../../../AMDGPUUsage.rst:3930
msgid ""
"The metadata is represented as a single YAML document comprised of the "
"mapping defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-v2-"
"table` and referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:3934
msgid ""
"For boolean values, the string values of ``false`` and ``true`` are used for "
"false and true respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:3937
msgid ""
"Additional information can be added to the mappings. To avoid conflicts, any "
"non-AMD key names should be prefixed by \"*vendor-name*.\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3940
msgid "AMDHSA Code Object V2 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:3988
#: ../../../AMDGPUUsage.rst:4025 ../../../AMDGPUUsage.rst:4066
#: ../../../AMDGPUUsage.rst:4265 ../../../AMDGPUUsage.rst:4368
#: ../../../AMDGPUUsage.rst:4413 ../../../AMDGPUUsage.rst:4597
#: ../../../AMDGPUUsage.rst:4810 ../../../AMDGPUUsage.rst:4842
#: ../../../AMDGPUUsage.rst:4856 ../../../AMDGPUUsage.rst:4870
#: ../../../AMDGPUUsage.rst:4890 ../../../AMDGPUUsage.rst:5005
#: ../../../AMDGPUUsage.rst:19305 ../../../AMDGPUUsage.rst:19320
#: ../../../AMDGPUUsage.rst:19391 ../../../AMDGPUUsage.rst:19407
#: ../../../AMDGPUUsage.rst:19431 ../../../AMDGPUUsage.rst:19448
#: ../../../AMDGPUUsage.rst:19483 ../../../AMDGPUUsage.rst:19496
msgid "String Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:3988
#: ../../../AMDGPUUsage.rst:4025 ../../../AMDGPUUsage.rst:4066
#: ../../../AMDGPUUsage.rst:4265 ../../../AMDGPUUsage.rst:4368
#: ../../../AMDGPUUsage.rst:4413 ../../../AMDGPUUsage.rst:4597
#: ../../../AMDGPUUsage.rst:4810 ../../../AMDGPUUsage.rst:4842
#: ../../../AMDGPUUsage.rst:4856 ../../../AMDGPUUsage.rst:4870
#: ../../../AMDGPUUsage.rst:4890 ../../../AMDGPUUsage.rst:5005
#: ../../../AMDGPUUsage.rst:19305 ../../../AMDGPUUsage.rst:19320
#: ../../../AMDGPUUsage.rst:19391 ../../../AMDGPUUsage.rst:19407
#: ../../../AMDGPUUsage.rst:19431 ../../../AMDGPUUsage.rst:19448
#: ../../../AMDGPUUsage.rst:19483 ../../../AMDGPUUsage.rst:19496
#: ../../../AMDGPUUsage.rst:19518
msgid "Value Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:3988
#: ../../../AMDGPUUsage.rst:4025 ../../../AMDGPUUsage.rst:4066
#: ../../../AMDGPUUsage.rst:4265 ../../../AMDGPUUsage.rst:4368
#: ../../../AMDGPUUsage.rst:4413 ../../../AMDGPUUsage.rst:4597
#: ../../../AMDGPUUsage.rst:4810 ../../../AMDGPUUsage.rst:4842
#: ../../../AMDGPUUsage.rst:4856 ../../../AMDGPUUsage.rst:4870
#: ../../../AMDGPUUsage.rst:4890 ../../../AMDGPUUsage.rst:5005
#: ../../../AMDGPUUsage.rst:19305 ../../../AMDGPUUsage.rst:19320
#: ../../../AMDGPUUsage.rst:19407 ../../../AMDGPUUsage.rst:19448
msgid "Required?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3946
msgid "\"Version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3946 ../../../AMDGPUUsage.rst:4001
#: ../../../AMDGPUUsage.rst:4370 ../../../AMDGPUUsage.rst:4428
#: ../../../AMDGPUUsage.rst:4812 ../../../AMDGPUUsage.rst:4844
#: ../../../AMDGPUUsage.rst:19307 ../../../AMDGPUUsage.rst:19333
#: ../../../AMDGPUUsage.rst:19409 ../../../AMDGPUUsage.rst:19498
msgid "sequence of 2 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3946 ../../../AMDGPUUsage.rst:3976
#: ../../../AMDGPUUsage.rst:3990 ../../../AMDGPUUsage.rst:3991
#: ../../../AMDGPUUsage.rst:4070 ../../../AMDGPUUsage.rst:4071
#: ../../../AMDGPUUsage.rst:4073 ../../../AMDGPUUsage.rst:4267
#: ../../../AMDGPUUsage.rst:4272 ../../../AMDGPUUsage.rst:4283
#: ../../../AMDGPUUsage.rst:4293 ../../../AMDGPUUsage.rst:4298
#: ../../../AMDGPUUsage.rst:4300 ../../../AMDGPUUsage.rst:4316
#: ../../../AMDGPUUsage.rst:4320 ../../../AMDGPUUsage.rst:4370
#: ../../../AMDGPUUsage.rst:4400 ../../../AMDGPUUsage.rst:4415
#: ../../../AMDGPUUsage.rst:4416 ../../../AMDGPUUsage.rst:4468
#: ../../../AMDGPUUsage.rst:4473 ../../../AMDGPUUsage.rst:4484
#: ../../../AMDGPUUsage.rst:4494 ../../../AMDGPUUsage.rst:4499
#: ../../../AMDGPUUsage.rst:4501 ../../../AMDGPUUsage.rst:4522
#: ../../../AMDGPUUsage.rst:4531 ../../../AMDGPUUsage.rst:4535
#: ../../../AMDGPUUsage.rst:4601 ../../../AMDGPUUsage.rst:4602
#: ../../../AMDGPUUsage.rst:4606 ../../../AMDGPUUsage.rst:4812
#: ../../../AMDGPUUsage.rst:4816 ../../../AMDGPUUsage.rst:4844
#: ../../../AMDGPUUsage.rst:4892 ../../../AMDGPUUsage.rst:19307
#: ../../../AMDGPUUsage.rst:19309 ../../../AMDGPUUsage.rst:19333
#: ../../../AMDGPUUsage.rst:19352 ../../../AMDGPUUsage.rst:19409
#: ../../../AMDGPUUsage.rst:19412 ../../../AMDGPUUsage.rst:20472
#: ../../../AMDGPUUsage.rst:20475 ../../../AMDGPUUsage.rst:20478
msgid "Required"
msgstr ""

#: ../../../AMDGPUUsage.rst:3946 ../../../AMDGPUUsage.rst:4370
#: ../../../AMDGPUUsage.rst:4812 ../../../AMDGPUUsage.rst:4844
msgid "The first integer is the major version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3948 ../../../AMDGPUUsage.rst:4372
msgid "The second integer is the minor version. Currently 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3950
msgid "\"Printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3950 ../../../AMDGPUUsage.rst:4374
msgid "sequence of strings"
msgstr ""

#: ../../../AMDGPUUsage.rst:3950 ../../../AMDGPUUsage.rst:4374
msgid ""
"Each string is encoded information about a printf function call. The encoded "
"information is organized as fields separated by colon (':'):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3955 ../../../AMDGPUUsage.rst:4379
msgid "``ID:N:S[0]:S[1]:...:S[N-1]:FormatString``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3957 ../../../AMDGPUUsage.rst:4381
msgid "where:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3961 ../../../AMDGPUUsage.rst:4385
msgid "``ID``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3960 ../../../AMDGPUUsage.rst:4384
msgid "A 32-bit integer as a unique id for each printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3966 ../../../AMDGPUUsage.rst:4390
msgid "``N``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3964 ../../../AMDGPUUsage.rst:4388
msgid ""
"A 32-bit integer equal to the number of arguments of printf function call "
"minus 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:3971 ../../../AMDGPUUsage.rst:4395
msgid "``S[i]`` (where i = 0, 1, ... , N-1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3969 ../../../AMDGPUUsage.rst:4393
msgid ""
"32-bit integers for the size in bytes of the i-th FormatString argument of "
"the printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3974 ../../../AMDGPUUsage.rst:4398
msgid "FormatString"
msgstr ""

#: ../../../AMDGPUUsage.rst:3974 ../../../AMDGPUUsage.rst:4398
msgid "The format string passed to the printf function call."
msgstr ""

#: ../../../AMDGPUUsage.rst:3976
msgid "\"Kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3976 ../../../AMDGPUUsage.rst:4009
msgid "sequence of mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3976
msgid ""
"Sequence of the mappings for each kernel in the code object. See :ref:"
"`amdgpu-amdhsa-code-object-kernel-metadata-map-v2-table` for the definition "
"of the mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3984
msgid "AMDHSA Code Object V2 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3990 ../../../AMDGPUUsage.rst:4068
msgid "\"Name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3990 ../../../AMDGPUUsage.rst:3991
#: ../../../AMDGPUUsage.rst:3993 ../../../AMDGPUUsage.rst:4043
#: ../../../AMDGPUUsage.rst:4049 ../../../AMDGPUUsage.rst:4068
#: ../../../AMDGPUUsage.rst:4069 ../../../AMDGPUUsage.rst:4073
#: ../../../AMDGPUUsage.rst:4169 ../../../AMDGPUUsage.rst:4179
#: ../../../AMDGPUUsage.rst:4201 ../../../AMDGPUUsage.rst:4216
#: ../../../AMDGPUUsage.rst:4415 ../../../AMDGPUUsage.rst:4416
#: ../../../AMDGPUUsage.rst:4418 ../../../AMDGPUUsage.rst:4453
#: ../../../AMDGPUUsage.rst:4459 ../../../AMDGPUUsage.rst:4553
#: ../../../AMDGPUUsage.rst:4599 ../../../AMDGPUUsage.rst:4600
#: ../../../AMDGPUUsage.rst:4606 ../../../AMDGPUUsage.rst:4704
#: ../../../AMDGPUUsage.rst:4713 ../../../AMDGPUUsage.rst:4735
#: ../../../AMDGPUUsage.rst:4750 ../../../AMDGPUUsage.rst:4816
#: ../../../AMDGPUUsage.rst:4892 ../../../AMDGPUUsage.rst:19322
#: ../../../AMDGPUUsage.rst:19323 ../../../AMDGPUUsage.rst:19377
#: ../../../AMDGPUUsage.rst:19450 ../../../AMDGPUUsage.rst:19506
msgid "string"
msgstr ""

#: ../../../AMDGPUUsage.rst:3990 ../../../AMDGPUUsage.rst:4415
msgid "Source name of the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3991
msgid "\"SymbolName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3991 ../../../AMDGPUUsage.rst:4416
msgid "Name of the kernel descriptor ELF symbol."
msgstr ""

#: ../../../AMDGPUUsage.rst:3993
msgid "\"Language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3993 ../../../AMDGPUUsage.rst:4418
msgid "Source language of the kernel. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3996 ../../../AMDGPUUsage.rst:4421
msgid "\"OpenCL C\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3997 ../../../AMDGPUUsage.rst:4422
msgid "\"OpenCL C++\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3998 ../../../AMDGPUUsage.rst:4423
msgid "\"HCC\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3999 ../../../AMDGPUUsage.rst:4425
msgid "\"OpenMP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4001
msgid "\"LanguageVersion\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4001 ../../../AMDGPUUsage.rst:4428
msgid "The first integer is the major version."
msgstr ""

#: ../../../AMDGPUUsage.rst:4003 ../../../AMDGPUUsage.rst:4430
msgid "The second integer is the minor version."
msgstr ""

#: ../../../AMDGPUUsage.rst:4005
msgid "\"Attrs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4005 ../../../AMDGPUUsage.rst:4013
msgid "mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:4005
msgid ""
"Mapping of kernel attributes. See :ref:`amdgpu-amdhsa-code-object-kernel-"
"attribute-metadata-map-v2-table` for the mapping definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:4009
msgid "\"Args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4009
msgid ""
"Sequence of mappings of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-v2-table` for the definition of the "
"mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:4013
msgid "\"CodeProps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4013
msgid ""
"Mapping of properties related to the kernel code. See :ref:`amdgpu-amdhsa-"
"code-object-kernel-code-properties-metadata-map-v2-table` for the mapping "
"definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:4021
msgid "AMDHSA Code Object V2 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4027
msgid "\"ReqdWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4027 ../../../AMDGPUUsage.rst:4036
#: ../../../AMDGPUUsage.rst:4437 ../../../AMDGPUUsage.rst:4446
#: ../../../AMDGPUUsage.rst:5007 ../../../AMDGPUUsage.rst:19465
msgid "sequence of 3 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:4027 ../../../AMDGPUUsage.rst:4437
msgid ""
"If not 0, 0, 0 then all values must be >=1 and the dispatch work-group size "
"X, Y, Z must correspond to the specified values. Defaults to 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4033 ../../../AMDGPUUsage.rst:4443
msgid "Corresponds to the OpenCL ``reqd_work_group_size`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:4036
msgid "\"WorkGroupSizeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4036 ../../../AMDGPUUsage.rst:4446
msgid ""
"The dispatch work-group size X, Y, Z is likely to be the specified values."
msgstr ""

#: ../../../AMDGPUUsage.rst:4040 ../../../AMDGPUUsage.rst:4450
msgid "Corresponds to the OpenCL ``work_group_size_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:4043
msgid "\"VecTypeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4043 ../../../AMDGPUUsage.rst:4453
msgid "The name of a scalar or vector type."
msgstr ""

#: ../../../AMDGPUUsage.rst:4046 ../../../AMDGPUUsage.rst:4456
msgid "Corresponds to the OpenCL ``vec_type_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:4049
msgid "\"RuntimeHandle\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4049 ../../../AMDGPUUsage.rst:4459
msgid ""
"The external symbol name associated with a kernel. OpenCL runtime allocates "
"a global buffer for the symbol and saves the kernel's address to it, which "
"is used for device side enqueueing. Only available for device side enqueued "
"kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:4062
msgid "AMDHSA Code Object V2 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4068 ../../../AMDGPUUsage.rst:4599
msgid "Kernel argument name."
msgstr ""

#: ../../../AMDGPUUsage.rst:4069
msgid "\"TypeName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4069 ../../../AMDGPUUsage.rst:4600
msgid "Kernel argument type name."
msgstr ""

#: ../../../AMDGPUUsage.rst:4070
msgid "\"Size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4070 ../../../AMDGPUUsage.rst:4071
#: ../../../AMDGPUUsage.rst:4173 ../../../AMDGPUUsage.rst:4267
#: ../../../AMDGPUUsage.rst:4272 ../../../AMDGPUUsage.rst:4283
#: ../../../AMDGPUUsage.rst:4293 ../../../AMDGPUUsage.rst:4298
#: ../../../AMDGPUUsage.rst:4300 ../../../AMDGPUUsage.rst:4316
#: ../../../AMDGPUUsage.rst:4320 ../../../AMDGPUUsage.rst:4328
#: ../../../AMDGPUUsage.rst:4333 ../../../AMDGPUUsage.rst:4468
#: ../../../AMDGPUUsage.rst:4473 ../../../AMDGPUUsage.rst:4484
#: ../../../AMDGPUUsage.rst:4494 ../../../AMDGPUUsage.rst:4499
#: ../../../AMDGPUUsage.rst:4501 ../../../AMDGPUUsage.rst:4522
#: ../../../AMDGPUUsage.rst:4531 ../../../AMDGPUUsage.rst:4535
#: ../../../AMDGPUUsage.rst:4543 ../../../AMDGPUUsage.rst:4548
#: ../../../AMDGPUUsage.rst:4584 ../../../AMDGPUUsage.rst:4601
#: ../../../AMDGPUUsage.rst:4602 ../../../AMDGPUUsage.rst:4707
#: ../../../AMDGPUUsage.rst:4872 ../../../AMDGPUUsage.rst:19356
#: ../../../AMDGPUUsage.rst:19358 ../../../AMDGPUUsage.rst:19365
#: ../../../AMDGPUUsage.rst:19373 ../../../AMDGPUUsage.rst:19375
#: ../../../AMDGPUUsage.rst:19376 ../../../AMDGPUUsage.rst:19451
#: ../../../AMDGPUUsage.rst:19452 ../../../AMDGPUUsage.rst:19453
#: ../../../AMDGPUUsage.rst:19454 ../../../AMDGPUUsage.rst:19455
#: ../../../AMDGPUUsage.rst:19456 ../../../AMDGPUUsage.rst:19457
#: ../../../AMDGPUUsage.rst:19459 ../../../AMDGPUUsage.rst:19463
#: ../../../AMDGPUUsage.rst:19467 ../../../AMDGPUUsage.rst:19501
#: ../../../AMDGPUUsage.rst:19502 ../../../AMDGPUUsage.rst:19503
#: ../../../AMDGPUUsage.rst:19504 ../../../AMDGPUUsage.rst:19505
msgid "integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:4070 ../../../AMDGPUUsage.rst:4601
msgid "Kernel argument size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:4071
msgid "\"Align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4071
msgid "Kernel argument alignment in bytes. Must be a power of two."
msgstr ""

#: ../../../AMDGPUUsage.rst:4073
msgid "\"ValueKind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4073 ../../../AMDGPUUsage.rst:4606
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4080
msgid "\"ByValue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4079 ../../../AMDGPUUsage.rst:4612
msgid "The argument is copied directly into the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4085
msgid "\"GlobalBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4083 ../../../AMDGPUUsage.rst:4616
msgid ""
"A global address space pointer to the buffer data is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4090
msgid "\"DynamicSharedPointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4088 ../../../AMDGPUUsage.rst:4621
msgid ""
"A group address space pointer to dynamically allocated LDS is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4095
msgid "\"Sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4093 ../../../AMDGPUUsage.rst:4626
msgid "A global address space pointer to a S# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4100
msgid "\"Image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4098 ../../../AMDGPUUsage.rst:4631
msgid "A global address space pointer to a T# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4105
msgid "\"Pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4103 ../../../AMDGPUUsage.rst:4636
msgid ""
"A global address space pointer to an OpenCL pipe is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4111
msgid "\"Queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4108 ../../../AMDGPUUsage.rst:4641
msgid ""
"A global address space pointer to an OpenCL device enqueue queue is passed "
"in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4117
msgid "\"HiddenGlobalOffsetX\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4114 ../../../AMDGPUUsage.rst:4647
msgid ""
"The OpenCL grid dispatch global offset for the X dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4123
msgid "\"HiddenGlobalOffsetY\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4120 ../../../AMDGPUUsage.rst:4653
msgid ""
"The OpenCL grid dispatch global offset for the Y dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4129
msgid "\"HiddenGlobalOffsetZ\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4126 ../../../AMDGPUUsage.rst:4659
msgid ""
"The OpenCL grid dispatch global offset for the Z dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4135
msgid "\"HiddenNone\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4132 ../../../AMDGPUUsage.rst:4665
msgid ""
"An argument that is not used by the kernel. Space needs to be left for it, "
"but it does not need to be set up."
msgstr ""

#: ../../../AMDGPUUsage.rst:4142
msgid "\"HiddenPrintfBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4138
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenHostcallBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4149
msgid "\"HiddenHostcallBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4145
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenPrintfBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4156
msgid "\"HiddenDefaultQueue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4152 ../../../AMDGPUUsage.rst:4687
msgid ""
"A global address space pointer to the OpenCL device enqueue queue that "
"should be used by the kernel by default is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4162
msgid "\"HiddenCompletionAction\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4159 ../../../AMDGPUUsage.rst:4694
msgid ""
"A global address space pointer to help link enqueued kernels into the "
"ancestor tree for determining when the parent kernel has finished."
msgstr ""

#: ../../../AMDGPUUsage.rst:4167
msgid "\"HiddenMultiGridSyncArg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4165 ../../../AMDGPUUsage.rst:4700
msgid ""
"A global address space pointer for multi-grid synchronization is passed in "
"the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4169
msgid "\"ValueType\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4169 ../../../AMDGPUUsage.rst:4704
msgid ""
"Unused and deprecated. This should no longer be emitted, but is accepted for "
"compatibility."
msgstr ""

#: ../../../AMDGPUUsage.rst:4173
msgid "\"PointeeAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4173
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \"ValueKind\" is \"DynamicSharedPointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4179
msgid "\"AddrSpaceQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4179
msgid ""
"Kernel argument address space qualifier. Only present if \"ValueKind\" is "
"\"GlobalBuffer\" or \"DynamicSharedPointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4185
msgid "\"Private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4186
msgid "\"Global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4187
msgid "\"Constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4188
msgid "\"Local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4189
msgid "\"Generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4190
msgid "\"Region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4194
msgid ""
"Is GlobalBuffer only Global or Constant? Is DynamicSharedPointer always "
"Local? Can HCC allow Generic? How can Private or Region ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4201
msgid "\"AccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4201
msgid ""
"Kernel argument access qualifier. Only present if \"ValueKind\" is \"Image\" "
"or \"Pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4207 ../../../AMDGPUUsage.rst:4229
msgid "\"ReadOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4208 ../../../AMDGPUUsage.rst:4230
msgid "\"WriteOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4209 ../../../AMDGPUUsage.rst:4231
msgid "\"ReadWrite\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4213
msgid "Does this apply to GlobalBuffer?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4216
msgid "\"ActualAccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4216
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \"ValueKind\" is \"GlobalBuffer\", \"Image\", or \"Pipe\". "
"This may be more restrictive than indicated by \"AccQual\" to reflect what "
"the kernel actually does. If not present then the runtime must assume what "
"is implied by \"AccQual\" and \"IsConst\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4233
msgid "\"IsConst\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4233 ../../../AMDGPUUsage.rst:4238
#: ../../../AMDGPUUsage.rst:4243 ../../../AMDGPUUsage.rst:4248
#: ../../../AMDGPUUsage.rst:4767 ../../../AMDGPUUsage.rst:4772
#: ../../../AMDGPUUsage.rst:4777 ../../../AMDGPUUsage.rst:4782
#: ../../../AMDGPUUsage.rst:4858 ../../../AMDGPUUsage.rst:4860
#: ../../../AMDGPUUsage.rst:19360 ../../../AMDGPUUsage.rst:19468
#: ../../../AMDGPUUsage.rst:19469 ../../../AMDGPUUsage.rst:19470
#: ../../../AMDGPUUsage.rst:19471 ../../../AMDGPUUsage.rst:19472
#: ../../../AMDGPUUsage.rst:19474
msgid "boolean"
msgstr ""

#: ../../../AMDGPUUsage.rst:4233
msgid ""
"Indicates if the kernel argument is const qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4238
msgid "\"IsRestrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4238
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4243
msgid "\"IsVolatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4243
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4248
msgid "\"IsPipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4248
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if "
"\"ValueKind\" is \"Pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4254
msgid "Can GlobalBuffer be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4261
msgid "AMDHSA Code Object V2 Kernel Code Properties Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4267
msgid "\"KernargSegmentSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4267 ../../../AMDGPUUsage.rst:4468
msgid ""
"The size in bytes of the kernarg segment that holds the values of the "
"arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4272
msgid "\"GroupSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4272 ../../../AMDGPUUsage.rst:4473
msgid ""
"The amount of group segment memory required by a work-group in bytes. This "
"does not include any dynamically allocated group segment memory that may be "
"added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:4283
msgid "\"PrivateSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4283 ../../../AMDGPUUsage.rst:4484
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes. If the kernel uses a dynamic call stack then additional space must be "
"added to this value for the call stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4293
msgid "\"KernargSegmentAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4293 ../../../AMDGPUUsage.rst:4494
msgid ""
"The maximum byte alignment of arguments in the kernarg segment. Must be a "
"power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4298
msgid "\"WavefrontSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4298 ../../../AMDGPUUsage.rst:4499
msgid "Wavefront size. Must be a power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4300
msgid "\"NumSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4300
msgid ""
"Number of scalar registers used by a wavefront for GFX6-GFX11. This includes "
"the special SGPRs for VCC, Flat Scratch (GFX7-GFX10) and XNACK (for GFX8-"
"GFX10). It does not include the 16 SGPR added if a trap handler is enabled. "
"It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4316
msgid "\"NumVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4316
msgid "Number of vector registers used by each work-item for GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:4320
msgid "\"MaxFlatWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4320 ../../../AMDGPUUsage.rst:4535
msgid ""
"Maximum flat work-group size supported by the kernel in work-items. Must be "
">=1 and consistent with ReqdWorkGroupSize if not 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4328
msgid "\"NumSpilledSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4328 ../../../AMDGPUUsage.rst:4543
msgid ""
"Number of stores from a scalar register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:4333
msgid "\"NumSpilledVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4333 ../../../AMDGPUUsage.rst:4548
msgid ""
"Number of stores from a vector register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:4343
msgid "Code Object V3 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4346
msgid ""
"Code object V3 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4348
msgid ""
"Code object V3 and above metadata is specified by the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4351
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-table-v3` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:4357 ../../../AMDGPUUsage.rst:19295
msgid ""
"Additional information can be added to the maps. To avoid conflicts, any key "
"names should be prefixed by \"*vendor-name*.\" where ``vendor-name`` can be "
"the name of the vendor and specific vendor tool that generates the "
"information. The prefix is abbreviated to simply \".\" when it appears "
"within a map that has been added by the same *vendor-name*."
msgstr ""

#: ../../../AMDGPUUsage.rst:4364
msgid "AMDHSA Code Object V3 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4370 ../../../AMDGPUUsage.rst:4812
#: ../../../AMDGPUUsage.rst:4844
msgid "\"amdhsa.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4374
msgid "\"amdhsa.printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4400
msgid "\"amdhsa.kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4400 ../../../AMDGPUUsage.rst:4432
#: ../../../AMDGPUUsage.rst:19309
msgid "sequence of map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4400
msgid ""
"Sequence of the maps for each kernel in the code object. See :ref:`amdgpu-"
"amdhsa-code-object-kernel-metadata-map-table-v3` for the definition of the "
"keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:4409
msgid "AMDHSA Code Object V3 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4415 ../../../AMDGPUUsage.rst:4599
#: ../../../AMDGPUUsage.rst:19322
msgid "\".name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4416
msgid "\".symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4418
msgid "\".language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4424
msgid "\"HIP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4426
msgid "\"Assembler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4428
msgid "\".language_version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4432
msgid "\".args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4432
msgid ""
"Sequence of maps of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-table-v3` for the definition of the keys "
"included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:4437
msgid "\".reqd_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4446
msgid "\".workgroup_size_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4453
msgid "\".vec_type_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4459
msgid "\".device_enqueue_symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4468
msgid "\".kernarg_segment_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4473
msgid "\".group_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4484
msgid "\".private_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4494
msgid "\".kernarg_segment_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4499 ../../../AMDGPUUsage.rst:19467
msgid "\".wavefront_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4501 ../../../AMDGPUUsage.rst:19456
#: ../../../AMDGPUUsage.rst:19504
msgid "\".sgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4501
msgid ""
"Number of scalar registers required by a wavefront for GFX6-GFX9. A register "
"is required if it is used explicitly, or if a higher numbered register is "
"used explicitly. This includes the special SGPRs for VCC, Flat Scratch (GFX7-"
"GFX9) and XNACK (for GFX8-GFX9). It does not include the 16 SGPR added if a "
"trap handler is enabled. It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4522 ../../../AMDGPUUsage.rst:19454
#: ../../../AMDGPUUsage.rst:19503
msgid "\".vgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4522
msgid ""
"Number of vector registers required by each work-item for GFX6-GFX9. A "
"register is required if it is used explicitly, or if a higher numbered "
"register is used explicitly."
msgstr ""

#: ../../../AMDGPUUsage.rst:4531 ../../../AMDGPUUsage.rst:19455
msgid "\".agpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4531
msgid ""
"Number of accumulator registers required by each work-item for GFX90A, "
"GFX908."
msgstr ""

#: ../../../AMDGPUUsage.rst:4535
msgid "\".max_flat_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4543
msgid "\".sgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4548
msgid "\".vgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4553
msgid "\".kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4553
msgid "The kind of the kernel with the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4558
msgid "\"normal\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4558
msgid "Regular kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:4569
msgid "\"init\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4561
msgid ""
"These kernels must be invoked after loading the containing code object and "
"must complete before any normal and fini kernels in the same code object are "
"invoked."
msgstr ""

#: ../../../AMDGPUUsage.rst:4580
msgid "\"fini\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4572
msgid ""
"These kernels must be invoked before unloading the containing code object "
"and after all init and normal kernels in the same code object have been "
"invoked and completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4582
msgid "If omitted, \"normal\" is assumed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4584
msgid "\".max_num_work_groups_{x,y,z}\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4584
msgid ""
"The max number of launched work-groups in the X, Y, and Z dimensions. Each "
"number must be >=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4593
msgid "AMDHSA Code Object V3 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4600
msgid "\".type_name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4601
msgid "\".size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4602
msgid "\".offset\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4602
msgid ""
"Kernel argument offset in bytes. The offset must be a multiple of the "
"alignment required by the argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:4606 ../../../AMDGPUUsage.rst:4892
msgid "\".value_kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4613
msgid "\"by_value\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4618
msgid "\"global_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4623
msgid "\"dynamic_shared_pointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4628
msgid "\"sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4633
msgid "\"image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4638
msgid "\"pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4644
msgid "\"queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4650
msgid "\"hidden_global_offset_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4656
msgid "\"hidden_global_offset_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4662
msgid "\"hidden_global_offset_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4668
msgid "\"hidden_none\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4676
msgid "\"hidden_printf_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4671
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_hostcall_buffer\" before Code "
"Object V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4684
msgid "\"hidden_hostcall_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4679
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_printf_buffer\" before Code Object "
"V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4691
msgid "\"hidden_default_queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4697
msgid "\"hidden_completion_action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4702
msgid "\"hidden_multigrid_sync_arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4704
msgid "\".value_type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4707
msgid "\".pointee_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4707
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \".value_kind\" is \"dynamic_shared_pointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4713
msgid "\".address_space\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4713
msgid ""
"Kernel argument address space qualifier. Only present if \".value_kind\" is "
"\"global_buffer\" or \"dynamic_shared_pointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4719
msgid "\"private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4720
msgid "\"global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4721
msgid "\"constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4722
msgid "\"local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4723
msgid "\"generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4724
msgid "\"region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4728
msgid ""
"Is \"global_buffer\" only \"global\" or \"constant\"? Is "
"\"dynamic_shared_pointer\" always \"local\"? Can HCC allow \"generic\"? How "
"can \"private\" or \"region\" ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4735
msgid "\".access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4735
msgid ""
"Kernel argument access qualifier. Only present if \".value_kind\" is "
"\"image\" or \"pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4741 ../../../AMDGPUUsage.rst:4763
msgid "\"read_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4742 ../../../AMDGPUUsage.rst:4764
msgid "\"write_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4743 ../../../AMDGPUUsage.rst:4765
msgid "\"read_write\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4747
msgid "Does this apply to \"global_buffer\"?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4750
msgid "\".actual_access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4750
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \".value_kind\" is \"global_buffer\", \"image\", or "
"\"pipe\". This may be more restrictive than indicated by \".access\" to "
"reflect what the kernel actually does. If not present then the runtime must "
"assume what is implied by \".access\" and \".is_const\"      . Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4767
msgid "\".is_const\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4767
msgid ""
"Indicates if the kernel argument is const qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4772
msgid "\".is_restrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4772
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4777
msgid "\".is_volatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4777
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4782
msgid "\".is_pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4782
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if \"."
"value_kind\" is \"pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4788
msgid "Can \"global_buffer\" be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4796
msgid "Code Object V4 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4799
msgid ""
"Code object V4 is not the default code object version emitted by this "
"version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4802
msgid ""
"Code object V4 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v3` with the changes and additions defined in table :ref:`amdgpu-"
"amdhsa-code-object-metadata-map-table-v4`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4806
msgid "AMDHSA Code Object V4 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4814
msgid "The second integer is the minor version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4816
msgid "\"amdhsa.target\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4816
msgid "The target name of the code using the syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4822
msgid ""
"A canonical target ID must be used. See :ref:`amdgpu-target-triples` and :"
"ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4830
msgid "Code Object V5 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4832
msgid ""
"Code object V5 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` with the changes defined in table :ref:`amdgpu-amdhsa-code-"
"object-metadata-map-table-v5`, table :ref:`amdgpu-amdhsa-code-object-kernel-"
"metadata-map-table-v5` and table :ref:`amdgpu-amdhsa-code-object-kernel-"
"argument-metadata-map-table-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4838
msgid "AMDHSA Code Object V5 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4846
msgid "The second integer is the minor version. Currently 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4852
msgid "AMDHSA Code Object V5 Kernel Metadata Map Additions"
msgstr ""

#: ../../../AMDGPUUsage.rst:4858
msgid "\".uses_dynamic_stack\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4858
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4860
msgid "\".workgroup_processor_mode\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4860
msgid ""
"(GFX10+) Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4866
msgid "AMDHSA Code Object V5 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4872
msgid "\".uniform_work_group_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4872
msgid ""
"Indicates if the kernel requires that each dimension of global size is a "
"multiple of corresponding dimension of work-group size. Value of 1 implies "
"true and value of 0 implies false. Metadata is only emitted when value is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4886
msgid ""
"AMDHSA Code Object V5 Kernel Argument Metadata Map Additions and Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4892
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include: the same as code object V3 metadata (see :ref:"
"`amdgpu-amdhsa-code-object-kernel-argument-metadata-map-table-v3`) with the "
"following additions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4906
msgid "\"hidden_block_count_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4901
msgid ""
"The grid dispatch work-group count for the X dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items."
msgstr ""

#: ../../../AMDGPUUsage.rst:4915
msgid "\"hidden_block_count_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4909
msgid ""
"The grid dispatch work-group count for the Y dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1, then must "
"be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4924
msgid "\"hidden_block_count_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4918
msgid ""
"The grid dispatch work-group count for the Z dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1 or 2, then "
"must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4930
msgid "\"hidden_group_size_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4927
msgid ""
"The grid dispatch work-group size for the X dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size."
msgstr ""

#: ../../../AMDGPUUsage.rst:4937
msgid "\"hidden_group_size_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4933
msgid ""
"The grid dispatch work-group size for the Y dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4944
msgid "\"hidden_group_size_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4940
msgid ""
"The grid dispatch work-group size for the Z dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1 or 2, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4949
msgid "\"hidden_remainder_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4947
msgid ""
"The grid dispatch work group size of the partial work group of the X "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the X dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4954
msgid "\"hidden_remainder_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4952
msgid ""
"The grid dispatch work group size of the partial work group of the Y "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Y dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4959
msgid "\"hidden_remainder_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4957
msgid ""
"The grid dispatch work group size of the partial work group of the Z "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Z dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4964
msgid "\"hidden_grid_dims\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4962
msgid ""
"The grid dispatch dimensionality. This is the same value as the AQL dispatch "
"packet dimensionality. Must be a value between 1 and 3."
msgstr ""

#: ../../../AMDGPUUsage.rst:4969
msgid "\"hidden_heap_v1\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4967
msgid ""
"A global address space pointer to an initialized memory buffer that conforms "
"to the requirements of the malloc/free device library V1 version "
"implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4972
msgid "\"hidden_dynamic_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4972
msgid "Size of the dynamically allocated LDS memory is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4977
msgid "\"hidden_private_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4975
msgid ""
"The high 32 bits of the flat addressing private aperture base. Only used by "
"GFX8 to allow conversion between private segment and flat addresses. See :"
"ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4982
msgid "\"hidden_shared_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4980
msgid ""
"The high 32 bits of the flat addressing shared aperture base. Only used by "
"GFX8 to allow conversion between shared segment and flat addresses. See :ref:"
"`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4988
msgid "\"hidden_queue_ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4985
msgid ""
"A global memory address space pointer to the ROCm runtime ``struct "
"amd_queue_t`` structure for the HSA queue of the associated dispatch AQL "
"packet. It is only required for pre-GFX9 devices for the trap handler ABI "
"(see :ref:`amdgpu-amdhsa-trap-handler-abi`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4995
msgid "Code Object V6 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4997
msgid ""
"Code object V6 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v5` with the changes defined in table :ref:`amdgpu-amdhsa-code-"
"object-kernel-metadata-map-table-v6`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5001
msgid "AMDHSA Code Object V6 Kernel Metadata Map Additions"
msgstr ""

#: ../../../AMDGPUUsage.rst:5007
msgid "\".cluster_dims\""
msgstr ""

#: ../../../AMDGPUUsage.rst:5007
msgid "The dimension of the cluster."
msgstr ""

#: ../../../AMDGPUUsage.rst:5012
msgid "Kernel Dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:5014
msgid ""
"The HSA architected queuing language (AQL) defines a user space memory "
"interface that can be used to control the dispatch of kernels, in an agent "
"independent way. An agent can have zero or more AQL queues created for it "
"using an HSA compatible runtime (see :ref:`amdgpu-os`), in which AQL packets "
"(all of which are 64 bytes) can be placed. See the *HSA Platform System "
"Architecture Specification* [HSA]_ for the AQL queue mechanics and packet "
"layouts."
msgstr ""

#: ../../../AMDGPUUsage.rst:5021
msgid ""
"The packet processor of a kernel agent is responsible for detecting and "
"dispatching HSA kernels from the AQL queues associated with it. For AMD GPUs "
"the packet processor is implemented by the hardware command processor (CP), "
"asynchronous dispatch controller (ADC) and shader processor input controller "
"(SPI)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5027
msgid ""
"An HSA compatible runtime can be used to allocate an AQL queue object. It "
"uses the kernel mode driver to initialize and register the AQL queue with CP."
msgstr ""

#: ../../../AMDGPUUsage.rst:5030
msgid ""
"To dispatch a kernel the following actions are performed. This can occur in "
"the CPU host program, or from an HSA kernel executing on a GPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:5033
msgid ""
"A pointer to an AQL queue for the kernel agent on which the kernel is to be "
"executed is obtained."
msgstr ""

#: ../../../AMDGPUUsage.rst:5035
msgid ""
"A pointer to the kernel descriptor (see :ref:`amdgpu-amdhsa-kernel-"
"descriptor`) of the kernel to execute is obtained. It must be for a kernel "
"that is contained in a code object that was loaded by an HSA compatible "
"runtime on the kernel agent with which the AQL queue is associated."
msgstr ""

#: ../../../AMDGPUUsage.rst:5040
msgid ""
"Space is allocated for the kernel arguments using the HSA compatible runtime "
"allocator for a memory region with the kernarg property for the kernel agent "
"that will execute the kernel. It must be at least 16-byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:5043
msgid ""
"Kernel argument values are assigned to the kernel argument memory "
"allocation. The layout is defined in the *HSA Programmer's Language "
"Reference* [HSA]_. For AMDGPU the kernel execution directly accesses the "
"kernel argument memory in the same way constant memory is accessed. (Note "
"that the HSA specification allows an implementation to copy the kernel "
"argument contents to another location that is accessed by the kernel.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5049
msgid ""
"An AQL kernel dispatch packet is created on the AQL queue. The HSA "
"compatible runtime api uses 64-bit atomic operations to reserve space in the "
"AQL queue for the packet. The packet must be set up, and the final write "
"must use an atomic store release to set the packet kind to ensure the packet "
"contents are visible to the kernel agent. AQL defines a doorbell signal "
"mechanism to notify the kernel agent that the AQL queue has been updated. "
"These rules, and the layout of the AQL queue and kernel dispatch packet is "
"defined in the *HSA System Architecture Specification* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:5057
msgid ""
"A kernel dispatch packet includes information about the actual dispatch, "
"such as grid and work-group size, together with information from the code "
"object about the kernel, such as segment sizes. The HSA compatible runtime "
"queries on the kernel symbol can be used to obtain the code object values "
"which are recorded in the :ref:`amdgpu-amdhsa-code-object-metadata`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5062
msgid ""
"CP executes micro-code and is responsible for detecting and setting up the "
"GPU to execute the wavefronts of a kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:5064
msgid ""
"CP ensures that when the a wavefront starts executing the kernel machine "
"code, the scalar general purpose registers (SGPR) and vector general purpose "
"registers (VGPR) are set up as required by the machine code. The required "
"setup is defined in the :ref:`amdgpu-amdhsa-kernel-descriptor`. The initial "
"register state is defined in :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5070
msgid ""
"The prolog of the kernel machine code (see :ref:`amdgpu-amdhsa-kernel-"
"prolog`) sets up the machine state as necessary before continuing executing "
"the machine code that corresponds to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:5073
msgid ""
"When the kernel dispatch has completed execution, CP signals the completion "
"signal specified in the kernel dispatch packet if not 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5079
msgid "Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:5081
msgid "The memory space properties are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5083
msgid "AMDHSA Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:5100
msgid ""
"The global and constant memory spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:5105
msgid ""
"Using the constant memory space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. The vector and scalar L1 caches are invalidated of volatile data "
"before each kernel dispatch execution to allow constant memory to change "
"values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:5111
msgid ""
"The local memory space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates work-groups of wavefronts, "
"and freed when all the wavefronts of a work-group have terminated. The data "
"store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:5116
msgid ""
"The private memory space uses the hardware scratch memory support. If the "
"kernel uses scratch, then the hardware allocates memory that is accessed "
"using wavefront lane dword (4 byte) interleaving. The mapping used from "
"private address to physical address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5121
msgid ""
"``wavefront-scratch-base + (private-address * wavefront-size * 4) + "
"(wavefront-lane-id * 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:5125
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`). This memory can be accessed in an interleaved manner using buffer "
"instruction with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. If each lane "
"of a wavefront accesses the same private address, the interleaving results "
"in adjacent dwords being accessed and hence requires fewer cache lines to be "
"fetched. Multi-dword access is not supported except by flat and scratch "
"instructions in GFX9-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:5134
msgid ""
"The generic address space uses the hardware flat address support available "
"in GFX7-GFX11. This uses two fixed ranges of virtual addresses (the private "
"and local apertures), that are outside the range of addressable global "
"memory, to map from a flat address to a private or local address."
msgstr ""

#: ../../../AMDGPUUsage.rst:5139
msgid ""
"FLAT instructions can take a flat address and access global, private "
"(scratch) and group (LDS) memory depending on if the address is within one "
"of the aperture ranges. Flat access to scratch requires hardware aperture "
"setup and setup in the kernel prologue (see :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`). Flat access to LDS requires hardware aperture setup "
"and M0 (GFX7-GFX8) register setup (see :ref:`amdgpu-amdhsa-kernel-prolog-"
"m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5147
msgid ""
"To convert between a segment address and a flat address the base address of "
"the apertures address can be used. For GFX7-GFX8 these are available in the :"
"ref:`amdgpu-amdhsa-hsa-aql-queue` the address of which can be obtained with "
"Queue Ptr SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). "
"For GFX9-GFX11 the aperture base addresses are directly available as inline "
"constant registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. "
"In 64-bit address mode the aperture sizes are 2^32 bytes and the base is "
"aligned to 2^32 which makes it easier to convert from flat to segment or "
"segment to flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:5157
msgid "Image and Samplers"
msgstr ""

#: ../../../AMDGPUUsage.rst:5159
msgid ""
"Image and sample handles created by an HSA compatible runtime (see :ref:"
"`amdgpu-os`) are 64-bit addresses of a hardware 32-byte V# and 48 byte S# "
"object respectively. In order to support the HSA ``query_sampler`` "
"operations two extra dwords are used to store the HSA BRIG enumeration "
"values for the queries that are not trivially deducible from the S# "
"representation."
msgstr ""

#: ../../../AMDGPUUsage.rst:5166
msgid "HSA Signals"
msgstr ""

#: ../../../AMDGPUUsage.rst:5168
msgid ""
"HSA signal handles created by an HSA compatible runtime (see :ref:`amdgpu-"
"os`) are 64-bit addresses of a structure allocated in memory accessible from "
"both the CPU and GPU. The structure is defined by the runtime and subject to "
"change between releases. For example, see [AMD-ROCm-github]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:5176
msgid "HSA AQL Queue"
msgstr ""

#: ../../../AMDGPUUsage.rst:5178
msgid ""
"The HSA AQL queue structure is defined by an HSA compatible runtime (see :"
"ref:`amdgpu-os`) and subject to change between releases. For example, see "
"[AMD-ROCm-github]_. For some processors it contains fields needed to "
"implement certain language features such as the flat address aperture bases. "
"It also contains fields used by CP such as managing the allocation of "
"scratch memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:5187
msgid "Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:5189
msgid ""
"A kernel descriptor consists of the information needed by CP to initiate the "
"execution of a kernel, including the entry point address of the machine code "
"that implements the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:5194 ../../../AMDGPUUsage.rst:5202
msgid "Code Object V3 Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:5196
msgid ""
"CP microcode requires the Kernel descriptor to be allocated on 64-byte "
"alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:5199
msgid ""
"The fields used by CP for code objects before V3 also match those specified "
"in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5206 ../../../AMDGPUUsage.rst:5377
#: ../../../AMDGPUUsage.rst:5698 ../../../AMDGPUUsage.rst:5894
#: ../../../AMDGPUUsage.rst:5917 ../../../AMDGPUUsage.rst:5969
#: ../../../AMDGPUUsage.rst:6220 ../../../AMDGPUUsage.rst:19107
msgid "Bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5206 ../../../AMDGPUUsage.rst:5377
#: ../../../AMDGPUUsage.rst:5698 ../../../AMDGPUUsage.rst:5894
#: ../../../AMDGPUUsage.rst:5917 ../../../AMDGPUUsage.rst:5969
#: ../../../AMDGPUUsage.rst:6220 ../../../AMDGPUUsage.rst:19107
msgid "Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:5206 ../../../AMDGPUUsage.rst:5377
#: ../../../AMDGPUUsage.rst:5698 ../../../AMDGPUUsage.rst:5894
#: ../../../AMDGPUUsage.rst:5917 ../../../AMDGPUUsage.rst:5969
#: ../../../AMDGPUUsage.rst:6220 ../../../AMDGPUUsage.rst:19107
msgid "Field Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:5208
msgid "31:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5208 ../../../AMDGPUUsage.rst:5217
#: ../../../AMDGPUUsage.rst:5226 ../../../AMDGPUUsage.rst:5256
#: ../../../AMDGPUUsage.rst:5266 ../../../AMDGPUUsage.rst:5292
#: ../../../AMDGPUUsage.rst:5299 ../../../AMDGPUUsage.rst:5367
msgid "4 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5208
msgid "GROUP_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5208
msgid ""
"The amount of fixed local address space memory required for a work-group in "
"bytes. This does not include any dynamically allocated local address space "
"memory that may be added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:5217
msgid "63:32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5217
msgid "PRIVATE_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5217
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes.  When this cannot be predicted, code object v4 and older sets this "
"value to be higher than the minimum requirement."
msgstr ""

#: ../../../AMDGPUUsage.rst:5226
msgid "95:64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5226
msgid "KERNARG_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5226
msgid ""
"The size of the kernarg memory pointed to by the AQL dispatch packet. The "
"kernarg memory is used to pass arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:5233
msgid ""
"If the kernarg pointer in the dispatch packet is NULL then there are no "
"kernel arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:5237
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"0 then the kernarg memory size is unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:5243
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"not 0 then the value specifies the kernarg memory size in bytes. It is "
"recommended to provide a value as it may be used by CP to optimize making "
"the kernarg memory visible to the kernel code."
msgstr ""

#: ../../../AMDGPUUsage.rst:5256
msgid "127:96"
msgstr ""

#: ../../../AMDGPUUsage.rst:5256 ../../../AMDGPUUsage.rst:5264
#: ../../../AMDGPUUsage.rst:5267 ../../../AMDGPUUsage.rst:5336
#: ../../../AMDGPUUsage.rst:5338 ../../../AMDGPUUsage.rst:5350
#: ../../../AMDGPUUsage.rst:5352 ../../../AMDGPUUsage.rst:5360
#: ../../../AMDGPUUsage.rst:5367 ../../../AMDGPUUsage.rst:5611
#: ../../../AMDGPUUsage.rst:5629 ../../../AMDGPUUsage.rst:5642
#: ../../../AMDGPUUsage.rst:5644 ../../../AMDGPUUsage.rst:5656
#: ../../../AMDGPUUsage.rst:5679 ../../../AMDGPUUsage.rst:5884
#: ../../../AMDGPUUsage.rst:5899 ../../../AMDGPUUsage.rst:5906
#: ../../../AMDGPUUsage.rst:5924 ../../../AMDGPUUsage.rst:5930
#: ../../../AMDGPUUsage.rst:5940 ../../../AMDGPUUsage.rst:5948
#: ../../../AMDGPUUsage.rst:5950 ../../../AMDGPUUsage.rst:5971
#: ../../../AMDGPUUsage.rst:5975 ../../../AMDGPUUsage.rst:5978
#: ../../../AMDGPUUsage.rst:5983 ../../../AMDGPUUsage.rst:5991
#: ../../../AMDGPUUsage.rst:5997 ../../../AMDGPUUsage.rst:6000
msgid "Reserved, must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5257
msgid "191:128"
msgstr ""

#: ../../../AMDGPUUsage.rst:5257
msgid "8 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5257
msgid "KERNEL_CODE_ENTRY_BYTE_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5257
msgid ""
"Byte offset (possibly negative) from base address of kernel descriptor to "
"kernel's entry point instruction which must be 256 byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:5264
msgid "351:192"
msgstr ""

#: ../../../AMDGPUUsage.rst:5264
msgid "20 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5266
msgid "383:352"
msgstr ""

#: ../../../AMDGPUUsage.rst:5266
msgid "COMPUTE_PGM_RSRC3"
msgstr ""

#: ../../../AMDGPUUsage.rst:5266 ../../../AMDGPUUsage.rst:5337
#: ../../../AMDGPUUsage.rst:5351 ../../../AMDGPUUsage.rst:5359
#: ../../../AMDGPUUsage.rst:5385 ../../../AMDGPUUsage.rst:5643
#: ../../../AMDGPUUsage.rst:5655 ../../../AMDGPUUsage.rst:5678
msgid "GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5274 ../../../AMDGPUUsage.rst:5357
#: ../../../AMDGPUUsage.rst:5365 ../../../AMDGPUUsage.rst:5390
#: ../../../AMDGPUUsage.rst:20478 ../../../AMDGPUUsage.rst:20547
#: ../../../AMDGPUUsage.rst:20549
msgid "GFX90A, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:5269
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5282 ../../../AMDGPUUsage.rst:5343
#: ../../../AMDGPUUsage.rst:20528
msgid "GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5277
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx10-gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5290 ../../../AMDGPUUsage.rst:5565
#: ../../../AMDGPUUsage.rst:5591 ../../../AMDGPUUsage.rst:20512
msgid "GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5285
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5292
msgid "415:384"
msgstr ""

#: ../../../AMDGPUUsage.rst:5292
msgid "COMPUTE_PGM_RSRC1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5292
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC1`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5299
msgid "447:416"
msgstr ""

#: ../../../AMDGPUUsage.rst:5299
msgid "COMPUTE_PGM_RSRC2"
msgstr ""

#: ../../../AMDGPUUsage.rst:5299
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC2`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5306
msgid "458:448"
msgstr ""

#: ../../../AMDGPUUsage.rst:5306 ../../../AMDGPUUsage.rst:5351
msgid "7 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5306
msgid "*See separate bits below.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5306
msgid ""
"Enable the setup of the SGPR user data registers (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5311
msgid ""
"The total number of SGPR user data registers requested must not exceed 16 "
"and match value in ``compute_pgm_rsrc2.user_sgpr.user_sgpr_count``. Any "
"requests beyond 16 will be ignored."
msgstr ""

#: ../../../AMDGPUUsage.rst:5318
msgid ">448"
msgstr ""

#: ../../../AMDGPUUsage.rst:5318 ../../../AMDGPUUsage.rst:5324
#: ../../../AMDGPUUsage.rst:5325 ../../../AMDGPUUsage.rst:5326
#: ../../../AMDGPUUsage.rst:5327 ../../../AMDGPUUsage.rst:5328
#: ../../../AMDGPUUsage.rst:5334 ../../../AMDGPUUsage.rst:5337
#: ../../../AMDGPUUsage.rst:5345 ../../../AMDGPUUsage.rst:5537
#: ../../../AMDGPUUsage.rst:5546 ../../../AMDGPUUsage.rst:5567
#: ../../../AMDGPUUsage.rst:5575 ../../../AMDGPUUsage.rst:5593
#: ../../../AMDGPUUsage.rst:5602 ../../../AMDGPUUsage.rst:5610
#: ../../../AMDGPUUsage.rst:5628 ../../../AMDGPUUsage.rst:5642
#: ../../../AMDGPUUsage.rst:5643 ../../../AMDGPUUsage.rst:5655
#: ../../../AMDGPUUsage.rst:5678 ../../../AMDGPUUsage.rst:5700
#: ../../../AMDGPUUsage.rst:5734 ../../../AMDGPUUsage.rst:5761
#: ../../../AMDGPUUsage.rst:5769 ../../../AMDGPUUsage.rst:5777
#: ../../../AMDGPUUsage.rst:5785 ../../../AMDGPUUsage.rst:5800
#: ../../../AMDGPUUsage.rst:5816 ../../../AMDGPUUsage.rst:5860
#: ../../../AMDGPUUsage.rst:5870 ../../../AMDGPUUsage.rst:5873
#: ../../../AMDGPUUsage.rst:5875 ../../../AMDGPUUsage.rst:5877
#: ../../../AMDGPUUsage.rst:5879 ../../../AMDGPUUsage.rst:5881
#: ../../../AMDGPUUsage.rst:5884 ../../../AMDGPUUsage.rst:5901
#: ../../../AMDGPUUsage.rst:5929 ../../../AMDGPUUsage.rst:5939
#: ../../../AMDGPUUsage.rst:5949 ../../../AMDGPUUsage.rst:5975
#: ../../../AMDGPUUsage.rst:5976 ../../../AMDGPUUsage.rst:5982
#: ../../../AMDGPUUsage.rst:5996 ../../../AMDGPUUsage.rst:6001
msgid "1 bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:5318
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _BUFFER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5318 ../../../AMDGPUUsage.rst:5328
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then not supported and must be 0,"
msgstr ""

#: ../../../AMDGPUUsage.rst:5324
msgid ">449"
msgstr ""

#: ../../../AMDGPUUsage.rst:5324
msgid "ENABLE_SGPR_DISPATCH_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5325
msgid ">450"
msgstr ""

#: ../../../AMDGPUUsage.rst:5325
msgid "ENABLE_SGPR_QUEUE_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5326
msgid ">451"
msgstr ""

#: ../../../AMDGPUUsage.rst:5326
msgid "ENABLE_SGPR_KERNARG_SEGMENT_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5327
msgid ">452"
msgstr ""

#: ../../../AMDGPUUsage.rst:5327
msgid "ENABLE_SGPR_DISPATCH_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5328
msgid ">453"
msgstr ""

#: ../../../AMDGPUUsage.rst:5328
msgid "ENABLE_SGPR_FLAT_SCRATCH_INIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5334
msgid ">454"
msgstr ""

#: ../../../AMDGPUUsage.rst:5334
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5336
msgid "457:455"
msgstr ""

#: ../../../AMDGPUUsage.rst:5336 ../../../AMDGPUUsage.rst:5977
#: ../../../AMDGPUUsage.rst:5990
msgid "3 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5337
msgid "458"
msgstr ""

#: ../../../AMDGPUUsage.rst:5337
msgid "ENABLE_WAVEFRONT_SIZE32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5340
msgid "If 0 execute in wavefront size 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5342
msgid "If 1 execute in native wavefront size 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5345
msgid "459"
msgstr ""

#: ../../../AMDGPUUsage.rst:5345
msgid "USES_DYNAMIC_STACK"
msgstr ""

#: ../../../AMDGPUUsage.rst:5345
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack. "
"This is only set in code object v5 and later."
msgstr ""

#: ../../../AMDGPUUsage.rst:5350
msgid "463:460"
msgstr ""

#: ../../../AMDGPUUsage.rst:5350 ../../../AMDGPUUsage.rst:5421
#: ../../../AMDGPUUsage.rst:5919 ../../../AMDGPUUsage.rst:5971
msgid "4 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5351
msgid "470:464"
msgstr ""

#: ../../../AMDGPUUsage.rst:5351
msgid "KERNARG_PRELOAD_SPEC_LENGTH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5354
msgid ""
"The number of dwords from the kernarg segment to preload into User SGPRs "
"before kernel execution. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5359
msgid "479:471"
msgstr ""

#: ../../../AMDGPUUsage.rst:5359 ../../../AMDGPUUsage.rst:5835
#: ../../../AMDGPUUsage.rst:6000
msgid "9 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5359
msgid "KERNARG_PRELOAD_SPEC_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5362
msgid ""
"An offset in dwords into the kernarg segment to begin preloading data into "
"User SGPRs. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5367
msgid "511:480"
msgstr ""

#: ../../../AMDGPUUsage.rst:5368
msgid "**Total size 64 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5373
msgid "compute_pgm_rsrc1 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379 ../../../AMDGPUUsage.rst:5896
msgid "5:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379 ../../../AMDGPUUsage.rst:5751
#: ../../../AMDGPUUsage.rst:5896 ../../../AMDGPUUsage.rst:5923
msgid "6 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379
msgid "GRANULATED_WORKITEM_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379
msgid ""
"Number of vector register blocks used by each work-item; granularity is "
"device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5385
msgid "vgprs_used 0..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:5386 ../../../AMDGPUUsage.rst:5394
msgid "max(0, ceil(vgprs_used / 4) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5388
msgid "vgprs_used 0..512"
msgstr ""

#: ../../../AMDGPUUsage.rst:5389
msgid "vgprs_used = align(arch_vgprs, 4)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5390
msgid "acc_vgprs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5391 ../../../AMDGPUUsage.rst:5397
msgid "max(0, ceil(vgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5393
msgid "GFX10-GFX12 (wavefront size 64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5393 ../../../AMDGPUUsage.rst:5396
msgid "max_vgpr 1..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:5396
msgid "GFX10-GFX12 (wavefront size 32)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5400
msgid "GFX125X (wavefront size 32)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5399
msgid "max_vgpr 1..1024"
msgstr ""

#: ../../../AMDGPUUsage.rst:5400
msgid "max(0, ceil(vgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5402
msgid ""
"Where vgprs_used is defined as the highest VGPR number explicitly referenced "
"plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:5407
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.VGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5410
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_vgpr` nested directive (see :ref:`amdhsa-kernel-directives-"
"table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5421
msgid "9:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5421
msgid "GRANULATED_WAVEFRONT_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5421
msgid ""
"Number of scalar register blocks used by a wavefront; granularity is device "
"specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5427 ../../../AMDGPUUsage.rst:5610
#: ../../../AMDGPUUsage.rst:6334
msgid "GFX6-GFX8"
msgstr ""

#: ../../../AMDGPUUsage.rst:5427 ../../../AMDGPUUsage.rst:5430
msgid "sgprs_used 0..112"
msgstr ""

#: ../../../AMDGPUUsage.rst:5428
msgid "max(0, ceil(sgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5430
msgid "GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5431
msgid "2 * max(0, ceil(sgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5435 ../../../AMDGPUUsage.rst:5653
#: ../../../AMDGPUUsage.rst:5676 ../../../AMDGPUUsage.rst:5687
#: ../../../AMDGPUUsage.rst:20447 ../../../AMDGPUUsage.rst:20520
#: ../../../AMDGPUUsage.rst:20524 ../../../AMDGPUUsage.rst:20526
msgid "GFX10-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5433
msgid "Reserved, must be 0. (128 SGPRs always allocated.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5437
msgid ""
"Where sgprs_used is defined as the highest SGPR number explicitly referenced "
"plus one, plus a target specific number of additional special SGPRs for VCC, "
"FLAT_SCRATCH (GFX7+) and XNACK_MASK (GFX8+), and any additional target "
"specific limitations. It does not include the 16 SGPRs added if a trap "
"handler is enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5453
msgid ""
"The target specific limitations and special SGPR layout are defined in the "
"hardware documentation, which can be found in the :ref:`amdgpu-processors` "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:5462
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.SGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5465
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_sgpr` and `.amdhsa_reserve_*` nested directives (see :ref:"
"`amdhsa-kernel-directives-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5477
msgid "11:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5477 ../../../AMDGPUUsage.rst:5485
#: ../../../AMDGPUUsage.rst:5498 ../../../AMDGPUUsage.rst:5511
#: ../../../AMDGPUUsage.rst:5524 ../../../AMDGPUUsage.rst:5792
#: ../../../AMDGPUUsage.rst:6240 ../../../AMDGPUUsage.rst:19112
msgid "2 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5477
msgid "PRIORITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5477 ../../../AMDGPUUsage.rst:5537
#: ../../../AMDGPUUsage.rst:5567 ../../../AMDGPUUsage.rst:5593
#: ../../../AMDGPUUsage.rst:5602 ../../../AMDGPUUsage.rst:5735
#: ../../../AMDGPUUsage.rst:5800 ../../../AMDGPUUsage.rst:5816
#: ../../../AMDGPUUsage.rst:5835 ../../../AMDGPUUsage.rst:5932
#: ../../../AMDGPUUsage.rst:5942
msgid "Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5479
msgid "Start executing wavefront at the specified priority."
msgstr ""

#: ../../../AMDGPUUsage.rst:5482
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIORITY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5485
msgid "13:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5485
msgid "FLOAT_ROUND_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5485
msgid ""
"Wavefront starts execution with specified rounding mode for single (32-bit) "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5492 ../../../AMDGPUUsage.rst:5505
msgid ""
"Floating point rounding mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5496 ../../../AMDGPUUsage.rst:5509
#: ../../../AMDGPUUsage.rst:5522 ../../../AMDGPUUsage.rst:5535
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLOAT_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5498
msgid "15:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5498
msgid "FLOAT_ROUND_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5498
msgid ""
"Wavefront starts execution with specified rounding denorm mode for half/"
"double (16 and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5511
msgid "17:16"
msgstr ""

#: ../../../AMDGPUUsage.rst:5511
msgid "FLOAT_DENORM_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5511
msgid ""
"Wavefront starts execution with specified denorm mode for single (32 bit)  "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5518 ../../../AMDGPUUsage.rst:5531
msgid ""
"Floating point denorm mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5524
msgid "19:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5524
msgid "FLOAT_DENORM_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5524
msgid ""
"Wavefront starts execution with specified denorm mode for half/double (16 "
"and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5537
msgid "20"
msgstr ""

#: ../../../AMDGPUUsage.rst:5537
msgid "PRIV"
msgstr ""

#: ../../../AMDGPUUsage.rst:5539
msgid "Start executing wavefront in privilege trap handler mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5543
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5546 ../../../AMDGPUUsage.rst:5996
msgid "21"
msgstr ""

#: ../../../AMDGPUUsage.rst:5546
msgid "ENABLE_DX10_CLAMP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5558
msgid "WG_RR_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5556 ../../../AMDGPUUsage.rst:5589
msgid "GFX9-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5547
msgid ""
"Wavefront starts execution with DX10 clamp mode enabled. Used by the vector "
"ALU to force DX10 style treatment of NaN's (when set, clamp NaN to zero, "
"otherwise pass NaN through)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5556
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.DX10_CLAMP``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5559
msgid ""
"If 1, wavefronts are scheduled in a round-robin fashion with respect to the "
"other wavefronts of the SIMD. Otherwise, wavefronts are scheduled in oldest "
"age order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5565
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.WG_RR_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5567
msgid "22"
msgstr ""

#: ../../../AMDGPUUsage.rst:5567
msgid "DEBUG_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5569
msgid "Start executing wavefront in single step mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5572
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.DEBUG_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5575
msgid "23"
msgstr ""

#: ../../../AMDGPUUsage.rst:5575
msgid "ENABLE_IEEE_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5591
msgid "DISABLE_PERF"
msgstr ""

#: ../../../AMDGPUUsage.rst:5576
msgid ""
"Wavefront starts execution with IEEE mode enabled. Floating point opcodes "
"that support exception flag gathering will quiet and propagate signaling-NaN "
"inputs per IEEE 754-2008. Min_dx10 and max_dx10 become IEEE 754-2008 "
"compliant due to signaling-NaN propagation and quieting."
msgstr ""

#: ../../../AMDGPUUsage.rst:5589
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.IEEE_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5592
msgid "Reserved. Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5593 ../../../AMDGPUUsage.rst:5860
msgid "24"
msgstr ""

#: ../../../AMDGPUUsage.rst:5593
msgid "BULKY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5595
msgid "Only one work-group allowed to execute on a compute unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:5599
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.BULKY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5602 ../../../AMDGPUUsage.rst:5870
msgid "25"
msgstr ""

#: ../../../AMDGPUUsage.rst:5602
msgid "CDBG_USER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5604
msgid "Flag that can be used to control debugging code."
msgstr ""

#: ../../../AMDGPUUsage.rst:5607
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.CDBG_USER``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5610 ../../../AMDGPUUsage.rst:5873
msgid "26"
msgstr ""

#: ../../../AMDGPUUsage.rst:5610
msgid "FP16_OVFL"
msgstr ""

#: ../../../AMDGPUUsage.rst:5626 ../../../AMDGPUUsage.rst:20514
msgid "GFX9-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5613
msgid "Wavefront starts execution with specified fp16 overflow mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5617
msgid "If 0, fp16 overflow generates +/-INF values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5619
msgid ""
"If 1, fp16 overflow that is the result of an +/-INF input value or divide by "
"0 produces a +/-INF, otherwise clamps computed overflow to +/-MAX_FP16 as "
"appropriate."
msgstr ""

#: ../../../AMDGPUUsage.rst:5626
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FP16_OVFL``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5628 ../../../AMDGPUUsage.rst:5875
msgid "27"
msgstr ""

#: ../../../AMDGPUUsage.rst:5628 ../../../AMDGPUUsage.rst:5642
#: ../../../AMDGPUUsage.rst:5884 ../../../AMDGPUUsage.rst:5971
#: ../../../AMDGPUUsage.rst:5975 ../../../AMDGPUUsage.rst:5977
#: ../../../AMDGPUUsage.rst:5982 ../../../AMDGPUUsage.rst:5990
#: ../../../AMDGPUUsage.rst:5996 ../../../AMDGPUUsage.rst:6000
msgid "RESERVED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5630
msgid "FLAT_SCRATCH_IS_NV"
msgstr ""

#: ../../../AMDGPUUsage.rst:5628 ../../../AMDGPUUsage.rst:5732
msgid "GFX6-GFX120*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5640 ../../../AMDGPUUsage.rst:5759
#: ../../../AMDGPUUsage.rst:5858 ../../../AMDGPUUsage.rst:5980
#: ../../../AMDGPUUsage.rst:5988 ../../../AMDGPUUsage.rst:5994
#: ../../../AMDGPUUsage.rst:5998
msgid "GFX125*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5631
msgid ""
"0 - Use the NV ISA as indication that scratch is NV. 1 - Force scratch to NV "
"= 1, even if ISA.NV == 0 if the address falls into scratch space (not "
"global). This allows global.NV = 0 and scratch.NV = 1 for flat ops. Other "
"threads use the ISA bit value."
msgstr ""

#: ../../../AMDGPUUsage.rst:5640
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLAT_SCRATCH_IS_NV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5642 ../../../AMDGPUUsage.rst:5877
msgid "28"
msgstr ""

#: ../../../AMDGPUUsage.rst:5643 ../../../AMDGPUUsage.rst:5879
msgid "29"
msgstr ""

#: ../../../AMDGPUUsage.rst:5643
msgid "WGP_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5646
msgid "If 0 execute work-groups in CU wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5648
msgid "If 1 execute work-groups on in WGP wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5651
msgid "See :ref:`amdgpu-amdhsa-memory-model`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5653
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.WGP_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5655 ../../../AMDGPUUsage.rst:5881
msgid "30"
msgstr ""

#: ../../../AMDGPUUsage.rst:5655
msgid "MEM_ORDERED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5658
msgid "Controls the behavior of the s_waitcnt's vmcnt and vscnt counters."
msgstr ""

#: ../../../AMDGPUUsage.rst:5662
msgid ""
"If 0 vmcnt reports completion of load and atomic with return out of order "
"with sample instructions, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5669
msgid ""
"If 1 vmcnt reports completion of load, atomic with return and sample "
"instructions in order, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5676
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.MEM_ORDERED``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5678 ../../../AMDGPUUsage.rst:5884
#: ../../../AMDGPUUsage.rst:5949 ../../../AMDGPUUsage.rst:6001
msgid "31"
msgstr ""

#: ../../../AMDGPUUsage.rst:5678
msgid "FWD_PROGRESS"
msgstr ""

#: ../../../AMDGPUUsage.rst:5681
msgid "If 0 execute SIMD wavefronts using oldest first policy."
msgstr ""

#: ../../../AMDGPUUsage.rst:5683
msgid ""
"If 1 execute SIMD wavefronts to ensure wavefronts will make some forward "
"progress."
msgstr ""

#: ../../../AMDGPUUsage.rst:5687
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FWD_PROGRESS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5689
msgid "**Total size 4 bytes**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5694
msgid "compute_pgm_rsrc2 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5700
msgid "ENABLE_PRIVATE_SEGMENT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5700
msgid "Enable the setup of the private segment."
msgstr ""

#: ../../../AMDGPUUsage.rst:5702
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` does not "
"specify *Architected flat scratch* then enable the setup of the SGPR "
"wavefront scratch offset system register (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5712
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then enable the setup of the FLAT_SCRATCH "
"register pair (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5722
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.SCRATCH_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5724
msgid "5:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5724
msgid "5 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5724 ../../../AMDGPUUsage.rst:5751
msgid "USER_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5725 ../../../AMDGPUUsage.rst:5752
msgid ""
"The total number of SGPR user data registers requested. This number must be "
"greater than or equal to the number of user data registers enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5732 ../../../AMDGPUUsage.rst:5759
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.USER_SGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5734
msgid "ENABLE_TRAP_HANDLER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5742 ../../../AMDGPUUsage.rst:5984
msgid "ENABLE_DYNAMIC_VGPR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5740 ../../../AMDGPUUsage.rst:20508
#: ../../../AMDGPUUsage.rst:20510
msgid "GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5737
msgid ""
"This bit represents ``COMPUTE_PGM_RSRC2.TRAP_PRESENT``, which is set by the "
"CP if the runtime has installed a trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5749 ../../../AMDGPUUsage.rst:5977
#: ../../../AMDGPUUsage.rst:5982 ../../../AMDGPUUsage.rst:5990
#: ../../../AMDGPUUsage.rst:5996
msgid "GFX120*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5743 ../../../AMDGPUUsage.rst:5985
msgid ""
"Enables dynamic VGPR mode, where each wave allocates one VGPR chunk at "
"launch and can request for additional space to use during execution in SQ."
msgstr ""

#: ../../../AMDGPUUsage.rst:5749
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.DYNAMIC_VGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5751
msgid "6:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5761
msgid "ENABLE_SGPR_WORKGROUP_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5761
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the X "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5767
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_X_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5769
msgid "ENABLE_SGPR_WORKGROUP_ID_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5769
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Y "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5775
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Y_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5777
msgid "ENABLE_SGPR_WORKGROUP_ID_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5777
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Z "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5783
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Z_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5785
msgid "ENABLE_SGPR_WORKGROUP_INFO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5785
msgid ""
"Enable the setup of the system SGPR register for work-group information "
"(see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5790
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_SIZE_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5792
msgid "12:11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5792
msgid "ENABLE_VGPR_WORKITEM_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5792
msgid ""
"Enable the setup of the VGPR system registers used for the work-item ID. :"
"ref:`amdgpu-amdhsa-system-vgpr-work-item-id-enumeration-values-table` "
"defines the values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5798
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TIDIG_CMP_CNT``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5800
msgid "ENABLE_EXCEPTION_ADDRESS_WATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5802
msgid ""
"Wavefront starts execution with address watch exceptions enabled which are "
"generated when L1 has witnessed a thread access an *address of interest*."
msgstr ""

#: ../../../AMDGPUUsage.rst:5810
msgid ""
"CP is responsible for filling in the address watch bit in "
"``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5816
msgid "ENABLE_EXCEPTION_MEMORY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5818
msgid ""
"Wavefront starts execution with memory violation exceptions enabled which "
"are generated when a memory violation has occurred for this wavefront from "
"L1 or LDS (write-to-read-only-memory, mis-aligned atomic, LDS address out of "
"range, illegal address, etc.)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5830
msgid ""
"CP sets the memory violation bit in ``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` "
"according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "23:15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "GRANULATED_LDS_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5837
msgid ""
"CP uses the rounded value from the dispatch packet, not this value, as the "
"dispatch may contain dynamically allocated group segment memory. CP writes "
"directly to ``COMPUTE_PGM_RSRC2.LDS_SIZE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5846
msgid ""
"Amount of group segment (LDS) to allocate for each work-group. Granularity "
"is device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5851
msgid "GFX6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5852
msgid "roundup(lds-size / (64 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5853
msgid "GFX7-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5854
msgid "roundup(lds-size / (128 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5855
msgid "GFX950"
msgstr ""

#: ../../../AMDGPUUsage.rst:5856
msgid "roundup(lds-size / (320 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5858
msgid "roundup(lds-size / (256 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5860
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INVALID_OPERATION"
msgstr ""

#: ../../../AMDGPUUsage.rst:5860
msgid "Wavefront starts execution with specified exceptions enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5864
msgid ""
"Used by CP to set up ``COMPUTE_PGM_RSRC2.EXCP_EN`` (set from bits 0..6)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5868
msgid "IEEE 754 FP Invalid Operation"
msgstr ""

#: ../../../AMDGPUUsage.rst:5870
msgid "ENABLE_EXCEPTION_FP_DENORMAL _SOURCE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5870
msgid "FP Denormal one or more input operands is a denormal number"
msgstr ""

#: ../../../AMDGPUUsage.rst:5873
msgid "ENABLE_EXCEPTION_IEEE_754_FP _DIVISION_BY_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5873
msgid "IEEE 754 FP Division by Zero"
msgstr ""

#: ../../../AMDGPUUsage.rst:5875
msgid "ENABLE_EXCEPTION_IEEE_754_FP _OVERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5875
msgid "IEEE 754 FP FP Overflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5877
msgid "ENABLE_EXCEPTION_IEEE_754_FP _UNDERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5877
msgid "IEEE 754 FP Underflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5879
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INEXACT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5879
msgid "IEEE 754 FP Inexact"
msgstr ""

#: ../../../AMDGPUUsage.rst:5881
msgid "ENABLE_EXCEPTION_INT_DIVIDE_BY _ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5881
msgid "Integer Division by Zero (rcp_iflag_f32 instruction only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5885 ../../../AMDGPUUsage.rst:5908
#: ../../../AMDGPUUsage.rst:5960 ../../../AMDGPUUsage.rst:6009
msgid "**Total size 4 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5890
msgid "compute_pgm_rsrc3 for GFX90A, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:5896
msgid "ACCUM_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5896
msgid ""
"Offset of a first AccVGPR in the unified register file. Granularity 4. Value "
"0-63. 0 - accum-offset = 4, 1 - accum-offset = 8, ..., 63 - accum-offset = "
"256."
msgstr ""

#: ../../../AMDGPUUsage.rst:5899
msgid "15:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5899 ../../../AMDGPUUsage.rst:6222
#: ../../../AMDGPUUsage.rst:6228 ../../../AMDGPUUsage.rst:6234
#: ../../../AMDGPUUsage.rst:19109 ../../../AMDGPUUsage.rst:19110
#: ../../../AMDGPUUsage.rst:19111
msgid "10 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5901
msgid "TG_SPLIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5901
msgid "If 0 the waves of a work-group are launched in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:5903
msgid ""
"If 1 the waves of a work-group can be launched in different CUs. The waves "
"cannot use S_BARRIER or LDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:5906
msgid "31:17"
msgstr ""

#: ../../../AMDGPUUsage.rst:5906
msgid "15 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5913
msgid "compute_pgm_rsrc3 for GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5919 ../../../AMDGPUUsage.rst:5971
msgid "3:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5919
msgid "SHARED_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5919
msgid ""
"Number of shared VGPR blocks when executing in subvector mode. For wavefront "
"size 64 the value is 0-15, representing 0-120 VGPRs (granularity of 8), such "
"that (compute_pgm_rsrc1.vgprs +1)*4 + shared_vgpr_count*8 does not exceed "
"256. For wavefront size 32 shared_vgpr_count must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5923
msgid "9:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5923 ../../../AMDGPUUsage.rst:5972
msgid "INST_PREF_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5923 ../../../AMDGPUUsage.rst:5929
#: ../../../AMDGPUUsage.rst:5939 ../../../AMDGPUUsage.rst:5949
msgid "GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5927 ../../../AMDGPUUsage.rst:5937
#: ../../../AMDGPUUsage.rst:5946 ../../../AMDGPUUsage.rst:5958
msgid "GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5926
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..63 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5929
msgid "TRAP_ON_START"
msgstr ""

#: ../../../AMDGPUUsage.rst:5934
msgid "If 1, wavefront starts execution by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5936
msgid ""
"CP is responsible for filling in the trap on start bit in "
"``COMPUTE_PGM_RSRC3.TRAP_ON_START`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5939
msgid "TRAP_ON_END"
msgstr ""

#: ../../../AMDGPUUsage.rst:5944
msgid "If 1, wavefront execution terminates by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5946
msgid ""
"CP is responsible for filling in the trap on end bit in ``COMPUTE_PGM_RSRC3."
"TRAP_ON_END`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5948
msgid "30:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5948
msgid "19 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5949 ../../../AMDGPUUsage.rst:6001
msgid "IMAGE_OP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5952 ../../../AMDGPUUsage.rst:6001
msgid ""
"If 1, the kernel execution contains image instructions. If executed as part "
"of a graphics pipeline, image read instructions will stall waiting for any "
"necessary ``WAIT_SYNC`` fence to be performed in order to indicate that "
"earlier pipeline stages have completed writing to the image."
msgstr ""

#: ../../../AMDGPUUsage.rst:5958 ../../../AMDGPUUsage.rst:6007
msgid ""
"Not used for compute kernels that are not part of a graphics pipeline and "
"must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5965
msgid "compute_pgm_rsrc3 for GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5972
msgid "11:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5972
msgid "8 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5972
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..255 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5976
msgid "GLG_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5976
msgid "If 1, group launch guarantee will be enabled for this dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:5977
msgid "16:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5979
msgid "NAMED_BAR_CNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5980
msgid ""
"Number of named barriers to alloc for each workgroup, in granularity of 4. "
"Range is from 0-4 allocating 0, 4, 8, 12, 16."
msgstr ""

#: ../../../AMDGPUUsage.rst:5989
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC3.DYNAMIC_VGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5990
msgid "20:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5992
msgid "TCP_SPLIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5993
msgid ""
"Desired LDS/VC split of TCP. 0: no preference 1: LDS=0, VC=448kB 2: "
"LDS=64kB, VC=384kB 3: LDS=128kB, VC=320kB 4: LDS=192kB, VC=256kB 5: "
"LDS=256kB, VC=192kB 6: LDS=320kB, VC=128kB 7: LDS=384kB, VC=64kB"
msgstr ""

#: ../../../AMDGPUUsage.rst:5998
msgid "ENABLE_DIDT_THROTTLE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5999
msgid "Enable DIDT throttling for all ACE pipes"
msgstr ""

#: ../../../AMDGPUUsage.rst:6000
msgid "30:22"
msgstr ""

#: ../../../AMDGPUUsage.rst:6014
msgid "Floating Point Rounding Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:6018 ../../../AMDGPUUsage.rst:6048
#: ../../../AMDGPUUsage.rst:6066
msgid "Enumeration Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:6020
msgid "FLOAT_ROUND_MODE_NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:6020
msgid "Round Ties To Even"
msgstr ""

#: ../../../AMDGPUUsage.rst:6021
msgid "FLOAT_ROUND_MODE_PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:6021
msgid "Round Toward +infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:6022
msgid "FLOAT_ROUND_MODE_MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:6022
msgid "Round Toward -infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:6023
msgid "FLOAT_ROUND_MODE_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:6023
msgid "Round Toward 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:6027
msgid "Extended FLT_ROUNDS Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:6031
msgid "F32 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:6031
msgid "F32 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:6031
msgid "F32 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:6031
msgid "F32 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:6033
msgid "F64/F16 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:6035
msgid "F64/F16 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:6035
msgid "15"
msgstr ""

#: ../../../AMDGPUUsage.rst:6035
msgid "18"
msgstr ""

#: ../../../AMDGPUUsage.rst:6037
msgid "F64/F16 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:6037
msgid "19"
msgstr ""

#: ../../../AMDGPUUsage.rst:6039
msgid "F64/F16 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:6044
msgid "Floating Point Denorm Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:6050
msgid "FLOAT_DENORM_MODE_FLUSH_SRC_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:6050
msgid "Flush Source and Destination Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:6051
msgid "FLOAT_DENORM_MODE_FLUSH_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:6051
msgid "Flush Output Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:6052
msgid "FLOAT_DENORM_MODE_FLUSH_SRC"
msgstr ""

#: ../../../AMDGPUUsage.rst:6052
msgid "Flush Source Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:6053
msgid "FLOAT_DENORM_MODE_FLUSH_NONE"
msgstr ""

#: ../../../AMDGPUUsage.rst:6053
msgid "No Flush"
msgstr ""

#: ../../../AMDGPUUsage.rst:6056
msgid ""
"Denormal flushing is sign respecting, i.e., the behavior expected by "
"``\"denormal-fp-math\"=\"preserve-sign\"``. The behavior is undefined with "
"``\"denormal-fp-math\"=\"positive-zero\"``"
msgstr ""

#: ../../../AMDGPUUsage.rst:6062
msgid "System VGPR Work-Item ID Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:6068
msgid "SYSTEM_VGPR_WORKITEM_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:6068
msgid "Set work-item X dimension ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:6070
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:6070
msgid "Set work-item X and Y dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:6072
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:6072
msgid "Set work-item X, Y and Z dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:6074
msgid "SYSTEM_VGPR_WORKITEM_ID_UNDEFINED"
msgstr ""

#: ../../../AMDGPUUsage.rst:6074
msgid "Undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:6080
msgid "Initial Kernel Execution State"
msgstr ""

#: ../../../AMDGPUUsage.rst:6082
msgid ""
"This section defines the register state that will be set up by the packet "
"processor prior to the start of execution of every wavefront. This is "
"limited by the constraints of the hardware controllers of CP/ADC/SPI."
msgstr ""

#: ../../../AMDGPUUsage.rst:6086
msgid ""
"The order of the SGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_sgpr_*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at SGPR0: "
"the first enabled register is SGPR0, the next enabled register is SGPR1 "
"etc.; disabled registers do not have an SGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:6093
msgid ""
"The initial SGPRs comprise up to 16 User SGPRs that are set by CP and apply "
"to all wavefronts of the grid. It is possible to specify more than 16 User "
"SGPRs using the ``enable_sgpr_*`` bit fields, in which case only the first "
"16 are actually initialized. These are then immediately followed by the "
"System SGPRs that are set up by ADC/SPI and can have different values for "
"each wavefront of the grid dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6100
msgid ""
"SGPR register initial state is defined in :ref:`amdgpu-amdhsa-sgpr-register-"
"set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6103
msgid "SGPR Register Set Up Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:6107
msgid "SGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:6107 ../../../AMDGPUUsage.rst:6199
msgid "Name (kernel descriptor enable field)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6107
msgid "Number of SGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:6111 ../../../AMDGPUUsage.rst:6203
msgid "First"
msgstr ""

#: ../../../AMDGPUUsage.rst:6111
msgid "Private Segment Buffer (enable_sgpr_private _segment_buffer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6111
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6114 ../../../AMDGPUUsage.rst:6117
#: ../../../AMDGPUUsage.rst:6121 ../../../AMDGPUUsage.rst:6130
#: ../../../AMDGPUUsage.rst:6133 ../../../AMDGPUUsage.rst:6136
#: ../../../AMDGPUUsage.rst:6156 ../../../AMDGPUUsage.rst:6159
#: ../../../AMDGPUUsage.rst:6162 ../../../AMDGPUUsage.rst:6165
#: ../../../AMDGPUUsage.rst:6168 ../../../AMDGPUUsage.rst:6171
#: ../../../AMDGPUUsage.rst:6206 ../../../AMDGPUUsage.rst:6209
msgid "then"
msgstr ""

#: ../../../AMDGPUUsage.rst:6114
msgid "Dispatch Ptr (enable_sgpr_dispatch_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6114
msgid ""
"64-bit address of AQL dispatch packet for kernel dispatch actually executing."
msgstr ""

#: ../../../AMDGPUUsage.rst:6117
msgid "Queue Ptr (enable_sgpr_queue_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6117
msgid ""
"64-bit address of amd_queue_t object for AQL queue on which the dispatch "
"packet was queued."
msgstr ""

#: ../../../AMDGPUUsage.rst:6121
msgid "Kernarg Segment Ptr (enable_sgpr_kernarg _segment_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6121
msgid ""
"64-bit address of Kernarg segment. This is directly copied from the "
"kernarg_address in the kernel dispatch packet."
msgstr ""

#: ../../../AMDGPUUsage.rst:6127 ../../../AMDGPUUsage.rst:6145
msgid ""
"Having CP load it once avoids loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6130
msgid "Dispatch Id (enable_sgpr_dispatch_id)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6130
msgid "64-bit Dispatch ID of the dispatch packet being executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:6133
msgid "Flat Scratch Init (enable_sgpr_flat_scratch _init)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6133
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6136
msgid "Private Segment Size (enable_sgpr_private _segment_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6136
msgid ""
"The 32-bit byte size of a single work-item's memory allocation. This is the "
"value from the kernel dispatch packet Private Segment Byte Size rounded up "
"by CP to a multiple of DWORD."
msgstr ""

#: ../../../AMDGPUUsage.rst:6149
msgid ""
"This is not used for GFX7-GFX8 since it is the same value as the second SGPR "
"of Flat Scratch Init. However, it may be needed for GFX9-GFX11 which changes "
"the meaning of the Flat Scratch Init value."
msgstr ""

#: ../../../AMDGPUUsage.rst:6156
msgid "Preloaded Kernargs (kernarg_preload_spec _length)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6156
msgid "See :ref:`amdgpu-amdhsa-kernarg-preload`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6159
msgid "Work-Group Id X (enable_sgpr_workgroup_id _X)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6159
msgid "32-bit work-group id in X dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6162
msgid "Work-Group Id Y (enable_sgpr_workgroup_id _Y)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6162
msgid "32-bit work-group id in Y dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6165
msgid "Work-Group Id Z (enable_sgpr_workgroup_id _Z)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6165
msgid "32-bit work-group id in Z dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6168
msgid "Work-Group Info (enable_sgpr_workgroup _info)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6168
msgid ""
"{first_wavefront, 14'b0000, ordered_append_term[10:0], "
"threadgroup_size_in_wavefronts[5:0]}"
msgstr ""

#: ../../../AMDGPUUsage.rst:6171
msgid ""
"Scratch Wavefront Offset (enable_sgpr_private _segment_wavefront_offset)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6171
msgid ""
"See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`. and :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6177
msgid ""
"The order of the VGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_vgpr*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at VGPR0: "
"the first enabled register is VGPR0, the next enabled register is VGPR1 "
"etc.; disabled registers do not have a VGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:6184
msgid "There are different methods used for the VGPR initial state:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6186
msgid ""
"Unless the *Target Properties* column of :ref:`amdgpu-processor-table` "
"specifies otherwise, a separate VGPR register is used per work-item ID. The "
"VGPR register initial state for this method is defined in :ref:`amdgpu-"
"amdhsa-vgpr-register-set-up-order-for-unpacked-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6190
msgid ""
"If *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Packed work-item IDs*, the initial value of VGPR0 register is used for all "
"work-item IDs. The register layout for this method is defined in :ref:"
"`amdgpu-amdhsa-register-layout-for-packed-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6195
msgid "VGPR Register Set Up Order for Unpacked Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:6199
msgid "VGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:6199
msgid "Number of VGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:6203
msgid "Work-Item Id X (Always initialized)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6203
msgid "32-bit work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6206
msgid "Work-Item Id Y (enable_vgpr_workitem_id > 0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6206
msgid "32-bit work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6209
msgid "Work-Item Id Z (enable_vgpr_workitem_id > 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6209
msgid "32-bit work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6216
msgid "Register Layout for Packed Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:6222
msgid "0:9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6222
msgid "Work-Item Id X"
msgstr ""

#: ../../../AMDGPUUsage.rst:6222
msgid "Work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6226
msgid "Always initialized."
msgstr ""

#: ../../../AMDGPUUsage.rst:6228
msgid "10:19"
msgstr ""

#: ../../../AMDGPUUsage.rst:6228
msgid "Work-Item Id Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:6228
msgid "Work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6232
msgid "Initialized if enable_vgpr_workitem_id > 0, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:6234
msgid "20:29"
msgstr ""

#: ../../../AMDGPUUsage.rst:6234
msgid "Work-Item Id Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:6234
msgid "Work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6238
msgid "Initialized if enable_vgpr_workitem_id > 1, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:6240
msgid "30:31"
msgstr ""

#: ../../../AMDGPUUsage.rst:6240
msgid "Reserved, set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:6243
msgid "The setting of registers is done by GPU CP/ADC/SPI hardware as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6245
msgid ""
"SGPRs before the Work-Group Ids are set by CP using the 16 User Data "
"registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:6247
msgid ""
"Work-group Id registers X, Y, Z are set by ADC which supports any "
"combination including none."
msgstr ""

#: ../../../AMDGPUUsage.rst:6249
msgid ""
"Scratch Wavefront Offset is set by SPI in a per wavefront basis which is why "
"its value cannot be included with the flat scratch init value which is per "
"queue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6252
msgid ""
"The VGPRs are set by SPI which only supports specifying either (X), (X, Y) "
"or (X, Y, Z)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6254
msgid ""
"Flat Scratch register pair initialization is described in :ref:`amdgpu-"
"amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6257
msgid ""
"The global segment can be accessed either using buffer instructions (GFX6 "
"which has V# 64-bit address support), flat instructions (GFX7-GFX11), or "
"global instructions (GFX9-GFX11)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6261
msgid ""
"If buffer operations are used, then the compiler can generate a V# with the "
"following properties:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6264
msgid "base address of 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:6265
msgid "no swizzle"
msgstr ""

#: ../../../AMDGPUUsage.rst:6266
msgid "ATC: 1 if IOMMU present (such as APU)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6267
msgid "ptr64: 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6268
msgid ""
"MTYPE set to support memory coherence that matches the runtime (such as CC "
"for APU and NC for dGPU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6274
msgid "Preloaded Kernel Arguments"
msgstr ""

#: ../../../AMDGPUUsage.rst:6276
msgid ""
"On hardware that supports this feature, kernel arguments can be preloaded "
"into User SGPRs, up to the maximum number of User SGPRs available. The "
"allocation of Preload SGPRs occurs directly after the last enabled non-"
"kernarg preload User SGPR. (See :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6281
msgid ""
"The data preloaded is copied from the kernarg segment, the amount of data is "
"determined by the value specified in the kernarg_preload_spec_length field "
"of the kernel descriptor. This data is then loaded into consecutive User "
"SGPRs. The number of SGPRs receiving preloaded kernarg data corresponds with "
"the value given by kernarg_preload_spec_length. The preloading starts at the "
"dword offset within the kernarg segment, which is specified by the "
"kernarg_preload_spec_offset field."
msgstr ""

#: ../../../AMDGPUUsage.rst:6289
msgid ""
"If the kernarg_preload_spec_length is non-zero, the CP firmware will append "
"an additional 256 bytes to the kernel_code_entry_byte_offset. This addition "
"facilitates the incorporation of a prologue to the kernel entry to handle "
"cases where code designed for kernarg preloading is executed on hardware "
"equipped with incompatible firmware. If hardware has compatible firmware the "
"256 bytes at the start of the kernel entry will be skipped."
msgstr ""

#: ../../../AMDGPUUsage.rst:6296
msgid ""
"With code object V5 and later, hidden kernel arguments that are normally "
"accessed through the Implicit Argument Ptr, may be preloaded into User "
"SGPRs. These arguments are added to the kernel function signature and are "
"marked with the attributes \"inreg\" and \"amdgpu-hidden-argument\". (See :"
"ref:`amdgpu-llvm-ir-attributes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6305
msgid "Kernel Prolog"
msgstr ""

#: ../../../AMDGPUUsage.rst:6307
msgid ""
"The compiler performs initialization in the kernel prologue depending on the "
"target and information about things like stack usage in the kernel and "
"called functions. Some of this initialization requires the compiler to "
"request certain User and System SGPRs be present in the :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state` via the :ref:`amdgpu-amdhsa-kernel-"
"descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6317
msgid "CFI"
msgstr ""

#: ../../../AMDGPUUsage.rst:6319
msgid "The CFI return address is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:6321
msgid ""
"The CFI CFA is defined using an expression which evaluates to a location "
"description that comprises one memory location description for the "
"``DW_ASPACE_AMDGPU_private_lane`` address space address ``0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6328
msgid "M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:6331
msgid ""
"The M0 register must be initialized with a value at least the total LDS size "
"if the kernel may access LDS via DS or flat operations. Total LDS size is "
"available in dispatch packet. For M0, it is also possible to use maximum "
"possible value of LDS for given target (0x7FFF for GFX6 and 0xFFFF for GFX7-"
"GFX8)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6338
msgid "GFX9 and later"
msgstr ""

#: ../../../AMDGPUUsage.rst:6337
msgid ""
"The M0 register is not used for range checking LDS accesses and so does not "
"need to be initialized in the prolog."
msgstr ""

#: ../../../AMDGPUUsage.rst:6343
msgid "Stack Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6345
msgid ""
"If the kernel has function calls it must set up the ABI stack pointer "
"described in :ref:`amdgpu-amdhsa-function-call-convention-non-kernel-"
"functions` by setting SGPR32 to the unswizzled scratch offset of the address "
"past the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:6353
msgid "Frame Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6355
msgid ""
"If the kernel needs a frame pointer for the reasons defined in "
"``SIFrameLowering`` then SGPR33 is used and is always set to ``0`` in the "
"kernel prolog. On GFX12+, when dynamic VGPRs are enabled, the prologue will "
"check if the kernel is running on a compute queue, and if so it will reserve "
"some scratch space for any dynamic VGPRs that might need to be saved by the "
"CWSR trap handler. In this case, the frame pointer will be initialized to a "
"suitably aligned offset above this reserved area. If a frame pointer is not "
"required then all uses of the frame pointer are replaced with immediate "
"``0`` offsets."
msgstr ""

#: ../../../AMDGPUUsage.rst:6368
msgid "Flat Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:6370
msgid "There are different methods used for initializing flat scratch:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6372
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Does not support generic address space*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6375
msgid ""
"Flat scratch is not supported and there is no flat scratch register pair."
msgstr ""

#: ../../../AMDGPUUsage.rst:6377
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Offset flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6380
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI). Initialization uses Flat Scratch Init and "
"Scratch Wavefront Offset SGPR registers (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386
msgid ""
"The low word of Flat Scratch Init is the 32-bit byte offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID`` to the base of scratch backing memory being "
"managed by SPI for the queue executing the kernel dispatch. This is the same "
"value used in the Scratch Segment Buffer V# base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:6391
msgid ""
"CP obtains this from the runtime. (The Scratch Segment Buffer base address "
"is ``SH_HIDDEN_PRIVATE_BASE_VIMID`` plus this offset.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6394
msgid ""
"The prolog must add the value of Scratch Wavefront Offset to get the "
"wavefront's byte scratch backing memory offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6398
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:6401
msgid ""
"Since FLAT_SCRATCH_LO is in units of 256 bytes, the offset must be right "
"shifted by 8 before moving into FLAT_SCRATCH_HI."
msgstr ""

#: ../../../AMDGPUUsage.rst:6404
msgid ""
"FLAT_SCRATCH_HI corresponds to SGPRn-4 on GFX7, and SGPRn-6 on GFX8 (where "
"SGPRn is the highest numbered SGPR allocated to the wavefront). "
"FLAT_SCRATCH_HI is multiplied by 256 (as it is in units of 256 bytes) and "
"added to ``SH_HIDDEN_PRIVATE_BASE_VIMID`` to calculate the per wavefront "
"FLAT SCRATCH BASE in flat memory instructions that access the scratch "
"aperture."
msgstr ""

#: ../../../AMDGPUUsage.rst:6410
msgid ""
"The second word of Flat Scratch Init is 32-bit byte size of a single work-"
"items scratch memory usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:6413
msgid ""
"CP obtains this from the runtime, and it is always a multiple of DWORD. CP "
"checks that the value in the kernel dispatch packet Private Segment Byte "
"Size is not larger and requests the runtime to increase the queue's scratch "
"size if necessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6418
msgid ""
"CP directly loads from the kernel dispatch packet Private Segment Byte Size "
"field and rounds up to a multiple of DWORD. Having CP load it once avoids "
"loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6422
msgid ""
"The kernel prolog code must move it to FLAT_SCRATCH_LO which is SGPRn-3 on "
"GFX7 and SGPRn-5 on GFX8. FLAT_SCRATCH_LO is used as the FLAT SCRATCH SIZE "
"in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6426
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Absolute flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6429
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI which are in SGPRn-4/SGPRn-3). "
"Initialization uses Flat Scratch Init and Scratch Wavefront Offset SGPR "
"registers (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:6435
msgid ""
"The Flat Scratch Init is the 64-bit address of the base of scratch backing "
"memory being managed by SPI for the queue executing the kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6438
msgid "CP obtains this from the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:6440
msgid ""
"The kernel prolog must add the value of the wave's Scratch Wavefront Offset "
"and move the result as a 64-bit value to the FLAT_SCRATCH SGPR register pair "
"which is SGPRn-6 and SGPRn-5. It is used as the FLAT SCRATCH BASE in flat "
"memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6445
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer (see :ref:`amdgpu-"
"amdhsa-kernel-prolog-private-segment-buffer`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6449
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6452
msgid ""
"If ENABLE_PRIVATE_SEGMENT is enabled in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table` then the FLAT_SCRATCH register pair will "
"be initialized to the 64-bit address of the base of scratch backing memory "
"being managed by SPI for the queue executing the kernel dispatch plus the "
"value of the wave's Scratch Wavefront Offset for use as the flat scratch "
"base in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6462
msgid "Private Segment Buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6464
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then a Private Segment Buffer is not supported. "
"Instead the flat SCRATCH instructions are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:6468
msgid ""
"Otherwise, Private Segment Buffer SGPR register is used to initialize 4 "
"SGPRs that are used as a V# to access scratch. CP uses the value provided by "
"the runtime. It is used, together with Scratch Wavefront Offset as an "
"offset, to access the private memory space using a segment address. See :ref:"
"`amdgpu-amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6474
msgid ""
"The scratch V# is a four-aligned SGPR and always selected for the kernel as "
"follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6477
msgid ""
"If it is known during instruction selection that there is stack usage, "
"SGPR0-3 is reserved for use as the scratch V#.  Stack usage is assumed if "
"optimizations are disabled (``-O0``), if stack objects already exist (for "
"locals, etc.), or if there are any function calls."
msgstr ""

#: ../../../AMDGPUUsage.rst:6482
msgid ""
"Otherwise, four high numbered SGPRs beginning at a four-aligned SGPR index "
"are reserved for the tentative scratch V#. These will be used if it is "
"determined that spilling is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:6486
msgid ""
"If no use is made of the tentative scratch V#, then it is unreserved, and "
"the register count is determined ignoring it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6488
msgid ""
"If use is made of the tentative scratch V#, then its register numbers are "
"shifted to the first four-aligned SGPR index after the highest one allocated "
"by the register allocator, and all uses are updated. The register count "
"includes them in the shifted location."
msgstr ""

#: ../../../AMDGPUUsage.rst:6492
msgid ""
"In either case, if the processor has the SGPR allocation bug, the tentative "
"allocation is not shifted or unreserved in order to ensure the register "
"count is higher to workaround the bug."
msgstr ""

#: ../../../AMDGPUUsage.rst:6498
msgid ""
"This approach of using a tentative scratch V# and shifting the register "
"numbers if used avoids having to perform register allocation a second time "
"if the tentative V# is eliminated. This is more efficient and avoids the "
"problem that the second register allocation may perform spilling which will "
"fail as there is no longer a scratch V#."
msgstr ""

#: ../../../AMDGPUUsage.rst:6504
msgid ""
"When the kernel prolog code is being emitted it is known whether the scratch "
"V# described above is actually used. If it is, the prolog code must set it "
"up by copying the Private Segment Buffer to the scratch V# registers and "
"then adding the Private Segment Wavefront Offset to the queue base address "
"in the V#. The result is a V# with a base address pointing to the beginning "
"of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6511
msgid ""
"The Private Segment Buffer is always requested, but the Private Segment "
"Wavefront Offset is only requested if it is used (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6518
msgid "Memory Model"
msgstr ""

#: ../../../AMDGPUUsage.rst:6520
msgid ""
"This section describes the mapping of the LLVM memory model onto AMDGPU "
"machine code (see :ref:`memmodel`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6523
msgid ""
"The AMDGPU backend supports the memory synchronization scopes specified in :"
"ref:`amdgpu-memory-scopes`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6526
msgid ""
"The code sequences used to implement the memory model specify the order of "
"instructions that a single thread must execute. The ``s_waitcnt`` and cache "
"management instructions such as ``buffer_wbinvl1_vol`` are defined with "
"respect to other memory instructions executed by the same thread. This "
"allows them to be moved earlier or later which can allow them to be combined "
"with other instances of the same instruction, or hoisted/sunk out of loops "
"to improve performance. Only the instructions related to the memory model "
"are given; additional ``s_waitcnt`` instructions are required to ensure "
"registers are defined before being used. These may be able to be combined "
"with the memory model ``s_waitcnt`` instructions as described above."
msgstr ""

#: ../../../AMDGPUUsage.rst:6537
msgid "The AMDGPU backend supports the following memory models:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6540
msgid "HSA Memory Model [HSA]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6540
msgid ""
"The HSA memory model uses a single happens-before relation for all address "
"spaces (see :ref:`amdgpu-address-spaces`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6553
msgid "OpenCL Memory Model [OpenCL]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6543
msgid ""
"The OpenCL memory model which has separate happens-before relations for the "
"global and local address spaces. Only a fence specifying both global and "
"local address space, and seq_cst instructions join the relationships. Since "
"the LLVM ``memfence`` instruction does not allow an address space to be "
"specified the OpenCL fence has to conservatively assume both local and "
"global address space was specified. However, optimizations can often be done "
"to eliminate the additional ``s_waitcnt`` instructions when there are no "
"intervening memory instructions which access the corresponding address "
"space. The code sequences in the table indicate what can be omitted for the "
"OpenCL memory. The target triple environment is used to determine if the "
"source language is OpenCL (see :ref:`amdgpu-opencl`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6555
msgid ""
"``ds/flat_load/store/atomic`` instructions to local memory are termed LDS "
"operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6558
msgid ""
"``buffer/global/flat_load/store/atomic`` instructions to global memory are "
"termed vector memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6561
msgid ""
"``global_load_lds`` or ``buffer/global_load`` instructions with the `lds` "
"flag are LDS DMA loads. They interact with caches as if the loaded data were "
"being loaded to registers and not to LDS, and so therefore support the same "
"cache modifiers. They cannot be performed atomically. They implement "
"volatile (via aux/cpol bit 31) and nontemporal (via metadata) as if they "
"were loads from the global address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:6568
msgid ""
"Private address space uses ``buffer_load/store`` using the scratch V# (GFX6-"
"GFX8), or ``scratch_load/store`` (GFX9-GFX11). Since only a single thread is "
"accessing the memory, atomic memory orderings are not meaningful, and all "
"accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6573
msgid ""
"Constant address space uses ``buffer/global_load`` instructions (or "
"equivalent scalar memory instructions). Since the constant address space "
"contents do not change during the execution of a kernel dispatch it is not "
"legal to perform stores, and atomic memory orderings are not meaningful, and "
"all accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6579
msgid ""
"A memory synchronization scope wider than work-group is not meaningful for "
"the group (LDS) address space and is treated as work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:6582
msgid ""
"The memory model does not support the region address space which is treated "
"as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6585
msgid ""
"Acquire memory ordering is not meaningful on store atomic instructions and "
"is treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6588
msgid ""
"Release memory ordering is not meaningful on load atomic instructions and is "
"treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6591
msgid ""
"Acquire-release memory ordering is not meaningful on load or store atomic "
"instructions and is treated as acquire and release respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:6594
msgid ""
"The memory order also adds the single thread optimization constraints "
"defined in table :ref:`amdgpu-amdhsa-memory-model-single-thread-optimization-"
"constraints-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6598
msgid "AMDHSA Memory Model Single Thread Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6602
msgid "LLVM Memory"
msgstr ""

#: ../../../AMDGPUUsage.rst:6602
msgid "Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6603
msgid "Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6605 ../../../AMDGPUUsage.rst:6829
#: ../../../AMDGPUUsage.rst:6830 ../../../AMDGPUUsage.rst:6831
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:8090
#: ../../../AMDGPUUsage.rst:8091 ../../../AMDGPUUsage.rst:10413
#: ../../../AMDGPUUsage.rst:10414 ../../../AMDGPUUsage.rst:10415
#: ../../../AMDGPUUsage.rst:12775 ../../../AMDGPUUsage.rst:12776
#: ../../../AMDGPUUsage.rst:12777 ../../../AMDGPUUsage.rst:14852
#: ../../../AMDGPUUsage.rst:14853 ../../../AMDGPUUsage.rst:14854
#: ../../../AMDGPUUsage.rst:16978 ../../../AMDGPUUsage.rst:16979
#: ../../../AMDGPUUsage.rst:16980
msgid "unordered"
msgstr ""

#: ../../../AMDGPUUsage.rst:6606 ../../../AMDGPUUsage.rst:6834
#: ../../../AMDGPUUsage.rst:6837 ../../../AMDGPUUsage.rst:6839
#: ../../../AMDGPUUsage.rst:6844 ../../../AMDGPUUsage.rst:6847
#: ../../../AMDGPUUsage.rst:6852 ../../../AMDGPUUsage.rst:8094
#: ../../../AMDGPUUsage.rst:8096 ../../../AMDGPUUsage.rst:8102
#: ../../../AMDGPUUsage.rst:8107 ../../../AMDGPUUsage.rst:8109
#: ../../../AMDGPUUsage.rst:8111 ../../../AMDGPUUsage.rst:8115
#: ../../../AMDGPUUsage.rst:8117 ../../../AMDGPUUsage.rst:8122
#: ../../../AMDGPUUsage.rst:8126 ../../../AMDGPUUsage.rst:8128
#: ../../../AMDGPUUsage.rst:10418 ../../../AMDGPUUsage.rst:10420
#: ../../../AMDGPUUsage.rst:10422 ../../../AMDGPUUsage.rst:10427
#: ../../../AMDGPUUsage.rst:10429 ../../../AMDGPUUsage.rst:10431
#: ../../../AMDGPUUsage.rst:10433 ../../../AMDGPUUsage.rst:10435
#: ../../../AMDGPUUsage.rst:10437 ../../../AMDGPUUsage.rst:10439
#: ../../../AMDGPUUsage.rst:10444 ../../../AMDGPUUsage.rst:10448
#: ../../../AMDGPUUsage.rst:10450 ../../../AMDGPUUsage.rst:12780
#: ../../../AMDGPUUsage.rst:12782 ../../../AMDGPUUsage.rst:12788
#: ../../../AMDGPUUsage.rst:12791 ../../../AMDGPUUsage.rst:12796
#: ../../../AMDGPUUsage.rst:12801 ../../../AMDGPUUsage.rst:12804
#: ../../../AMDGPUUsage.rst:12809 ../../../AMDGPUUsage.rst:14857
#: ../../../AMDGPUUsage.rst:14862 ../../../AMDGPUUsage.rst:14865
#: ../../../AMDGPUUsage.rst:14870 ../../../AMDGPUUsage.rst:14873
#: ../../../AMDGPUUsage.rst:14878 ../../../AMDGPUUsage.rst:16983
#: ../../../AMDGPUUsage.rst:16989 ../../../AMDGPUUsage.rst:16992
#: ../../../AMDGPUUsage.rst:17001 ../../../AMDGPUUsage.rst:17004
#: ../../../AMDGPUUsage.rst:17013
msgid "monotonic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6607 ../../../AMDGPUUsage.rst:6857
#: ../../../AMDGPUUsage.rst:6860 ../../../AMDGPUUsage.rst:6861
#: ../../../AMDGPUUsage.rst:6878 ../../../AMDGPUUsage.rst:6902
#: ../../../AMDGPUUsage.rst:6928 ../../../AMDGPUUsage.rst:6931
#: ../../../AMDGPUUsage.rst:6932 ../../../AMDGPUUsage.rst:6949
#: ../../../AMDGPUUsage.rst:6973 ../../../AMDGPUUsage.rst:7000
#: ../../../AMDGPUUsage.rst:7002 ../../../AMDGPUUsage.rst:7034
#: ../../../AMDGPUUsage.rst:8135 ../../../AMDGPUUsage.rst:8138
#: ../../../AMDGPUUsage.rst:8165 ../../../AMDGPUUsage.rst:8186
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:8245
#: ../../../AMDGPUUsage.rst:8275 ../../../AMDGPUUsage.rst:8303
#: ../../../AMDGPUUsage.rst:8338 ../../../AMDGPUUsage.rst:8340
#: ../../../AMDGPUUsage.rst:8345 ../../../AMDGPUUsage.rst:8371
#: ../../../AMDGPUUsage.rst:8392 ../../../AMDGPUUsage.rst:8424
#: ../../../AMDGPUUsage.rst:8448 ../../../AMDGPUUsage.rst:8478
#: ../../../AMDGPUUsage.rst:8507 ../../../AMDGPUUsage.rst:8543
#: ../../../AMDGPUUsage.rst:8545 ../../../AMDGPUUsage.rst:8611
#: ../../../AMDGPUUsage.rst:8684 ../../../AMDGPUUsage.rst:10457
#: ../../../AMDGPUUsage.rst:10460 ../../../AMDGPUUsage.rst:10483
#: ../../../AMDGPUUsage.rst:10504 ../../../AMDGPUUsage.rst:10535
#: ../../../AMDGPUUsage.rst:10559 ../../../AMDGPUUsage.rst:10586
#: ../../../AMDGPUUsage.rst:10614 ../../../AMDGPUUsage.rst:10645
#: ../../../AMDGPUUsage.rst:10647 ../../../AMDGPUUsage.rst:10652
#: ../../../AMDGPUUsage.rst:10678 ../../../AMDGPUUsage.rst:10699
#: ../../../AMDGPUUsage.rst:10731 ../../../AMDGPUUsage.rst:10755
#: ../../../AMDGPUUsage.rst:10783 ../../../AMDGPUUsage.rst:10812
#: ../../../AMDGPUUsage.rst:10844 ../../../AMDGPUUsage.rst:10846
#: ../../../AMDGPUUsage.rst:10912 ../../../AMDGPUUsage.rst:10985
#: ../../../AMDGPUUsage.rst:12814 ../../../AMDGPUUsage.rst:12817
#: ../../../AMDGPUUsage.rst:12843 ../../../AMDGPUUsage.rst:12870
#: ../../../AMDGPUUsage.rst:12905 ../../../AMDGPUUsage.rst:12933
#: ../../../AMDGPUUsage.rst:12963 ../../../AMDGPUUsage.rst:12966
#: ../../../AMDGPUUsage.rst:12991 ../../../AMDGPUUsage.rst:13013
#: ../../../AMDGPUUsage.rst:13042 ../../../AMDGPUUsage.rst:13070
#: ../../../AMDGPUUsage.rst:13101 ../../../AMDGPUUsage.rst:13103
#: ../../../AMDGPUUsage.rst:13191 ../../../AMDGPUUsage.rst:14883
#: ../../../AMDGPUUsage.rst:14886 ../../../AMDGPUUsage.rst:14911
#: ../../../AMDGPUUsage.rst:14937 ../../../AMDGPUUsage.rst:14970
#: ../../../AMDGPUUsage.rst:14997 ../../../AMDGPUUsage.rst:15026
#: ../../../AMDGPUUsage.rst:15029 ../../../AMDGPUUsage.rst:15059
#: ../../../AMDGPUUsage.rst:15083 ../../../AMDGPUUsage.rst:15121
#: ../../../AMDGPUUsage.rst:15153 ../../../AMDGPUUsage.rst:15189
#: ../../../AMDGPUUsage.rst:15191 ../../../AMDGPUUsage.rst:15275
#: ../../../AMDGPUUsage.rst:17018 ../../../AMDGPUUsage.rst:17021
#: ../../../AMDGPUUsage.rst:17034 ../../../AMDGPUUsage.rst:17050
#: ../../../AMDGPUUsage.rst:17070 ../../../AMDGPUUsage.rst:17097
#: ../../../AMDGPUUsage.rst:17126 ../../../AMDGPUUsage.rst:17133
#: ../../../AMDGPUUsage.rst:17155 ../../../AMDGPUUsage.rst:17167
#: ../../../AMDGPUUsage.rst:17192 ../../../AMDGPUUsage.rst:17229
#: ../../../AMDGPUUsage.rst:17269 ../../../AMDGPUUsage.rst:17271
#: ../../../AMDGPUUsage.rst:17336
msgid "acquire"
msgstr ""

#: ../../../AMDGPUUsage.rst:6607
msgid ""
"If a load atomic/atomicrmw then no following load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved before the acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:6610
msgid ""
"If a fence then same as load atomic, plus no preceding associated fence-"
"paired-atomic can be moved after the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6612 ../../../AMDGPUUsage.rst:7107
#: ../../../AMDGPUUsage.rst:7110 ../../../AMDGPUUsage.rst:7131
#: ../../../AMDGPUUsage.rst:7132 ../../../AMDGPUUsage.rst:7174
#: ../../../AMDGPUUsage.rst:7177 ../../../AMDGPUUsage.rst:7198
#: ../../../AMDGPUUsage.rst:7199 ../../../AMDGPUUsage.rst:7239
#: ../../../AMDGPUUsage.rst:7241 ../../../AMDGPUUsage.rst:7273
#: ../../../AMDGPUUsage.rst:8764 ../../../AMDGPUUsage.rst:8766
#: ../../../AMDGPUUsage.rst:8771 ../../../AMDGPUUsage.rst:8803
#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:8852
#: ../../../AMDGPUUsage.rst:8907 ../../../AMDGPUUsage.rst:8909
#: ../../../AMDGPUUsage.rst:8914 ../../../AMDGPUUsage.rst:8947
#: ../../../AMDGPUUsage.rst:8952 ../../../AMDGPUUsage.rst:8994
#: ../../../AMDGPUUsage.rst:9047 ../../../AMDGPUUsage.rst:9049
#: ../../../AMDGPUUsage.rst:9098 ../../../AMDGPUUsage.rst:9155
#: ../../../AMDGPUUsage.rst:11060 ../../../AMDGPUUsage.rst:11063
#: ../../../AMDGPUUsage.rst:11068 ../../../AMDGPUUsage.rst:11102
#: ../../../AMDGPUUsage.rst:11107 ../../../AMDGPUUsage.rst:11163
#: ../../../AMDGPUUsage.rst:11219 ../../../AMDGPUUsage.rst:11221
#: ../../../AMDGPUUsage.rst:11226 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11264 ../../../AMDGPUUsage.rst:11316
#: ../../../AMDGPUUsage.rst:11370 ../../../AMDGPUUsage.rst:11372
#: ../../../AMDGPUUsage.rst:11421 ../../../AMDGPUUsage.rst:11491
#: ../../../AMDGPUUsage.rst:13282 ../../../AMDGPUUsage.rst:13285
#: ../../../AMDGPUUsage.rst:13331 ../../../AMDGPUUsage.rst:13366
#: ../../../AMDGPUUsage.rst:13414 ../../../AMDGPUUsage.rst:13417
#: ../../../AMDGPUUsage.rst:13462 ../../../AMDGPUUsage.rst:13497
#: ../../../AMDGPUUsage.rst:13542 ../../../AMDGPUUsage.rst:13544
#: ../../../AMDGPUUsage.rst:13605 ../../../AMDGPUUsage.rst:15357
#: ../../../AMDGPUUsage.rst:15360 ../../../AMDGPUUsage.rst:15405
#: ../../../AMDGPUUsage.rst:15442 ../../../AMDGPUUsage.rst:15495
#: ../../../AMDGPUUsage.rst:15498 ../../../AMDGPUUsage.rst:15547
#: ../../../AMDGPUUsage.rst:15584 ../../../AMDGPUUsage.rst:15636
#: ../../../AMDGPUUsage.rst:15638 ../../../AMDGPUUsage.rst:15696
#: ../../../AMDGPUUsage.rst:17412 ../../../AMDGPUUsage.rst:17419
#: ../../../AMDGPUUsage.rst:17467 ../../../AMDGPUUsage.rst:17500
#: ../../../AMDGPUUsage.rst:17554 ../../../AMDGPUUsage.rst:17560
#: ../../../AMDGPUUsage.rst:17608 ../../../AMDGPUUsage.rst:17641
#: ../../../AMDGPUUsage.rst:17694 ../../../AMDGPUUsage.rst:17696
#: ../../../AMDGPUUsage.rst:17750
msgid "release"
msgstr ""

#: ../../../AMDGPUUsage.rst:6612
msgid ""
"If a store atomic/atomicrmw then no preceding load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved after the release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6615
msgid ""
"If a fence then same as store atomic, plus no following associated fence-"
"paired-atomic can be moved before the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6618 ../../../AMDGPUUsage.rst:7330
#: ../../../AMDGPUUsage.rst:7333 ../../../AMDGPUUsage.rst:7355
#: ../../../AMDGPUUsage.rst:7372 ../../../AMDGPUUsage.rst:7409
#: ../../../AMDGPUUsage.rst:7472 ../../../AMDGPUUsage.rst:7538
#: ../../../AMDGPUUsage.rst:7540 ../../../AMDGPUUsage.rst:7609
#: ../../../AMDGPUUsage.rst:9227 ../../../AMDGPUUsage.rst:9229
#: ../../../AMDGPUUsage.rst:9234 ../../../AMDGPUUsage.rst:9296
#: ../../../AMDGPUUsage.rst:9317 ../../../AMDGPUUsage.rst:9381
#: ../../../AMDGPUUsage.rst:9446 ../../../AMDGPUUsage.rst:9527
#: ../../../AMDGPUUsage.rst:9597 ../../../AMDGPUUsage.rst:9683
#: ../../../AMDGPUUsage.rst:9685 ../../../AMDGPUUsage.rst:9795
#: ../../../AMDGPUUsage.rst:9886 ../../../AMDGPUUsage.rst:11560
#: ../../../AMDGPUUsage.rst:11562 ../../../AMDGPUUsage.rst:11567
#: ../../../AMDGPUUsage.rst:11629 ../../../AMDGPUUsage.rst:11650
#: ../../../AMDGPUUsage.rst:11714 ../../../AMDGPUUsage.rst:11789
#: ../../../AMDGPUUsage.rst:11868 ../../../AMDGPUUsage.rst:11948
#: ../../../AMDGPUUsage.rst:12031 ../../../AMDGPUUsage.rst:12033
#: ../../../AMDGPUUsage.rst:12143 ../../../AMDGPUUsage.rst:12247
#: ../../../AMDGPUUsage.rst:13667 ../../../AMDGPUUsage.rst:13670
#: ../../../AMDGPUUsage.rst:13746 ../../../AMDGPUUsage.rst:13804
#: ../../../AMDGPUUsage.rst:13875 ../../../AMDGPUUsage.rst:13947
#: ../../../AMDGPUUsage.rst:14022 ../../../AMDGPUUsage.rst:14024
#: ../../../AMDGPUUsage.rst:14146 ../../../AMDGPUUsage.rst:15764
#: ../../../AMDGPUUsage.rst:15767 ../../../AMDGPUUsage.rst:15847
#: ../../../AMDGPUUsage.rst:15908 ../../../AMDGPUUsage.rst:15987
#: ../../../AMDGPUUsage.rst:16070 ../../../AMDGPUUsage.rst:16157
#: ../../../AMDGPUUsage.rst:16159 ../../../AMDGPUUsage.rst:16275
#: ../../../AMDGPUUsage.rst:17812 ../../../AMDGPUUsage.rst:17818
#: ../../../AMDGPUUsage.rst:17887 ../../../AMDGPUUsage.rst:17931
#: ../../../AMDGPUUsage.rst:17997 ../../../AMDGPUUsage.rst:18076
#: ../../../AMDGPUUsage.rst:18159 ../../../AMDGPUUsage.rst:18161
#: ../../../AMDGPUUsage.rst:18261
msgid "acq_rel"
msgstr ""

#: ../../../AMDGPUUsage.rst:6618
msgid "Same constraints as both acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6619 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7705 ../../../AMDGPUUsage.rst:7771
#: ../../../AMDGPUUsage.rst:7777 ../../../AMDGPUUsage.rst:7868
#: ../../../AMDGPUUsage.rst:7873 ../../../AMDGPUUsage.rst:7878
#: ../../../AMDGPUUsage.rst:9995 ../../../AMDGPUUsage.rst:10000
#: ../../../AMDGPUUsage.rst:10085 ../../../AMDGPUUsage.rst:10095
#: ../../../AMDGPUUsage.rst:10188 ../../../AMDGPUUsage.rst:10193
#: ../../../AMDGPUUsage.rst:10198 ../../../AMDGPUUsage.rst:12353
#: ../../../AMDGPUUsage.rst:12358 ../../../AMDGPUUsage.rst:12443
#: ../../../AMDGPUUsage.rst:12453 ../../../AMDGPUUsage.rst:12546
#: ../../../AMDGPUUsage.rst:12551 ../../../AMDGPUUsage.rst:12556
#: ../../../AMDGPUUsage.rst:14248 ../../../AMDGPUUsage.rst:14253
#: ../../../AMDGPUUsage.rst:14360 ../../../AMDGPUUsage.rst:14452
#: ../../../AMDGPUUsage.rst:14559 ../../../AMDGPUUsage.rst:14564
#: ../../../AMDGPUUsage.rst:14569 ../../../AMDGPUUsage.rst:16382
#: ../../../AMDGPUUsage.rst:16387 ../../../AMDGPUUsage.rst:16493
#: ../../../AMDGPUUsage.rst:16585 ../../../AMDGPUUsage.rst:16693
#: ../../../AMDGPUUsage.rst:16698 ../../../AMDGPUUsage.rst:16703
#: ../../../AMDGPUUsage.rst:18360 ../../../AMDGPUUsage.rst:18365
#: ../../../AMDGPUUsage.rst:18467 ../../../AMDGPUUsage.rst:18555
#: ../../../AMDGPUUsage.rst:18659 ../../../AMDGPUUsage.rst:18665
#: ../../../AMDGPUUsage.rst:18671
msgid "seq_cst"
msgstr ""

#: ../../../AMDGPUUsage.rst:6619
msgid ""
"If a load atomic then same constraints as acquire, plus no preceding "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved after the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6623
msgid ""
"If a store atomic then the same constraints as release, plus no following "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved before the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6627
msgid "If an atomicrmw/fence then same constraints as acq_rel."
msgstr ""

#: ../../../AMDGPUUsage.rst:6630
msgid ""
"The code sequences used to implement the memory model are defined in the "
"following sections:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6633
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx6-gfx9`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6634
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx90a`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6635
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx942`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6636
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx10-gfx11`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6637
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx12`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6638
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx125x`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6643
msgid "Fence and Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:6645
msgid ""
"LLVM fences do not have address space information, thus, fence codegen "
"usually needs to conservatively synchronize all address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6648
msgid ""
"In the case of OpenCL, where fences only need to synchronize user-specified "
"address spaces, this can result in extra unnecessary waits. For instance, a "
"fence that is supposed to only synchronize local memory will also have to "
"wait on all global memory operations, which is unnecessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6653
msgid ""
":doc:`Memory Model Relaxation Annotations "
"<MemoryModelRelaxationAnnotations>` can be used as an optimization hint for "
"fences to solve this problem. The AMDGPU backend recognizes the following "
"tags on fences to control which address space a fence can synchronize:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6658
msgid "``amdgpu-synchronize-as:local`` - for the local address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6659
msgid "``amdgpu-synchronize-as:global``- for the global address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6661
msgid ""
"Multiple tags can be used at the same time to synchronize with more than one "
"address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:6665
msgid ""
"As an optimization hint, those tags are not guaranteed to survive until code "
"generation. Optimizations are free to drop the tags to allow for better code "
"optimization, at the cost of synchronizing additional address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6673
msgid "Memory Model GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6675
msgid "For GFX6-GFX9:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6677 ../../../AMDGPUUsage.rst:7892
#: ../../../AMDGPUUsage.rst:10212 ../../../AMDGPUUsage.rst:12570
#: ../../../AMDGPUUsage.rst:14584
msgid "Each agent has multiple shader arrays (SA)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6678 ../../../AMDGPUUsage.rst:7893
#: ../../../AMDGPUUsage.rst:10213
msgid "Each SA has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6679 ../../../AMDGPUUsage.rst:7894
#: ../../../AMDGPUUsage.rst:10214 ../../../AMDGPUUsage.rst:12573
#: ../../../AMDGPUUsage.rst:14587
msgid "Each CU has multiple SIMDs that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:6680
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6682
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6684 ../../../AMDGPUUsage.rst:7901
#: ../../../AMDGPUUsage.rst:10221
msgid ""
"All LDS operations of a CU are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:6687 ../../../AMDGPUUsage.rst:7904
#: ../../../AMDGPUUsage.rst:10224
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a CU. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6695
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that for GFX7-GFX9 ``flat_load/store/atomic`` instructions can report out of "
"vector memory order if they access LDS memory, and out of LDS operation "
"order if they access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6700
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore, no special action is required for coherence between "
"the lanes of a single wavefront, or for coherence between wavefronts in the "
"same work-group. A ``buffer_wbinvl1_vol`` is required for coherence between "
"wavefronts executing in different work-groups as they may be executing on "
"different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6706 ../../../AMDGPUUsage.rst:7933
#: ../../../AMDGPUUsage.rst:10258
msgid ""
"The scalar memory operations access a scalar L1 cache shared by all "
"wavefronts on a group of CUs. The scalar and vector L1 caches are not "
"coherent. However, scalar operations are used in a restricted way so do not "
"impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6710 ../../../AMDGPUUsage.rst:7937
msgid ""
"The vector and scalar memory operations use an L2 cache shared by all CUs on "
"the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:6712 ../../../AMDGPUUsage.rst:7940
#: ../../../AMDGPUUsage.rst:10268 ../../../AMDGPUUsage.rst:12625
#: ../../../AMDGPUUsage.rst:14688
msgid ""
"The L2 cache has independent channels to service disjoint ranges of virtual "
"addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:6714
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0)`` is required to "
"ensure synchronization between vector memory operations of different CUs. It "
"ensures a previous vector memory operation has completed before executing a "
"subsequent vector memory or LDS operation and so can be used to meet the "
"requirements of acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6722 ../../../AMDGPUUsage.rst:12636
msgid ""
"The L2 cache can be kept coherent with other agents on some targets, or "
"ranges of virtual addresses can be set up to bypass it to ensure system "
"coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6725 ../../../AMDGPUUsage.rst:7985
#: ../../../AMDGPUUsage.rst:10306 ../../../AMDGPUUsage.rst:12642
#: ../../../AMDGPUUsage.rst:14711 ../../../AMDGPUUsage.rst:16861
msgid ""
"Scalar memory operations are only used to access memory that is proven to "
"not change during the execution of the kernel dispatch. This includes "
"constant address space and global address space for program scope ``const`` "
"variables. Therefore, the kernel machine code does not have to maintain the "
"scalar cache to ensure it is coherent with the vector caches. The scalar and "
"vector caches are invalidated between kernel dispatches by CP since constant "
"address space data may change between kernel dispatch executions. See :ref:"
"`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6734 ../../../AMDGPUUsage.rst:7994
#: ../../../AMDGPUUsage.rst:10315 ../../../AMDGPUUsage.rst:12651
msgid ""
"The one exception is if scalar writes are used to spill SGPR registers. In "
"this case the AMDGPU backend ensures the memory location used to spill is "
"never accessed by vector memory operations at the same time. If scalar "
"writes are used then a ``s_dcache_wb`` is inserted before the ``s_endpgm`` "
"and before a function return since the locations may be used for vector "
"memory instructions by a future wavefront that uses the same scratch area, "
"or a function call that creates a frame at the same address, respectively. "
"There is no need for a ``s_dcache_inv`` as all scalar writes are write-"
"before-read in the same thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:6743 ../../../AMDGPUUsage.rst:8003
#: ../../../AMDGPUUsage.rst:10324 ../../../AMDGPUUsage.rst:12660
#: ../../../AMDGPUUsage.rst:14720
msgid "For kernarg backing memory:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6745 ../../../AMDGPUUsage.rst:8005
#: ../../../AMDGPUUsage.rst:10326
msgid "CP invalidates the L1 cache at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6746
msgid ""
"On dGPU the kernarg backing memory is allocated in host memory accessed as "
"MTYPE UC (uncached) to avoid needing to invalidate the L2 cache. This also "
"causes it to be treated as non-volatile and so is not invalidated by "
"``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6750
msgid ""
"On APU the kernarg backing memory it is accessed as MTYPE CC (cache "
"coherent) and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:6753 ../../../AMDGPUUsage.rst:8013
#: ../../../AMDGPUUsage.rst:10334
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC_NV (non-coherent non-volatile). Since the private "
"address space is only accessed by a single thread, and is always write-"
"before-read, there is never a need to invalidate these entries from the L1 "
"cache. Hence all cache invalidates are done as ``*_vol`` to only invalidate "
"the volatile cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:6759
msgid ""
"The code sequences used to implement the memory model for GFX6-GFX9 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx6-gfx9-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6762
msgid "AMDHSA Memory Model Code Sequences GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6766 ../../../AMDGPUUsage.rst:8026
#: ../../../AMDGPUUsage.rst:10347 ../../../AMDGPUUsage.rst:12703
#: ../../../AMDGPUUsage.rst:14786 ../../../AMDGPUUsage.rst:16912
msgid "LLVM Instr"
msgstr ""

#: ../../../AMDGPUUsage.rst:6766 ../../../AMDGPUUsage.rst:8026
#: ../../../AMDGPUUsage.rst:10347 ../../../AMDGPUUsage.rst:12703
#: ../../../AMDGPUUsage.rst:14786 ../../../AMDGPUUsage.rst:16912
msgid "LLVM Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6766 ../../../AMDGPUUsage.rst:8026
#: ../../../AMDGPUUsage.rst:10347 ../../../AMDGPUUsage.rst:12703
#: ../../../AMDGPUUsage.rst:14786 ../../../AMDGPUUsage.rst:16912
msgid "LLVM Memory Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:6766 ../../../AMDGPUUsage.rst:8026
#: ../../../AMDGPUUsage.rst:10347 ../../../AMDGPUUsage.rst:12703
#: ../../../AMDGPUUsage.rst:14786 ../../../AMDGPUUsage.rst:16912
msgid "AMDGPU Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6766
msgid "AMDGPU Machine Code GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6770 ../../../AMDGPUUsage.rst:8030
#: ../../../AMDGPUUsage.rst:10351 ../../../AMDGPUUsage.rst:12707
#: ../../../AMDGPUUsage.rst:14790 ../../../AMDGPUUsage.rst:16916
msgid "**Non-Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6772 ../../../AMDGPUUsage.rst:6799
#: ../../../AMDGPUUsage.rst:8032 ../../../AMDGPUUsage.rst:8059
#: ../../../AMDGPUUsage.rst:10353 ../../../AMDGPUUsage.rst:10380
#: ../../../AMDGPUUsage.rst:12709 ../../../AMDGPUUsage.rst:12739
#: ../../../AMDGPUUsage.rst:14792 ../../../AMDGPUUsage.rst:14820
#: ../../../AMDGPUUsage.rst:16918 ../../../AMDGPUUsage.rst:16946
msgid "load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6773 ../../../AMDGPUUsage.rst:6801
#: ../../../AMDGPUUsage.rst:6836 ../../../AMDGPUUsage.rst:6838
#: ../../../AMDGPUUsage.rst:6840 ../../../AMDGPUUsage.rst:6848
#: ../../../AMDGPUUsage.rst:6859 ../../../AMDGPUUsage.rst:6862
#: ../../../AMDGPUUsage.rst:6902 ../../../AMDGPUUsage.rst:6930
#: ../../../AMDGPUUsage.rst:6933 ../../../AMDGPUUsage.rst:6973
#: ../../../AMDGPUUsage.rst:7109 ../../../AMDGPUUsage.rst:7111
#: ../../../AMDGPUUsage.rst:7133 ../../../AMDGPUUsage.rst:7176
#: ../../../AMDGPUUsage.rst:7178 ../../../AMDGPUUsage.rst:7200
#: ../../../AMDGPUUsage.rst:7332 ../../../AMDGPUUsage.rst:7372
#: ../../../AMDGPUUsage.rst:7472 ../../../AMDGPUUsage.rst:7702
#: ../../../AMDGPUUsage.rst:7706 ../../../AMDGPUUsage.rst:7778
#: ../../../AMDGPUUsage.rst:7870 ../../../AMDGPUUsage.rst:7875
#: ../../../AMDGPUUsage.rst:8033 ../../../AMDGPUUsage.rst:8061
#: ../../../AMDGPUUsage.rst:8095 ../../../AMDGPUUsage.rst:8097
#: ../../../AMDGPUUsage.rst:8108 ../../../AMDGPUUsage.rst:8110
#: ../../../AMDGPUUsage.rst:8112 ../../../AMDGPUUsage.rst:8116
#: ../../../AMDGPUUsage.rst:8123 ../../../AMDGPUUsage.rst:8127
#: ../../../AMDGPUUsage.rst:8137 ../../../AMDGPUUsage.rst:8186
#: ../../../AMDGPUUsage.rst:8275 ../../../AMDGPUUsage.rst:8303
#: ../../../AMDGPUUsage.rst:8339 ../../../AMDGPUUsage.rst:8392
#: ../../../AMDGPUUsage.rst:8478 ../../../AMDGPUUsage.rst:8507
#: ../../../AMDGPUUsage.rst:8765 ../../../AMDGPUUsage.rst:8772
#: ../../../AMDGPUUsage.rst:8809 ../../../AMDGPUUsage.rst:8853
#: ../../../AMDGPUUsage.rst:8908 ../../../AMDGPUUsage.rst:8915
#: ../../../AMDGPUUsage.rst:8953 ../../../AMDGPUUsage.rst:8995
#: ../../../AMDGPUUsage.rst:9228 ../../../AMDGPUUsage.rst:9317
#: ../../../AMDGPUUsage.rst:9527 ../../../AMDGPUUsage.rst:9597
#: ../../../AMDGPUUsage.rst:9997 ../../../AMDGPUUsage.rst:10001
#: ../../../AMDGPUUsage.rst:10096 ../../../AMDGPUUsage.rst:10190
#: ../../../AMDGPUUsage.rst:10195 ../../../AMDGPUUsage.rst:10354
#: ../../../AMDGPUUsage.rst:10382 ../../../AMDGPUUsage.rst:10419
#: ../../../AMDGPUUsage.rst:10421 ../../../AMDGPUUsage.rst:10428
#: ../../../AMDGPUUsage.rst:10430 ../../../AMDGPUUsage.rst:10432
#: ../../../AMDGPUUsage.rst:10434 ../../../AMDGPUUsage.rst:10436
#: ../../../AMDGPUUsage.rst:10438 ../../../AMDGPUUsage.rst:10445
#: ../../../AMDGPUUsage.rst:10449 ../../../AMDGPUUsage.rst:10459
#: ../../../AMDGPUUsage.rst:10504 ../../../AMDGPUUsage.rst:10586
#: ../../../AMDGPUUsage.rst:10614 ../../../AMDGPUUsage.rst:10646
#: ../../../AMDGPUUsage.rst:10699 ../../../AMDGPUUsage.rst:10783
#: ../../../AMDGPUUsage.rst:10812 ../../../AMDGPUUsage.rst:11061
#: ../../../AMDGPUUsage.rst:11069 ../../../AMDGPUUsage.rst:11108
#: ../../../AMDGPUUsage.rst:11164 ../../../AMDGPUUsage.rst:11220
#: ../../../AMDGPUUsage.rst:11227 ../../../AMDGPUUsage.rst:11265
#: ../../../AMDGPUUsage.rst:11317 ../../../AMDGPUUsage.rst:11561
#: ../../../AMDGPUUsage.rst:11650 ../../../AMDGPUUsage.rst:11868
#: ../../../AMDGPUUsage.rst:11948 ../../../AMDGPUUsage.rst:12355
#: ../../../AMDGPUUsage.rst:12359 ../../../AMDGPUUsage.rst:12454
#: ../../../AMDGPUUsage.rst:12548 ../../../AMDGPUUsage.rst:12553
#: ../../../AMDGPUUsage.rst:12710 ../../../AMDGPUUsage.rst:12741
#: ../../../AMDGPUUsage.rst:12781 ../../../AMDGPUUsage.rst:12783
#: ../../../AMDGPUUsage.rst:12792 ../../../AMDGPUUsage.rst:12797
#: ../../../AMDGPUUsage.rst:12805 ../../../AMDGPUUsage.rst:12816
#: ../../../AMDGPUUsage.rst:12870 ../../../AMDGPUUsage.rst:12933
#: ../../../AMDGPUUsage.rst:12965 ../../../AMDGPUUsage.rst:13013
#: ../../../AMDGPUUsage.rst:13070 ../../../AMDGPUUsage.rst:13284
#: ../../../AMDGPUUsage.rst:13286 ../../../AMDGPUUsage.rst:13367
#: ../../../AMDGPUUsage.rst:13416 ../../../AMDGPUUsage.rst:13418
#: ../../../AMDGPUUsage.rst:13498 ../../../AMDGPUUsage.rst:13669
#: ../../../AMDGPUUsage.rst:13804 ../../../AMDGPUUsage.rst:13947
#: ../../../AMDGPUUsage.rst:14250 ../../../AMDGPUUsage.rst:14254
#: ../../../AMDGPUUsage.rst:14453 ../../../AMDGPUUsage.rst:14561
#: ../../../AMDGPUUsage.rst:14566 ../../../AMDGPUUsage.rst:14793
#: ../../../AMDGPUUsage.rst:14822 ../../../AMDGPUUsage.rst:14858
#: ../../../AMDGPUUsage.rst:14866 ../../../AMDGPUUsage.rst:14874
#: ../../../AMDGPUUsage.rst:14885 ../../../AMDGPUUsage.rst:14937
#: ../../../AMDGPUUsage.rst:14997 ../../../AMDGPUUsage.rst:15028
#: ../../../AMDGPUUsage.rst:15083 ../../../AMDGPUUsage.rst:15153
#: ../../../AMDGPUUsage.rst:15359 ../../../AMDGPUUsage.rst:15443
#: ../../../AMDGPUUsage.rst:15497 ../../../AMDGPUUsage.rst:15499
#: ../../../AMDGPUUsage.rst:15585 ../../../AMDGPUUsage.rst:15766
#: ../../../AMDGPUUsage.rst:15908 ../../../AMDGPUUsage.rst:16070
#: ../../../AMDGPUUsage.rst:16384 ../../../AMDGPUUsage.rst:16388
#: ../../../AMDGPUUsage.rst:16586 ../../../AMDGPUUsage.rst:16695
#: ../../../AMDGPUUsage.rst:16700 ../../../AMDGPUUsage.rst:16919
#: ../../../AMDGPUUsage.rst:16948 ../../../AMDGPUUsage.rst:16984
#: ../../../AMDGPUUsage.rst:16993 ../../../AMDGPUUsage.rst:17005
#: ../../../AMDGPUUsage.rst:17020 ../../../AMDGPUUsage.rst:17050
#: ../../../AMDGPUUsage.rst:17097 ../../../AMDGPUUsage.rst:17128
#: ../../../AMDGPUUsage.rst:17167 ../../../AMDGPUUsage.rst:17229
#: ../../../AMDGPUUsage.rst:17414 ../../../AMDGPUUsage.rst:17420
#: ../../../AMDGPUUsage.rst:17501 ../../../AMDGPUUsage.rst:17556
#: ../../../AMDGPUUsage.rst:17561 ../../../AMDGPUUsage.rst:17642
#: ../../../AMDGPUUsage.rst:17814 ../../../AMDGPUUsage.rst:17931
#: ../../../AMDGPUUsage.rst:18076 ../../../AMDGPUUsage.rst:18362
#: ../../../AMDGPUUsage.rst:18366 ../../../AMDGPUUsage.rst:18556
#: ../../../AMDGPUUsage.rst:18661 ../../../AMDGPUUsage.rst:18667
msgid "generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6772 ../../../AMDGPUUsage.rst:6800
#: ../../../AMDGPUUsage.rst:8032 ../../../AMDGPUUsage.rst:8060
#: ../../../AMDGPUUsage.rst:10353 ../../../AMDGPUUsage.rst:10381
#: ../../../AMDGPUUsage.rst:12709 ../../../AMDGPUUsage.rst:12740
#: ../../../AMDGPUUsage.rst:14792 ../../../AMDGPUUsage.rst:14821
#: ../../../AMDGPUUsage.rst:16918 ../../../AMDGPUUsage.rst:16947
msgid "!volatile & !nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6774 ../../../AMDGPUUsage.rst:8034
#: ../../../AMDGPUUsage.rst:8094 ../../../AMDGPUUsage.rst:10355
#: ../../../AMDGPUUsage.rst:10418 ../../../AMDGPUUsage.rst:12711
#: ../../../AMDGPUUsage.rst:12780 ../../../AMDGPUUsage.rst:14794
#: ../../../AMDGPUUsage.rst:14857 ../../../AMDGPUUsage.rst:16920
#: ../../../AMDGPUUsage.rst:16983
msgid "buffer/global/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6776 ../../../AMDGPUUsage.rst:6804
#: ../../../AMDGPUUsage.rst:8036 ../../../AMDGPUUsage.rst:8064
#: ../../../AMDGPUUsage.rst:10357 ../../../AMDGPUUsage.rst:10386
#: ../../../AMDGPUUsage.rst:12713 ../../../AMDGPUUsage.rst:12744
#: ../../../AMDGPUUsage.rst:14796 ../../../AMDGPUUsage.rst:14825
#: ../../../AMDGPUUsage.rst:16922 ../../../AMDGPUUsage.rst:16951
msgid "!volatile & nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6778 ../../../AMDGPUUsage.rst:8038
msgid "buffer/global/flat_load glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6781 ../../../AMDGPUUsage.rst:6809
#: ../../../AMDGPUUsage.rst:8041 ../../../AMDGPUUsage.rst:8069
#: ../../../AMDGPUUsage.rst:10362 ../../../AMDGPUUsage.rst:10392
#: ../../../AMDGPUUsage.rst:12720 ../../../AMDGPUUsage.rst:12751
#: ../../../AMDGPUUsage.rst:14801 ../../../AMDGPUUsage.rst:14830
#: ../../../AMDGPUUsage.rst:16927 ../../../AMDGPUUsage.rst:16956
msgid "volatile"
msgstr ""

#: ../../../AMDGPUUsage.rst:6783 ../../../AMDGPUUsage.rst:6837
#: ../../../AMDGPUUsage.rst:8043 ../../../AMDGPUUsage.rst:8096
#: ../../../AMDGPUUsage.rst:8107 ../../../AMDGPUUsage.rst:8109
#: ../../../AMDGPUUsage.rst:8245 ../../../AMDGPUUsage.rst:12782
msgid "buffer/global/flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:6812
#: ../../../AMDGPUUsage.rst:6880 ../../../AMDGPUUsage.rst:6950
#: ../../../AMDGPUUsage.rst:7449 ../../../AMDGPUUsage.rst:8045
#: ../../../AMDGPUUsage.rst:8072 ../../../AMDGPUUsage.rst:8143
#: ../../../AMDGPUUsage.rst:8223 ../../../AMDGPUUsage.rst:8247
#: ../../../AMDGPUUsage.rst:8346 ../../../AMDGPUUsage.rst:8425
#: ../../../AMDGPUUsage.rst:8449 ../../../AMDGPUUsage.rst:9273
#: ../../../AMDGPUUsage.rst:9423 ../../../AMDGPUUsage.rst:9498
#: ../../../AMDGPUUsage.rst:10366 ../../../AMDGPUUsage.rst:10396
#: ../../../AMDGPUUsage.rst:10461 ../../../AMDGPUUsage.rst:10537
#: ../../../AMDGPUUsage.rst:10561 ../../../AMDGPUUsage.rst:10653
#: ../../../AMDGPUUsage.rst:10732 ../../../AMDGPUUsage.rst:10757
#: ../../../AMDGPUUsage.rst:11606 ../../../AMDGPUUsage.rst:11766
#: ../../../AMDGPUUsage.rst:11842 ../../../AMDGPUUsage.rst:12725
#: ../../../AMDGPUUsage.rst:12822 ../../../AMDGPUUsage.rst:12910
msgid "s_waitcnt vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6787 ../../../AMDGPUUsage.rst:6814
#: ../../../AMDGPUUsage.rst:8047 ../../../AMDGPUUsage.rst:8074
#: ../../../AMDGPUUsage.rst:10368 ../../../AMDGPUUsage.rst:10398
#: ../../../AMDGPUUsage.rst:12727 ../../../AMDGPUUsage.rst:12760
#: ../../../AMDGPUUsage.rst:14808 ../../../AMDGPUUsage.rst:14837
#: ../../../AMDGPUUsage.rst:16934 ../../../AMDGPUUsage.rst:16963
msgid "Must happen before any following volatile global/generic load/store."
msgstr ""

#: ../../../AMDGPUUsage.rst:6791 ../../../AMDGPUUsage.rst:6818
#: ../../../AMDGPUUsage.rst:8051 ../../../AMDGPUUsage.rst:8078
#: ../../../AMDGPUUsage.rst:10372 ../../../AMDGPUUsage.rst:10402
#: ../../../AMDGPUUsage.rst:12731 ../../../AMDGPUUsage.rst:12764
#: ../../../AMDGPUUsage.rst:14812 ../../../AMDGPUUsage.rst:14841
#: ../../../AMDGPUUsage.rst:16938 ../../../AMDGPUUsage.rst:16967
msgid ""
"Ensures that volatile operations to different addresses will not be "
"reordered by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:6799 ../../../AMDGPUUsage.rst:6826
#: ../../../AMDGPUUsage.rst:6835 ../../../AMDGPUUsage.rst:6844
#: ../../../AMDGPUUsage.rst:6852 ../../../AMDGPUUsage.rst:6858
#: ../../../AMDGPUUsage.rst:6861 ../../../AMDGPUUsage.rst:6929
#: ../../../AMDGPUUsage.rst:6932 ../../../AMDGPUUsage.rst:7108
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:7175
#: ../../../AMDGPUUsage.rst:7198 ../../../AMDGPUUsage.rst:7331
#: ../../../AMDGPUUsage.rst:7355 ../../../AMDGPUUsage.rst:7701
#: ../../../AMDGPUUsage.rst:7771 ../../../AMDGPUUsage.rst:7869
#: ../../../AMDGPUUsage.rst:7874 ../../../AMDGPUUsage.rst:8059
#: ../../../AMDGPUUsage.rst:8086 ../../../AMDGPUUsage.rst:8102
#: ../../../AMDGPUUsage.rst:8117 ../../../AMDGPUUsage.rst:8128
#: ../../../AMDGPUUsage.rst:8136 ../../../AMDGPUUsage.rst:8165
#: ../../../AMDGPUUsage.rst:8340 ../../../AMDGPUUsage.rst:8371
#: ../../../AMDGPUUsage.rst:8766 ../../../AMDGPUUsage.rst:8803
#: ../../../AMDGPUUsage.rst:8909 ../../../AMDGPUUsage.rst:8947
#: ../../../AMDGPUUsage.rst:9229 ../../../AMDGPUUsage.rst:9296
#: ../../../AMDGPUUsage.rst:9996 ../../../AMDGPUUsage.rst:10085
#: ../../../AMDGPUUsage.rst:10189 ../../../AMDGPUUsage.rst:10194
#: ../../../AMDGPUUsage.rst:10380 ../../../AMDGPUUsage.rst:10410
#: ../../../AMDGPUUsage.rst:10422 ../../../AMDGPUUsage.rst:10439
#: ../../../AMDGPUUsage.rst:10450 ../../../AMDGPUUsage.rst:10458
#: ../../../AMDGPUUsage.rst:10483 ../../../AMDGPUUsage.rst:10647
#: ../../../AMDGPUUsage.rst:10678 ../../../AMDGPUUsage.rst:11063
#: ../../../AMDGPUUsage.rst:11102 ../../../AMDGPUUsage.rst:11221
#: ../../../AMDGPUUsage.rst:11259 ../../../AMDGPUUsage.rst:11562
#: ../../../AMDGPUUsage.rst:11629 ../../../AMDGPUUsage.rst:12354
#: ../../../AMDGPUUsage.rst:12443 ../../../AMDGPUUsage.rst:12547
#: ../../../AMDGPUUsage.rst:12552 ../../../AMDGPUUsage.rst:12739
#: ../../../AMDGPUUsage.rst:12772 ../../../AMDGPUUsage.rst:12788
#: ../../../AMDGPUUsage.rst:12801 ../../../AMDGPUUsage.rst:12809
#: ../../../AMDGPUUsage.rst:12815 ../../../AMDGPUUsage.rst:12843
#: ../../../AMDGPUUsage.rst:12964 ../../../AMDGPUUsage.rst:12991
#: ../../../AMDGPUUsage.rst:13283 ../../../AMDGPUUsage.rst:13331
#: ../../../AMDGPUUsage.rst:13415 ../../../AMDGPUUsage.rst:13462
#: ../../../AMDGPUUsage.rst:13668 ../../../AMDGPUUsage.rst:13746
#: ../../../AMDGPUUsage.rst:14249 ../../../AMDGPUUsage.rst:14360
#: ../../../AMDGPUUsage.rst:14560 ../../../AMDGPUUsage.rst:14565
#: ../../../AMDGPUUsage.rst:14820 ../../../AMDGPUUsage.rst:14849
#: ../../../AMDGPUUsage.rst:14862 ../../../AMDGPUUsage.rst:14870
#: ../../../AMDGPUUsage.rst:14878 ../../../AMDGPUUsage.rst:14884
#: ../../../AMDGPUUsage.rst:14911 ../../../AMDGPUUsage.rst:15027
#: ../../../AMDGPUUsage.rst:15059 ../../../AMDGPUUsage.rst:15358
#: ../../../AMDGPUUsage.rst:15405 ../../../AMDGPUUsage.rst:15496
#: ../../../AMDGPUUsage.rst:15547 ../../../AMDGPUUsage.rst:15765
#: ../../../AMDGPUUsage.rst:15847 ../../../AMDGPUUsage.rst:16383
#: ../../../AMDGPUUsage.rst:16493 ../../../AMDGPUUsage.rst:16694
#: ../../../AMDGPUUsage.rst:16699 ../../../AMDGPUUsage.rst:16946
#: ../../../AMDGPUUsage.rst:16975 ../../../AMDGPUUsage.rst:16989
#: ../../../AMDGPUUsage.rst:17001 ../../../AMDGPUUsage.rst:17013
#: ../../../AMDGPUUsage.rst:17019 ../../../AMDGPUUsage.rst:17034
#: ../../../AMDGPUUsage.rst:17127 ../../../AMDGPUUsage.rst:17155
#: ../../../AMDGPUUsage.rst:17413 ../../../AMDGPUUsage.rst:17467
#: ../../../AMDGPUUsage.rst:17555 ../../../AMDGPUUsage.rst:17608
#: ../../../AMDGPUUsage.rst:17813 ../../../AMDGPUUsage.rst:17887
#: ../../../AMDGPUUsage.rst:18361 ../../../AMDGPUUsage.rst:18467
#: ../../../AMDGPUUsage.rst:18660 ../../../AMDGPUUsage.rst:18666
msgid "local"
msgstr ""

#: ../../../AMDGPUUsage.rst:6799 ../../../AMDGPUUsage.rst:8059
#: ../../../AMDGPUUsage.rst:8106 ../../../AMDGPUUsage.rst:8169
#: ../../../AMDGPUUsage.rst:10380 ../../../AMDGPUUsage.rst:10426
#: ../../../AMDGPUUsage.rst:10487 ../../../AMDGPUUsage.rst:12739
#: ../../../AMDGPUUsage.rst:12788 ../../../AMDGPUUsage.rst:12843
#: ../../../AMDGPUUsage.rst:14820 ../../../AMDGPUUsage.rst:14862
#: ../../../AMDGPUUsage.rst:14911 ../../../AMDGPUUsage.rst:16946
#: ../../../AMDGPUUsage.rst:16989 ../../../AMDGPUUsage.rst:17034
msgid "ds_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6800 ../../../AMDGPUUsage.rst:6826
#: ../../../AMDGPUUsage.rst:8060 ../../../AMDGPUUsage.rst:8086
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10410
#: ../../../AMDGPUUsage.rst:12740 ../../../AMDGPUUsage.rst:12772
#: ../../../AMDGPUUsage.rst:14821 ../../../AMDGPUUsage.rst:14849
#: ../../../AMDGPUUsage.rst:16947 ../../../AMDGPUUsage.rst:16975
msgid "store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6802 ../../../AMDGPUUsage.rst:6811
#: ../../../AMDGPUUsage.rst:6839 ../../../AMDGPUUsage.rst:7130
#: ../../../AMDGPUUsage.rst:7173 ../../../AMDGPUUsage.rst:8062
#: ../../../AMDGPUUsage.rst:8071 ../../../AMDGPUUsage.rst:8111
#: ../../../AMDGPUUsage.rst:8115 ../../../AMDGPUUsage.rst:8764
#: ../../../AMDGPUUsage.rst:8802 ../../../AMDGPUUsage.rst:8851
#: ../../../AMDGPUUsage.rst:8906 ../../../AMDGPUUsage.rst:10384
#: ../../../AMDGPUUsage.rst:10431 ../../../AMDGPUUsage.rst:11061
#: ../../../AMDGPUUsage.rst:12742 ../../../AMDGPUUsage.rst:12796
#: ../../../AMDGPUUsage.rst:13330 ../../../AMDGPUUsage.rst:13413
#: ../../../AMDGPUUsage.rst:14823 ../../../AMDGPUUsage.rst:14865
#: ../../../AMDGPUUsage.rst:15401 ../../../AMDGPUUsage.rst:15491
#: ../../../AMDGPUUsage.rst:16949 ../../../AMDGPUUsage.rst:16997
#: ../../../AMDGPUUsage.rst:17463 ../../../AMDGPUUsage.rst:17550
msgid "buffer/global/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:8066
msgid "buffer/global/flat_store glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6826 ../../../AMDGPUUsage.rst:6844
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:8086
#: ../../../AMDGPUUsage.rst:8121 ../../../AMDGPUUsage.rst:8770
#: ../../../AMDGPUUsage.rst:8807 ../../../AMDGPUUsage.rst:10410
#: ../../../AMDGPUUsage.rst:10443 ../../../AMDGPUUsage.rst:11067
#: ../../../AMDGPUUsage.rst:11106 ../../../AMDGPUUsage.rst:12772
#: ../../../AMDGPUUsage.rst:12801 ../../../AMDGPUUsage.rst:13365
#: ../../../AMDGPUUsage.rst:14849 ../../../AMDGPUUsage.rst:14870
#: ../../../AMDGPUUsage.rst:15441 ../../../AMDGPUUsage.rst:16975
#: ../../../AMDGPUUsage.rst:17001 ../../../AMDGPUUsage.rst:17499
msgid "ds_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6827 ../../../AMDGPUUsage.rst:8087
#: ../../../AMDGPUUsage.rst:10411 ../../../AMDGPUUsage.rst:12773
#: ../../../AMDGPUUsage.rst:14850 ../../../AMDGPUUsage.rst:16976
msgid "**Unordered Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6829 ../../../AMDGPUUsage.rst:6834
#: ../../../AMDGPUUsage.rst:6837 ../../../AMDGPUUsage.rst:6857
#: ../../../AMDGPUUsage.rst:6860 ../../../AMDGPUUsage.rst:6861
#: ../../../AMDGPUUsage.rst:6878 ../../../AMDGPUUsage.rst:6902
#: ../../../AMDGPUUsage.rst:7700 ../../../AMDGPUUsage.rst:7705
#: ../../../AMDGPUUsage.rst:7771 ../../../AMDGPUUsage.rst:7777
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:8094
#: ../../../AMDGPUUsage.rst:8096 ../../../AMDGPUUsage.rst:8102
#: ../../../AMDGPUUsage.rst:8107 ../../../AMDGPUUsage.rst:8109
#: ../../../AMDGPUUsage.rst:8135 ../../../AMDGPUUsage.rst:8138
#: ../../../AMDGPUUsage.rst:8165 ../../../AMDGPUUsage.rst:8186
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:8245
#: ../../../AMDGPUUsage.rst:8275 ../../../AMDGPUUsage.rst:8303
#: ../../../AMDGPUUsage.rst:9995 ../../../AMDGPUUsage.rst:10000
#: ../../../AMDGPUUsage.rst:10085 ../../../AMDGPUUsage.rst:10095
#: ../../../AMDGPUUsage.rst:10413 ../../../AMDGPUUsage.rst:10418
#: ../../../AMDGPUUsage.rst:10420 ../../../AMDGPUUsage.rst:10422
#: ../../../AMDGPUUsage.rst:10427 ../../../AMDGPUUsage.rst:10429
#: ../../../AMDGPUUsage.rst:10457 ../../../AMDGPUUsage.rst:10460
#: ../../../AMDGPUUsage.rst:10483 ../../../AMDGPUUsage.rst:10504
#: ../../../AMDGPUUsage.rst:10535 ../../../AMDGPUUsage.rst:10559
#: ../../../AMDGPUUsage.rst:10586 ../../../AMDGPUUsage.rst:10614
#: ../../../AMDGPUUsage.rst:12353 ../../../AMDGPUUsage.rst:12358
#: ../../../AMDGPUUsage.rst:12443 ../../../AMDGPUUsage.rst:12453
#: ../../../AMDGPUUsage.rst:12775 ../../../AMDGPUUsage.rst:12780
#: ../../../AMDGPUUsage.rst:12782 ../../../AMDGPUUsage.rst:12788
#: ../../../AMDGPUUsage.rst:12791 ../../../AMDGPUUsage.rst:12814
#: ../../../AMDGPUUsage.rst:12817 ../../../AMDGPUUsage.rst:12843
#: ../../../AMDGPUUsage.rst:12870 ../../../AMDGPUUsage.rst:12905
#: ../../../AMDGPUUsage.rst:12933 ../../../AMDGPUUsage.rst:14248
#: ../../../AMDGPUUsage.rst:14253 ../../../AMDGPUUsage.rst:14360
#: ../../../AMDGPUUsage.rst:14452 ../../../AMDGPUUsage.rst:14852
#: ../../../AMDGPUUsage.rst:14857 ../../../AMDGPUUsage.rst:14862
#: ../../../AMDGPUUsage.rst:14883 ../../../AMDGPUUsage.rst:14886
#: ../../../AMDGPUUsage.rst:14911 ../../../AMDGPUUsage.rst:14937
#: ../../../AMDGPUUsage.rst:14970 ../../../AMDGPUUsage.rst:14997
#: ../../../AMDGPUUsage.rst:16382 ../../../AMDGPUUsage.rst:16387
#: ../../../AMDGPUUsage.rst:16493 ../../../AMDGPUUsage.rst:16585
#: ../../../AMDGPUUsage.rst:16978 ../../../AMDGPUUsage.rst:16983
#: ../../../AMDGPUUsage.rst:16989 ../../../AMDGPUUsage.rst:17018
#: ../../../AMDGPUUsage.rst:17021 ../../../AMDGPUUsage.rst:17034
#: ../../../AMDGPUUsage.rst:17050 ../../../AMDGPUUsage.rst:17070
#: ../../../AMDGPUUsage.rst:17097 ../../../AMDGPUUsage.rst:18360
#: ../../../AMDGPUUsage.rst:18365 ../../../AMDGPUUsage.rst:18467
#: ../../../AMDGPUUsage.rst:18555
msgid "load atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6829 ../../../AMDGPUUsage.rst:6830
#: ../../../AMDGPUUsage.rst:6831 ../../../AMDGPUUsage.rst:8089
#: ../../../AMDGPUUsage.rst:8090 ../../../AMDGPUUsage.rst:8091
#: ../../../AMDGPUUsage.rst:10413 ../../../AMDGPUUsage.rst:10414
#: ../../../AMDGPUUsage.rst:10415 ../../../AMDGPUUsage.rst:12775
#: ../../../AMDGPUUsage.rst:12776 ../../../AMDGPUUsage.rst:12777
#: ../../../AMDGPUUsage.rst:14852 ../../../AMDGPUUsage.rst:14853
#: ../../../AMDGPUUsage.rst:14854 ../../../AMDGPUUsage.rst:16978
#: ../../../AMDGPUUsage.rst:16979 ../../../AMDGPUUsage.rst:16980
msgid "*any*"
msgstr ""

#: ../../../AMDGPUUsage.rst:6829 ../../../AMDGPUUsage.rst:6830
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:8090
#: ../../../AMDGPUUsage.rst:10413 ../../../AMDGPUUsage.rst:10414
#: ../../../AMDGPUUsage.rst:12775 ../../../AMDGPUUsage.rst:12776
#: ../../../AMDGPUUsage.rst:14852 ../../../AMDGPUUsage.rst:14853
#: ../../../AMDGPUUsage.rst:16978 ../../../AMDGPUUsage.rst:16979
msgid "*Same as non-atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6830 ../../../AMDGPUUsage.rst:6839
#: ../../../AMDGPUUsage.rst:6844 ../../../AMDGPUUsage.rst:7107
#: ../../../AMDGPUUsage.rst:7110 ../../../AMDGPUUsage.rst:7131
#: ../../../AMDGPUUsage.rst:7132 ../../../AMDGPUUsage.rst:7868
#: ../../../AMDGPUUsage.rst:8090 ../../../AMDGPUUsage.rst:8111
#: ../../../AMDGPUUsage.rst:8115 ../../../AMDGPUUsage.rst:8117
#: ../../../AMDGPUUsage.rst:8764 ../../../AMDGPUUsage.rst:8766
#: ../../../AMDGPUUsage.rst:8771 ../../../AMDGPUUsage.rst:8803
#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:8852
#: ../../../AMDGPUUsage.rst:10188 ../../../AMDGPUUsage.rst:10414
#: ../../../AMDGPUUsage.rst:10431 ../../../AMDGPUUsage.rst:10433
#: ../../../AMDGPUUsage.rst:10435 ../../../AMDGPUUsage.rst:10437
#: ../../../AMDGPUUsage.rst:10439 ../../../AMDGPUUsage.rst:11060
#: ../../../AMDGPUUsage.rst:11063 ../../../AMDGPUUsage.rst:11068
#: ../../../AMDGPUUsage.rst:11102 ../../../AMDGPUUsage.rst:11107
#: ../../../AMDGPUUsage.rst:11163 ../../../AMDGPUUsage.rst:12546
#: ../../../AMDGPUUsage.rst:12776 ../../../AMDGPUUsage.rst:12796
#: ../../../AMDGPUUsage.rst:12801 ../../../AMDGPUUsage.rst:13282
#: ../../../AMDGPUUsage.rst:13285 ../../../AMDGPUUsage.rst:13331
#: ../../../AMDGPUUsage.rst:13366 ../../../AMDGPUUsage.rst:14559
#: ../../../AMDGPUUsage.rst:14853 ../../../AMDGPUUsage.rst:14865
#: ../../../AMDGPUUsage.rst:14870 ../../../AMDGPUUsage.rst:15357
#: ../../../AMDGPUUsage.rst:15360 ../../../AMDGPUUsage.rst:15405
#: ../../../AMDGPUUsage.rst:15442 ../../../AMDGPUUsage.rst:16693
#: ../../../AMDGPUUsage.rst:16979 ../../../AMDGPUUsage.rst:16992
#: ../../../AMDGPUUsage.rst:17001 ../../../AMDGPUUsage.rst:17412
#: ../../../AMDGPUUsage.rst:17419 ../../../AMDGPUUsage.rst:17467
#: ../../../AMDGPUUsage.rst:17500 ../../../AMDGPUUsage.rst:18659
msgid "store atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6831 ../../../AMDGPUUsage.rst:6847
#: ../../../AMDGPUUsage.rst:6852 ../../../AMDGPUUsage.rst:6928
#: ../../../AMDGPUUsage.rst:6931 ../../../AMDGPUUsage.rst:6932
#: ../../../AMDGPUUsage.rst:6949 ../../../AMDGPUUsage.rst:6973
#: ../../../AMDGPUUsage.rst:7174 ../../../AMDGPUUsage.rst:7177
#: ../../../AMDGPUUsage.rst:7198 ../../../AMDGPUUsage.rst:7199
#: ../../../AMDGPUUsage.rst:7330 ../../../AMDGPUUsage.rst:7333
#: ../../../AMDGPUUsage.rst:7355 ../../../AMDGPUUsage.rst:7372
#: ../../../AMDGPUUsage.rst:7409 ../../../AMDGPUUsage.rst:7472
#: ../../../AMDGPUUsage.rst:7873 ../../../AMDGPUUsage.rst:8091
#: ../../../AMDGPUUsage.rst:8122 ../../../AMDGPUUsage.rst:8126
#: ../../../AMDGPUUsage.rst:8128 ../../../AMDGPUUsage.rst:8338
#: ../../../AMDGPUUsage.rst:8340 ../../../AMDGPUUsage.rst:8345
#: ../../../AMDGPUUsage.rst:8371 ../../../AMDGPUUsage.rst:8392
#: ../../../AMDGPUUsage.rst:8424 ../../../AMDGPUUsage.rst:8448
#: ../../../AMDGPUUsage.rst:8478 ../../../AMDGPUUsage.rst:8507
#: ../../../AMDGPUUsage.rst:8907 ../../../AMDGPUUsage.rst:8909
#: ../../../AMDGPUUsage.rst:8914 ../../../AMDGPUUsage.rst:8947
#: ../../../AMDGPUUsage.rst:8952 ../../../AMDGPUUsage.rst:8994
#: ../../../AMDGPUUsage.rst:9227 ../../../AMDGPUUsage.rst:9229
#: ../../../AMDGPUUsage.rst:9234 ../../../AMDGPUUsage.rst:9296
#: ../../../AMDGPUUsage.rst:9317 ../../../AMDGPUUsage.rst:9381
#: ../../../AMDGPUUsage.rst:9446 ../../../AMDGPUUsage.rst:9527
#: ../../../AMDGPUUsage.rst:9597 ../../../AMDGPUUsage.rst:10193
#: ../../../AMDGPUUsage.rst:10415 ../../../AMDGPUUsage.rst:10444
#: ../../../AMDGPUUsage.rst:10448 ../../../AMDGPUUsage.rst:10450
#: ../../../AMDGPUUsage.rst:10645 ../../../AMDGPUUsage.rst:10647
#: ../../../AMDGPUUsage.rst:10652 ../../../AMDGPUUsage.rst:10678
#: ../../../AMDGPUUsage.rst:10699 ../../../AMDGPUUsage.rst:10731
#: ../../../AMDGPUUsage.rst:10755 ../../../AMDGPUUsage.rst:10783
#: ../../../AMDGPUUsage.rst:10812 ../../../AMDGPUUsage.rst:11219
#: ../../../AMDGPUUsage.rst:11221 ../../../AMDGPUUsage.rst:11226
#: ../../../AMDGPUUsage.rst:11259 ../../../AMDGPUUsage.rst:11264
#: ../../../AMDGPUUsage.rst:11316 ../../../AMDGPUUsage.rst:11560
#: ../../../AMDGPUUsage.rst:11562 ../../../AMDGPUUsage.rst:11567
#: ../../../AMDGPUUsage.rst:11629 ../../../AMDGPUUsage.rst:11650
#: ../../../AMDGPUUsage.rst:11714 ../../../AMDGPUUsage.rst:11789
#: ../../../AMDGPUUsage.rst:11868 ../../../AMDGPUUsage.rst:11948
#: ../../../AMDGPUUsage.rst:12551 ../../../AMDGPUUsage.rst:12777
#: ../../../AMDGPUUsage.rst:12804 ../../../AMDGPUUsage.rst:12809
#: ../../../AMDGPUUsage.rst:12963 ../../../AMDGPUUsage.rst:12966
#: ../../../AMDGPUUsage.rst:12991 ../../../AMDGPUUsage.rst:13013
#: ../../../AMDGPUUsage.rst:13042 ../../../AMDGPUUsage.rst:13070
#: ../../../AMDGPUUsage.rst:13414 ../../../AMDGPUUsage.rst:13417
#: ../../../AMDGPUUsage.rst:13462 ../../../AMDGPUUsage.rst:13497
#: ../../../AMDGPUUsage.rst:13667 ../../../AMDGPUUsage.rst:13670
#: ../../../AMDGPUUsage.rst:13746 ../../../AMDGPUUsage.rst:13804
#: ../../../AMDGPUUsage.rst:13875 ../../../AMDGPUUsage.rst:13947
#: ../../../AMDGPUUsage.rst:14564 ../../../AMDGPUUsage.rst:14854
#: ../../../AMDGPUUsage.rst:14873 ../../../AMDGPUUsage.rst:14878
#: ../../../AMDGPUUsage.rst:15026 ../../../AMDGPUUsage.rst:15029
#: ../../../AMDGPUUsage.rst:15059 ../../../AMDGPUUsage.rst:15083
#: ../../../AMDGPUUsage.rst:15121 ../../../AMDGPUUsage.rst:15153
#: ../../../AMDGPUUsage.rst:15495 ../../../AMDGPUUsage.rst:15498
#: ../../../AMDGPUUsage.rst:15547 ../../../AMDGPUUsage.rst:15584
#: ../../../AMDGPUUsage.rst:15764 ../../../AMDGPUUsage.rst:15767
#: ../../../AMDGPUUsage.rst:15847 ../../../AMDGPUUsage.rst:15908
#: ../../../AMDGPUUsage.rst:15987 ../../../AMDGPUUsage.rst:16070
#: ../../../AMDGPUUsage.rst:16698 ../../../AMDGPUUsage.rst:16980
#: ../../../AMDGPUUsage.rst:17004 ../../../AMDGPUUsage.rst:17013
#: ../../../AMDGPUUsage.rst:17126 ../../../AMDGPUUsage.rst:17133
#: ../../../AMDGPUUsage.rst:17155 ../../../AMDGPUUsage.rst:17167
#: ../../../AMDGPUUsage.rst:17192 ../../../AMDGPUUsage.rst:17229
#: ../../../AMDGPUUsage.rst:17554 ../../../AMDGPUUsage.rst:17560
#: ../../../AMDGPUUsage.rst:17608 ../../../AMDGPUUsage.rst:17641
#: ../../../AMDGPUUsage.rst:17812 ../../../AMDGPUUsage.rst:17818
#: ../../../AMDGPUUsage.rst:17887 ../../../AMDGPUUsage.rst:17931
#: ../../../AMDGPUUsage.rst:17997 ../../../AMDGPUUsage.rst:18076
#: ../../../AMDGPUUsage.rst:18665
msgid "atomicrmw"
msgstr ""

#: ../../../AMDGPUUsage.rst:6831 ../../../AMDGPUUsage.rst:8091
#: ../../../AMDGPUUsage.rst:10415 ../../../AMDGPUUsage.rst:12777
#: ../../../AMDGPUUsage.rst:14854 ../../../AMDGPUUsage.rst:16980
msgid "*Same as monotonic atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6832 ../../../AMDGPUUsage.rst:8092
#: ../../../AMDGPUUsage.rst:10416 ../../../AMDGPUUsage.rst:12778
#: ../../../AMDGPUUsage.rst:14855 ../../../AMDGPUUsage.rst:16981
msgid "**Monotonic Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6834 ../../../AMDGPUUsage.rst:6839
#: ../../../AMDGPUUsage.rst:6844 ../../../AMDGPUUsage.rst:6847
#: ../../../AMDGPUUsage.rst:6852 ../../../AMDGPUUsage.rst:6857
#: ../../../AMDGPUUsage.rst:6928 ../../../AMDGPUUsage.rst:7000
#: ../../../AMDGPUUsage.rst:7107 ../../../AMDGPUUsage.rst:7174
#: ../../../AMDGPUUsage.rst:7239 ../../../AMDGPUUsage.rst:7330
#: ../../../AMDGPUUsage.rst:7538 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7868 ../../../AMDGPUUsage.rst:7873
#: ../../../AMDGPUUsage.rst:7878 ../../../AMDGPUUsage.rst:8094
#: ../../../AMDGPUUsage.rst:8102 ../../../AMDGPUUsage.rst:8111
#: ../../../AMDGPUUsage.rst:8117 ../../../AMDGPUUsage.rst:8122
#: ../../../AMDGPUUsage.rst:8128 ../../../AMDGPUUsage.rst:8135
#: ../../../AMDGPUUsage.rst:8338 ../../../AMDGPUUsage.rst:8340
#: ../../../AMDGPUUsage.rst:8543 ../../../AMDGPUUsage.rst:8764
#: ../../../AMDGPUUsage.rst:8766 ../../../AMDGPUUsage.rst:8907
#: ../../../AMDGPUUsage.rst:8909 ../../../AMDGPUUsage.rst:9047
#: ../../../AMDGPUUsage.rst:9227 ../../../AMDGPUUsage.rst:9229
#: ../../../AMDGPUUsage.rst:9683 ../../../AMDGPUUsage.rst:9995
#: ../../../AMDGPUUsage.rst:10188 ../../../AMDGPUUsage.rst:10193
#: ../../../AMDGPUUsage.rst:10198 ../../../AMDGPUUsage.rst:10418
#: ../../../AMDGPUUsage.rst:10422 ../../../AMDGPUUsage.rst:10431
#: ../../../AMDGPUUsage.rst:10439 ../../../AMDGPUUsage.rst:10444
#: ../../../AMDGPUUsage.rst:10450 ../../../AMDGPUUsage.rst:10457
#: ../../../AMDGPUUsage.rst:10645 ../../../AMDGPUUsage.rst:10647
#: ../../../AMDGPUUsage.rst:10844 ../../../AMDGPUUsage.rst:11060
#: ../../../AMDGPUUsage.rst:11063 ../../../AMDGPUUsage.rst:11219
#: ../../../AMDGPUUsage.rst:11221 ../../../AMDGPUUsage.rst:11370
#: ../../../AMDGPUUsage.rst:11560 ../../../AMDGPUUsage.rst:11562
#: ../../../AMDGPUUsage.rst:12031 ../../../AMDGPUUsage.rst:12353
#: ../../../AMDGPUUsage.rst:12546 ../../../AMDGPUUsage.rst:12551
#: ../../../AMDGPUUsage.rst:12556 ../../../AMDGPUUsage.rst:12780
#: ../../../AMDGPUUsage.rst:12788 ../../../AMDGPUUsage.rst:12796
#: ../../../AMDGPUUsage.rst:12801 ../../../AMDGPUUsage.rst:12804
#: ../../../AMDGPUUsage.rst:12809 ../../../AMDGPUUsage.rst:12814
#: ../../../AMDGPUUsage.rst:12963 ../../../AMDGPUUsage.rst:13101
#: ../../../AMDGPUUsage.rst:13282 ../../../AMDGPUUsage.rst:13414
#: ../../../AMDGPUUsage.rst:13542 ../../../AMDGPUUsage.rst:13667
#: ../../../AMDGPUUsage.rst:14022 ../../../AMDGPUUsage.rst:14248
#: ../../../AMDGPUUsage.rst:14559 ../../../AMDGPUUsage.rst:14564
#: ../../../AMDGPUUsage.rst:14569 ../../../AMDGPUUsage.rst:14773
#: ../../../AMDGPUUsage.rst:14857 ../../../AMDGPUUsage.rst:14862
#: ../../../AMDGPUUsage.rst:14865 ../../../AMDGPUUsage.rst:14870
#: ../../../AMDGPUUsage.rst:14873 ../../../AMDGPUUsage.rst:14878
#: ../../../AMDGPUUsage.rst:14883 ../../../AMDGPUUsage.rst:15026
#: ../../../AMDGPUUsage.rst:15189 ../../../AMDGPUUsage.rst:15357
#: ../../../AMDGPUUsage.rst:15495 ../../../AMDGPUUsage.rst:15636
#: ../../../AMDGPUUsage.rst:15764 ../../../AMDGPUUsage.rst:16157
#: ../../../AMDGPUUsage.rst:16382 ../../../AMDGPUUsage.rst:16693
#: ../../../AMDGPUUsage.rst:16698 ../../../AMDGPUUsage.rst:16703
#: ../../../AMDGPUUsage.rst:16983 ../../../AMDGPUUsage.rst:16989
#: ../../../AMDGPUUsage.rst:16992 ../../../AMDGPUUsage.rst:17001
#: ../../../AMDGPUUsage.rst:17004 ../../../AMDGPUUsage.rst:17013
#: ../../../AMDGPUUsage.rst:17018 ../../../AMDGPUUsage.rst:17126
#: ../../../AMDGPUUsage.rst:17269 ../../../AMDGPUUsage.rst:17412
#: ../../../AMDGPUUsage.rst:17554 ../../../AMDGPUUsage.rst:17694
#: ../../../AMDGPUUsage.rst:17812 ../../../AMDGPUUsage.rst:18159
#: ../../../AMDGPUUsage.rst:18360 ../../../AMDGPUUsage.rst:18659
#: ../../../AMDGPUUsage.rst:18665 ../../../AMDGPUUsage.rst:18671
msgid "singlethread"
msgstr ""

#: ../../../AMDGPUUsage.rst:6835 ../../../AMDGPUUsage.rst:6840
#: ../../../AMDGPUUsage.rst:6845 ../../../AMDGPUUsage.rst:6848
#: ../../../AMDGPUUsage.rst:6853 ../../../AMDGPUUsage.rst:6858
#: ../../../AMDGPUUsage.rst:6929 ../../../AMDGPUUsage.rst:7001
#: ../../../AMDGPUUsage.rst:7108 ../../../AMDGPUUsage.rst:7175
#: ../../../AMDGPUUsage.rst:7240 ../../../AMDGPUUsage.rst:7331
#: ../../../AMDGPUUsage.rst:7539 ../../../AMDGPUUsage.rst:7701
#: ../../../AMDGPUUsage.rst:7869 ../../../AMDGPUUsage.rst:7874
#: ../../../AMDGPUUsage.rst:7879 ../../../AMDGPUUsage.rst:8095
#: ../../../AMDGPUUsage.rst:8103 ../../../AMDGPUUsage.rst:8112
#: ../../../AMDGPUUsage.rst:8118 ../../../AMDGPUUsage.rst:8123
#: ../../../AMDGPUUsage.rst:8129 ../../../AMDGPUUsage.rst:8136
#: ../../../AMDGPUUsage.rst:8339 ../../../AMDGPUUsage.rst:8341
#: ../../../AMDGPUUsage.rst:8544 ../../../AMDGPUUsage.rst:8765
#: ../../../AMDGPUUsage.rst:8767 ../../../AMDGPUUsage.rst:8908
#: ../../../AMDGPUUsage.rst:8910 ../../../AMDGPUUsage.rst:9048
#: ../../../AMDGPUUsage.rst:9228 ../../../AMDGPUUsage.rst:9230
#: ../../../AMDGPUUsage.rst:9684 ../../../AMDGPUUsage.rst:9996
#: ../../../AMDGPUUsage.rst:10189 ../../../AMDGPUUsage.rst:10194
#: ../../../AMDGPUUsage.rst:10199 ../../../AMDGPUUsage.rst:10419
#: ../../../AMDGPUUsage.rst:10423 ../../../AMDGPUUsage.rst:10432
#: ../../../AMDGPUUsage.rst:10440 ../../../AMDGPUUsage.rst:10445
#: ../../../AMDGPUUsage.rst:10451 ../../../AMDGPUUsage.rst:10458
#: ../../../AMDGPUUsage.rst:10646 ../../../AMDGPUUsage.rst:10648
#: ../../../AMDGPUUsage.rst:10845 ../../../AMDGPUUsage.rst:11061
#: ../../../AMDGPUUsage.rst:11064 ../../../AMDGPUUsage.rst:11220
#: ../../../AMDGPUUsage.rst:11222 ../../../AMDGPUUsage.rst:11371
#: ../../../AMDGPUUsage.rst:11561 ../../../AMDGPUUsage.rst:11563
#: ../../../AMDGPUUsage.rst:12032 ../../../AMDGPUUsage.rst:12354
#: ../../../AMDGPUUsage.rst:12547 ../../../AMDGPUUsage.rst:12552
#: ../../../AMDGPUUsage.rst:12557 ../../../AMDGPUUsage.rst:12781
#: ../../../AMDGPUUsage.rst:12789 ../../../AMDGPUUsage.rst:12797
#: ../../../AMDGPUUsage.rst:12802 ../../../AMDGPUUsage.rst:12805
#: ../../../AMDGPUUsage.rst:12810 ../../../AMDGPUUsage.rst:12815
#: ../../../AMDGPUUsage.rst:12964 ../../../AMDGPUUsage.rst:13102
#: ../../../AMDGPUUsage.rst:13283 ../../../AMDGPUUsage.rst:13415
#: ../../../AMDGPUUsage.rst:13543 ../../../AMDGPUUsage.rst:13668
#: ../../../AMDGPUUsage.rst:14023 ../../../AMDGPUUsage.rst:14249
#: ../../../AMDGPUUsage.rst:14560 ../../../AMDGPUUsage.rst:14565
#: ../../../AMDGPUUsage.rst:14570 ../../../AMDGPUUsage.rst:14772
#: ../../../AMDGPUUsage.rst:14858 ../../../AMDGPUUsage.rst:14863
#: ../../../AMDGPUUsage.rst:14866 ../../../AMDGPUUsage.rst:14871
#: ../../../AMDGPUUsage.rst:14874 ../../../AMDGPUUsage.rst:14879
#: ../../../AMDGPUUsage.rst:14884 ../../../AMDGPUUsage.rst:15027
#: ../../../AMDGPUUsage.rst:15190 ../../../AMDGPUUsage.rst:15358
#: ../../../AMDGPUUsage.rst:15496 ../../../AMDGPUUsage.rst:15637
#: ../../../AMDGPUUsage.rst:15765 ../../../AMDGPUUsage.rst:16158
#: ../../../AMDGPUUsage.rst:16383 ../../../AMDGPUUsage.rst:16694
#: ../../../AMDGPUUsage.rst:16699 ../../../AMDGPUUsage.rst:16704
#: ../../../AMDGPUUsage.rst:16984 ../../../AMDGPUUsage.rst:16990
#: ../../../AMDGPUUsage.rst:16993 ../../../AMDGPUUsage.rst:17002
#: ../../../AMDGPUUsage.rst:17005 ../../../AMDGPUUsage.rst:17014
#: ../../../AMDGPUUsage.rst:17019 ../../../AMDGPUUsage.rst:17127
#: ../../../AMDGPUUsage.rst:17270 ../../../AMDGPUUsage.rst:17413
#: ../../../AMDGPUUsage.rst:17555 ../../../AMDGPUUsage.rst:17695
#: ../../../AMDGPUUsage.rst:17813 ../../../AMDGPUUsage.rst:18160
#: ../../../AMDGPUUsage.rst:18361 ../../../AMDGPUUsage.rst:18660
#: ../../../AMDGPUUsage.rst:18666 ../../../AMDGPUUsage.rst:18672
msgid "wavefront"
msgstr ""

#: ../../../AMDGPUUsage.rst:6836 ../../../AMDGPUUsage.rst:6841
#: ../../../AMDGPUUsage.rst:6846 ../../../AMDGPUUsage.rst:6849
#: ../../../AMDGPUUsage.rst:6854 ../../../AMDGPUUsage.rst:6860
#: ../../../AMDGPUUsage.rst:6861 ../../../AMDGPUUsage.rst:6931
#: ../../../AMDGPUUsage.rst:6932 ../../../AMDGPUUsage.rst:7002
#: ../../../AMDGPUUsage.rst:7110 ../../../AMDGPUUsage.rst:7131
#: ../../../AMDGPUUsage.rst:7177 ../../../AMDGPUUsage.rst:7198
#: ../../../AMDGPUUsage.rst:7241 ../../../AMDGPUUsage.rst:7333
#: ../../../AMDGPUUsage.rst:7355 ../../../AMDGPUUsage.rst:7372
#: ../../../AMDGPUUsage.rst:7540 ../../../AMDGPUUsage.rst:7705
#: ../../../AMDGPUUsage.rst:7771 ../../../AMDGPUUsage.rst:7870
#: ../../../AMDGPUUsage.rst:7875 ../../../AMDGPUUsage.rst:7880
#: ../../../AMDGPUUsage.rst:8096 ../../../AMDGPUUsage.rst:8104
#: ../../../AMDGPUUsage.rst:8113 ../../../AMDGPUUsage.rst:8119
#: ../../../AMDGPUUsage.rst:8124 ../../../AMDGPUUsage.rst:8130
#: ../../../AMDGPUUsage.rst:8138 ../../../AMDGPUUsage.rst:8165
#: ../../../AMDGPUUsage.rst:8186 ../../../AMDGPUUsage.rst:8345
#: ../../../AMDGPUUsage.rst:8371 ../../../AMDGPUUsage.rst:8392
#: ../../../AMDGPUUsage.rst:8545 ../../../AMDGPUUsage.rst:8771
#: ../../../AMDGPUUsage.rst:8803 ../../../AMDGPUUsage.rst:8914
#: ../../../AMDGPUUsage.rst:8947 ../../../AMDGPUUsage.rst:9049
#: ../../../AMDGPUUsage.rst:9234 ../../../AMDGPUUsage.rst:9296
#: ../../../AMDGPUUsage.rst:9317 ../../../AMDGPUUsage.rst:9685
#: ../../../AMDGPUUsage.rst:10000 ../../../AMDGPUUsage.rst:10085
#: ../../../AMDGPUUsage.rst:10190 ../../../AMDGPUUsage.rst:10195
#: ../../../AMDGPUUsage.rst:10200 ../../../AMDGPUUsage.rst:10420
#: ../../../AMDGPUUsage.rst:10424 ../../../AMDGPUUsage.rst:10433
#: ../../../AMDGPUUsage.rst:10441 ../../../AMDGPUUsage.rst:10446
#: ../../../AMDGPUUsage.rst:10452 ../../../AMDGPUUsage.rst:10460
#: ../../../AMDGPUUsage.rst:10483 ../../../AMDGPUUsage.rst:10504
#: ../../../AMDGPUUsage.rst:10652 ../../../AMDGPUUsage.rst:10678
#: ../../../AMDGPUUsage.rst:10699 ../../../AMDGPUUsage.rst:10846
#: ../../../AMDGPUUsage.rst:11068 ../../../AMDGPUUsage.rst:11102
#: ../../../AMDGPUUsage.rst:11226 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11372 ../../../AMDGPUUsage.rst:11567
#: ../../../AMDGPUUsage.rst:11629 ../../../AMDGPUUsage.rst:11650
#: ../../../AMDGPUUsage.rst:12033 ../../../AMDGPUUsage.rst:12358
#: ../../../AMDGPUUsage.rst:12443 ../../../AMDGPUUsage.rst:12548
#: ../../../AMDGPUUsage.rst:12553 ../../../AMDGPUUsage.rst:12558
#: ../../../AMDGPUUsage.rst:12782 ../../../AMDGPUUsage.rst:12790
#: ../../../AMDGPUUsage.rst:12798 ../../../AMDGPUUsage.rst:12803
#: ../../../AMDGPUUsage.rst:12806 ../../../AMDGPUUsage.rst:12811
#: ../../../AMDGPUUsage.rst:12817 ../../../AMDGPUUsage.rst:12843
#: ../../../AMDGPUUsage.rst:12870 ../../../AMDGPUUsage.rst:12966
#: ../../../AMDGPUUsage.rst:12991 ../../../AMDGPUUsage.rst:13013
#: ../../../AMDGPUUsage.rst:13103 ../../../AMDGPUUsage.rst:13285
#: ../../../AMDGPUUsage.rst:13331 ../../../AMDGPUUsage.rst:13417
#: ../../../AMDGPUUsage.rst:13462 ../../../AMDGPUUsage.rst:13544
#: ../../../AMDGPUUsage.rst:13670 ../../../AMDGPUUsage.rst:13746
#: ../../../AMDGPUUsage.rst:13804 ../../../AMDGPUUsage.rst:14024
#: ../../../AMDGPUUsage.rst:14253 ../../../AMDGPUUsage.rst:14360
#: ../../../AMDGPUUsage.rst:14561 ../../../AMDGPUUsage.rst:14566
#: ../../../AMDGPUUsage.rst:14571 ../../../AMDGPUUsage.rst:14771
#: ../../../AMDGPUUsage.rst:14859 ../../../AMDGPUUsage.rst:14864
#: ../../../AMDGPUUsage.rst:14867 ../../../AMDGPUUsage.rst:14872
#: ../../../AMDGPUUsage.rst:14875 ../../../AMDGPUUsage.rst:14880
#: ../../../AMDGPUUsage.rst:14886 ../../../AMDGPUUsage.rst:14911
#: ../../../AMDGPUUsage.rst:14937 ../../../AMDGPUUsage.rst:15029
#: ../../../AMDGPUUsage.rst:15059 ../../../AMDGPUUsage.rst:15083
#: ../../../AMDGPUUsage.rst:15191 ../../../AMDGPUUsage.rst:15360
#: ../../../AMDGPUUsage.rst:15405 ../../../AMDGPUUsage.rst:15498
#: ../../../AMDGPUUsage.rst:15547 ../../../AMDGPUUsage.rst:15638
#: ../../../AMDGPUUsage.rst:15767 ../../../AMDGPUUsage.rst:15847
#: ../../../AMDGPUUsage.rst:15908 ../../../AMDGPUUsage.rst:16159
#: ../../../AMDGPUUsage.rst:16387 ../../../AMDGPUUsage.rst:16493
#: ../../../AMDGPUUsage.rst:16695 ../../../AMDGPUUsage.rst:16700
#: ../../../AMDGPUUsage.rst:16705 ../../../AMDGPUUsage.rst:16985
#: ../../../AMDGPUUsage.rst:16991 ../../../AMDGPUUsage.rst:16994
#: ../../../AMDGPUUsage.rst:17003 ../../../AMDGPUUsage.rst:17006
#: ../../../AMDGPUUsage.rst:17015 ../../../AMDGPUUsage.rst:17021
#: ../../../AMDGPUUsage.rst:17034 ../../../AMDGPUUsage.rst:17050
#: ../../../AMDGPUUsage.rst:17133 ../../../AMDGPUUsage.rst:17155
#: ../../../AMDGPUUsage.rst:17167 ../../../AMDGPUUsage.rst:17271
#: ../../../AMDGPUUsage.rst:17419 ../../../AMDGPUUsage.rst:17467
#: ../../../AMDGPUUsage.rst:17560 ../../../AMDGPUUsage.rst:17608
#: ../../../AMDGPUUsage.rst:17696 ../../../AMDGPUUsage.rst:17818
#: ../../../AMDGPUUsage.rst:17887 ../../../AMDGPUUsage.rst:17931
#: ../../../AMDGPUUsage.rst:18161 ../../../AMDGPUUsage.rst:18365
#: ../../../AMDGPUUsage.rst:18467 ../../../AMDGPUUsage.rst:18661
#: ../../../AMDGPUUsage.rst:18667 ../../../AMDGPUUsage.rst:18673
msgid "workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:6834 ../../../AMDGPUUsage.rst:6857
#: ../../../AMDGPUUsage.rst:8135 ../../../AMDGPUUsage.rst:10457
#: ../../../AMDGPUUsage.rst:12814 ../../../AMDGPUUsage.rst:14883
#: ../../../AMDGPUUsage.rst:17018
msgid "buffer/global/ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6837 ../../../AMDGPUUsage.rst:6842
#: ../../../AMDGPUUsage.rst:6850 ../../../AMDGPUUsage.rst:6878
#: ../../../AMDGPUUsage.rst:6902 ../../../AMDGPUUsage.rst:6949
#: ../../../AMDGPUUsage.rst:6973 ../../../AMDGPUUsage.rst:7034
#: ../../../AMDGPUUsage.rst:7132 ../../../AMDGPUUsage.rst:7199
#: ../../../AMDGPUUsage.rst:7273 ../../../AMDGPUUsage.rst:7409
#: ../../../AMDGPUUsage.rst:7472 ../../../AMDGPUUsage.rst:7609
#: ../../../AMDGPUUsage.rst:7777 ../../../AMDGPUUsage.rst:7871
#: ../../../AMDGPUUsage.rst:7876 ../../../AMDGPUUsage.rst:7881
#: ../../../AMDGPUUsage.rst:8107 ../../../AMDGPUUsage.rst:8114
#: ../../../AMDGPUUsage.rst:8125 ../../../AMDGPUUsage.rst:8221
#: ../../../AMDGPUUsage.rst:8275 ../../../AMDGPUUsage.rst:8424
#: ../../../AMDGPUUsage.rst:8478 ../../../AMDGPUUsage.rst:8611
#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:8952
#: ../../../AMDGPUUsage.rst:9098 ../../../AMDGPUUsage.rst:9381
#: ../../../AMDGPUUsage.rst:9527 ../../../AMDGPUUsage.rst:9795
#: ../../../AMDGPUUsage.rst:10095 ../../../AMDGPUUsage.rst:10191
#: ../../../AMDGPUUsage.rst:10196 ../../../AMDGPUUsage.rst:10201
#: ../../../AMDGPUUsage.rst:10427 ../../../AMDGPUUsage.rst:10435
#: ../../../AMDGPUUsage.rst:10447 ../../../AMDGPUUsage.rst:10535
#: ../../../AMDGPUUsage.rst:10586 ../../../AMDGPUUsage.rst:10731
#: ../../../AMDGPUUsage.rst:10783 ../../../AMDGPUUsage.rst:10912
#: ../../../AMDGPUUsage.rst:11107 ../../../AMDGPUUsage.rst:11264
#: ../../../AMDGPUUsage.rst:11421 ../../../AMDGPUUsage.rst:11714
#: ../../../AMDGPUUsage.rst:11868 ../../../AMDGPUUsage.rst:12143
#: ../../../AMDGPUUsage.rst:12453 ../../../AMDGPUUsage.rst:12549
#: ../../../AMDGPUUsage.rst:12554 ../../../AMDGPUUsage.rst:12559
#: ../../../AMDGPUUsage.rst:12791 ../../../AMDGPUUsage.rst:12799
#: ../../../AMDGPUUsage.rst:12807 ../../../AMDGPUUsage.rst:12905
#: ../../../AMDGPUUsage.rst:12933 ../../../AMDGPUUsage.rst:13042
#: ../../../AMDGPUUsage.rst:13070 ../../../AMDGPUUsage.rst:13191
#: ../../../AMDGPUUsage.rst:13366 ../../../AMDGPUUsage.rst:13497
#: ../../../AMDGPUUsage.rst:13605 ../../../AMDGPUUsage.rst:13875
#: ../../../AMDGPUUsage.rst:13947 ../../../AMDGPUUsage.rst:14146
#: ../../../AMDGPUUsage.rst:14452 ../../../AMDGPUUsage.rst:14562
#: ../../../AMDGPUUsage.rst:14567 ../../../AMDGPUUsage.rst:14572
#: ../../../AMDGPUUsage.rst:14770 ../../../AMDGPUUsage.rst:14860
#: ../../../AMDGPUUsage.rst:14868 ../../../AMDGPUUsage.rst:14876
#: ../../../AMDGPUUsage.rst:14970 ../../../AMDGPUUsage.rst:14997
#: ../../../AMDGPUUsage.rst:15121 ../../../AMDGPUUsage.rst:15153
#: ../../../AMDGPUUsage.rst:15275 ../../../AMDGPUUsage.rst:15442
#: ../../../AMDGPUUsage.rst:15584 ../../../AMDGPUUsage.rst:15696
#: ../../../AMDGPUUsage.rst:15987 ../../../AMDGPUUsage.rst:16070
#: ../../../AMDGPUUsage.rst:16275 ../../../AMDGPUUsage.rst:16585
#: ../../../AMDGPUUsage.rst:16696 ../../../AMDGPUUsage.rst:16701
#: ../../../AMDGPUUsage.rst:16706 ../../../AMDGPUUsage.rst:16987
#: ../../../AMDGPUUsage.rst:16996 ../../../AMDGPUUsage.rst:17008
#: ../../../AMDGPUUsage.rst:17071 ../../../AMDGPUUsage.rst:17098
#: ../../../AMDGPUUsage.rst:17193 ../../../AMDGPUUsage.rst:17230
#: ../../../AMDGPUUsage.rst:17337 ../../../AMDGPUUsage.rst:17500
#: ../../../AMDGPUUsage.rst:17641 ../../../AMDGPUUsage.rst:17750
#: ../../../AMDGPUUsage.rst:17997 ../../../AMDGPUUsage.rst:18076
#: ../../../AMDGPUUsage.rst:18261 ../../../AMDGPUUsage.rst:18556
#: ../../../AMDGPUUsage.rst:18663 ../../../AMDGPUUsage.rst:18669
#: ../../../AMDGPUUsage.rst:18675
msgid "agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:6838 ../../../AMDGPUUsage.rst:6843
#: ../../../AMDGPUUsage.rst:6851 ../../../AMDGPUUsage.rst:6879
#: ../../../AMDGPUUsage.rst:6903 ../../../AMDGPUUsage.rst:6950
#: ../../../AMDGPUUsage.rst:6974 ../../../AMDGPUUsage.rst:7035
#: ../../../AMDGPUUsage.rst:7133 ../../../AMDGPUUsage.rst:7200
#: ../../../AMDGPUUsage.rst:7274 ../../../AMDGPUUsage.rst:7410
#: ../../../AMDGPUUsage.rst:7473 ../../../AMDGPUUsage.rst:7610
#: ../../../AMDGPUUsage.rst:7778 ../../../AMDGPUUsage.rst:7872
#: ../../../AMDGPUUsage.rst:7877 ../../../AMDGPUUsage.rst:7882
#: ../../../AMDGPUUsage.rst:8109 ../../../AMDGPUUsage.rst:8115
#: ../../../AMDGPUUsage.rst:8126 ../../../AMDGPUUsage.rst:8245
#: ../../../AMDGPUUsage.rst:8303 ../../../AMDGPUUsage.rst:8448
#: ../../../AMDGPUUsage.rst:8507 ../../../AMDGPUUsage.rst:8684
#: ../../../AMDGPUUsage.rst:8852 ../../../AMDGPUUsage.rst:8994
#: ../../../AMDGPUUsage.rst:9155 ../../../AMDGPUUsage.rst:9446
#: ../../../AMDGPUUsage.rst:9597 ../../../AMDGPUUsage.rst:9886
#: ../../../AMDGPUUsage.rst:10096 ../../../AMDGPUUsage.rst:10192
#: ../../../AMDGPUUsage.rst:10197 ../../../AMDGPUUsage.rst:10202
#: ../../../AMDGPUUsage.rst:10429 ../../../AMDGPUUsage.rst:10437
#: ../../../AMDGPUUsage.rst:10448 ../../../AMDGPUUsage.rst:10559
#: ../../../AMDGPUUsage.rst:10614 ../../../AMDGPUUsage.rst:10755
#: ../../../AMDGPUUsage.rst:10812 ../../../AMDGPUUsage.rst:10985
#: ../../../AMDGPUUsage.rst:11163 ../../../AMDGPUUsage.rst:11316
#: ../../../AMDGPUUsage.rst:11491 ../../../AMDGPUUsage.rst:11789
#: ../../../AMDGPUUsage.rst:11948 ../../../AMDGPUUsage.rst:12247
#: ../../../AMDGPUUsage.rst:12454 ../../../AMDGPUUsage.rst:12550
#: ../../../AMDGPUUsage.rst:12555 ../../../AMDGPUUsage.rst:12560
#: ../../../AMDGPUUsage.rst:12792 ../../../AMDGPUUsage.rst:12800
#: ../../../AMDGPUUsage.rst:12808 ../../../AMDGPUUsage.rst:12906
#: ../../../AMDGPUUsage.rst:12934 ../../../AMDGPUUsage.rst:13043
#: ../../../AMDGPUUsage.rst:13071 ../../../AMDGPUUsage.rst:13192
#: ../../../AMDGPUUsage.rst:13367 ../../../AMDGPUUsage.rst:13498
#: ../../../AMDGPUUsage.rst:13606 ../../../AMDGPUUsage.rst:13876
#: ../../../AMDGPUUsage.rst:13948 ../../../AMDGPUUsage.rst:14147
#: ../../../AMDGPUUsage.rst:14453 ../../../AMDGPUUsage.rst:14563
#: ../../../AMDGPUUsage.rst:14568 ../../../AMDGPUUsage.rst:14573
#: ../../../AMDGPUUsage.rst:14769 ../../../AMDGPUUsage.rst:14861
#: ../../../AMDGPUUsage.rst:14869 ../../../AMDGPUUsage.rst:14877
#: ../../../AMDGPUUsage.rst:14971 ../../../AMDGPUUsage.rst:14998
#: ../../../AMDGPUUsage.rst:15122 ../../../AMDGPUUsage.rst:15154
#: ../../../AMDGPUUsage.rst:15443 ../../../AMDGPUUsage.rst:15585
#: ../../../AMDGPUUsage.rst:15697 ../../../AMDGPUUsage.rst:15988
#: ../../../AMDGPUUsage.rst:16071 ../../../AMDGPUUsage.rst:16276
#: ../../../AMDGPUUsage.rst:16586 ../../../AMDGPUUsage.rst:16697
#: ../../../AMDGPUUsage.rst:16702 ../../../AMDGPUUsage.rst:16707
#: ../../../AMDGPUUsage.rst:16988 ../../../AMDGPUUsage.rst:16997
#: ../../../AMDGPUUsage.rst:17009 ../../../AMDGPUUsage.rst:17072
#: ../../../AMDGPUUsage.rst:17099 ../../../AMDGPUUsage.rst:17194
#: ../../../AMDGPUUsage.rst:17231 ../../../AMDGPUUsage.rst:17338
#: ../../../AMDGPUUsage.rst:17501 ../../../AMDGPUUsage.rst:17642
#: ../../../AMDGPUUsage.rst:17751 ../../../AMDGPUUsage.rst:17998
#: ../../../AMDGPUUsage.rst:18077 ../../../AMDGPUUsage.rst:18262
#: ../../../AMDGPUUsage.rst:18557 ../../../AMDGPUUsage.rst:18664
#: ../../../AMDGPUUsage.rst:18670 ../../../AMDGPUUsage.rst:18676
msgid "system"
msgstr ""

#: ../../../AMDGPUUsage.rst:6847 ../../../AMDGPUUsage.rst:7197
#: ../../../AMDGPUUsage.rst:7238 ../../../AMDGPUUsage.rst:8122
#: ../../../AMDGPUUsage.rst:8126 ../../../AMDGPUUsage.rst:8338
#: ../../../AMDGPUUsage.rst:8907 ../../../AMDGPUUsage.rst:8946
#: ../../../AMDGPUUsage.rst:8993 ../../../AMDGPUUsage.rst:9046
#: ../../../AMDGPUUsage.rst:9227 ../../../AMDGPUUsage.rst:10444
#: ../../../AMDGPUUsage.rst:10645 ../../../AMDGPUUsage.rst:11219
#: ../../../AMDGPUUsage.rst:11560 ../../../AMDGPUUsage.rst:12804
#: ../../../AMDGPUUsage.rst:13461 ../../../AMDGPUUsage.rst:13541
#: ../../../AMDGPUUsage.rst:14873 ../../../AMDGPUUsage.rst:15543
#: ../../../AMDGPUUsage.rst:15632 ../../../AMDGPUUsage.rst:17009
#: ../../../AMDGPUUsage.rst:17604 ../../../AMDGPUUsage.rst:17690
msgid "buffer/global/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6852 ../../../AMDGPUUsage.rst:7198
#: ../../../AMDGPUUsage.rst:7355 ../../../AMDGPUUsage.rst:8132
#: ../../../AMDGPUUsage.rst:8344 ../../../AMDGPUUsage.rst:8375
#: ../../../AMDGPUUsage.rst:8913 ../../../AMDGPUUsage.rst:8951
#: ../../../AMDGPUUsage.rst:9233 ../../../AMDGPUUsage.rst:9300
#: ../../../AMDGPUUsage.rst:10454 ../../../AMDGPUUsage.rst:10651
#: ../../../AMDGPUUsage.rst:10682 ../../../AMDGPUUsage.rst:11225
#: ../../../AMDGPUUsage.rst:11263 ../../../AMDGPUUsage.rst:11566
#: ../../../AMDGPUUsage.rst:11633 ../../../AMDGPUUsage.rst:12809
#: ../../../AMDGPUUsage.rst:12991 ../../../AMDGPUUsage.rst:13496
#: ../../../AMDGPUUsage.rst:13780 ../../../AMDGPUUsage.rst:14878
#: ../../../AMDGPUUsage.rst:15059 ../../../AMDGPUUsage.rst:15583
#: ../../../AMDGPUUsage.rst:15884 ../../../AMDGPUUsage.rst:17013
#: ../../../AMDGPUUsage.rst:17155 ../../../AMDGPUUsage.rst:17640
#: ../../../AMDGPUUsage.rst:17920
msgid "ds_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6855 ../../../AMDGPUUsage.rst:8133
#: ../../../AMDGPUUsage.rst:10455 ../../../AMDGPUUsage.rst:12812
#: ../../../AMDGPUUsage.rst:14881 ../../../AMDGPUUsage.rst:17016
msgid "**Acquire Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6860 ../../../AMDGPUUsage.rst:14970
#: ../../../AMDGPUUsage.rst:17021 ../../../AMDGPUUsage.rst:17070
msgid "buffer/global_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6861
msgid "ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6862 ../../../AMDGPUUsage.rst:6933
#: ../../../AMDGPUUsage.rst:7002 ../../../AMDGPUUsage.rst:7110
#: ../../../AMDGPUUsage.rst:7177 ../../../AMDGPUUsage.rst:7241
#: ../../../AMDGPUUsage.rst:7333 ../../../AMDGPUUsage.rst:7356
#: ../../../AMDGPUUsage.rst:7372 ../../../AMDGPUUsage.rst:7393
#: ../../../AMDGPUUsage.rst:7540 ../../../AMDGPUUsage.rst:7705
#: ../../../AMDGPUUsage.rst:8170 ../../../AMDGPUUsage.rst:8376
#: ../../../AMDGPUUsage.rst:9301 ../../../AMDGPUUsage.rst:10488
#: ../../../AMDGPUUsage.rst:10683 ../../../AMDGPUUsage.rst:11634
#: ../../../AMDGPUUsage.rst:12844 ../../../AMDGPUUsage.rst:12992
#: ../../../AMDGPUUsage.rst:13781
msgid "s_waitcnt lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6864 ../../../AMDGPUUsage.rst:6935
#: ../../../AMDGPUUsage.rst:7112 ../../../AMDGPUUsage.rst:7179
#: ../../../AMDGPUUsage.rst:7335 ../../../AMDGPUUsage.rst:7358
#: ../../../AMDGPUUsage.rst:7374 ../../../AMDGPUUsage.rst:7395
#: ../../../AMDGPUUsage.rst:8172 ../../../AMDGPUUsage.rst:8378
#: ../../../AMDGPUUsage.rst:9303 ../../../AMDGPUUsage.rst:10490
#: ../../../AMDGPUUsage.rst:10685 ../../../AMDGPUUsage.rst:11636
#: ../../../AMDGPUUsage.rst:12846 ../../../AMDGPUUsage.rst:12864
#: ../../../AMDGPUUsage.rst:12994 ../../../AMDGPUUsage.rst:13333
#: ../../../AMDGPUUsage.rst:13464 ../../../AMDGPUUsage.rst:13748
#: ../../../AMDGPUUsage.rst:13783 ../../../AMDGPUUsage.rst:14914
#: ../../../AMDGPUUsage.rst:15062 ../../../AMDGPUUsage.rst:15411
#: ../../../AMDGPUUsage.rst:15853 ../../../AMDGPUUsage.rst:15887
#: ../../../AMDGPUUsage.rst:17037 ../../../AMDGPUUsage.rst:17158
#: ../../../AMDGPUUsage.rst:17471 ../../../AMDGPUUsage.rst:17891
#: ../../../AMDGPUUsage.rst:17923
msgid "If OpenCL, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6865 ../../../AMDGPUUsage.rst:6936
#: ../../../AMDGPUUsage.rst:7021 ../../../AMDGPUUsage.rst:7095
#: ../../../AMDGPUUsage.rst:7359 ../../../AMDGPUUsage.rst:7396
#: ../../../AMDGPUUsage.rst:7560 ../../../AMDGPUUsage.rst:7684
#: ../../../AMDGPUUsage.rst:8154 ../../../AMDGPUUsage.rst:8173
#: ../../../AMDGPUUsage.rst:8379 ../../../AMDGPUUsage.rst:8674
#: ../../../AMDGPUUsage.rst:8748 ../../../AMDGPUUsage.rst:9304
#: ../../../AMDGPUUsage.rst:9722 ../../../AMDGPUUsage.rst:9872
#: ../../../AMDGPUUsage.rst:9977 ../../../AMDGPUUsage.rst:10472
#: ../../../AMDGPUUsage.rst:10491 ../../../AMDGPUUsage.rst:10686
#: ../../../AMDGPUUsage.rst:10975 ../../../AMDGPUUsage.rst:11048
#: ../../../AMDGPUUsage.rst:11637 ../../../AMDGPUUsage.rst:12070
#: ../../../AMDGPUUsage.rst:12233 ../../../AMDGPUUsage.rst:12337
#: ../../../AMDGPUUsage.rst:13270 ../../../AMDGPUUsage.rst:14073
#: ../../../AMDGPUUsage.rst:14232 ../../../AMDGPUUsage.rst:16202
#: ../../../AMDGPUUsage.rst:16366 ../../../AMDGPUUsage.rst:17027
#: ../../../AMDGPUUsage.rst:17038 ../../../AMDGPUUsage.rst:17058
#: ../../../AMDGPUUsage.rst:17149 ../../../AMDGPUUsage.rst:18200
#: ../../../AMDGPUUsage.rst:18344
msgid ""
"Must happen before any following global/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6871 ../../../AMDGPUUsage.rst:7402
#: ../../../AMDGPUUsage.rst:8205 ../../../AMDGPUUsage.rst:9365
#: ../../../AMDGPUUsage.rst:10519 ../../../AMDGPUUsage.rst:11698
#: ../../../AMDGPUUsage.rst:12889 ../../../AMDGPUUsage.rst:14954
#: ../../../AMDGPUUsage.rst:17063
msgid ""
"Ensures any following global data read is no older than a local load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6878 ../../../AMDGPUUsage.rst:8138
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:12817
msgid "buffer/global_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6882 ../../../AMDGPUUsage.rst:6908
#: ../../../AMDGPUUsage.rst:6952 ../../../AMDGPUUsage.rst:6979
#: ../../../AMDGPUUsage.rst:7451 ../../../AMDGPUUsage.rst:7517
#: ../../../AMDGPUUsage.rst:8225 ../../../AMDGPUUsage.rst:8283
#: ../../../AMDGPUUsage.rst:8427 ../../../AMDGPUUsage.rst:8486
#: ../../../AMDGPUUsage.rst:9425 ../../../AMDGPUUsage.rst:9576
msgid "Must happen before following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:6885 ../../../AMDGPUUsage.rst:8228
#: ../../../AMDGPUUsage.rst:8252 ../../../AMDGPUUsage.rst:10542
#: ../../../AMDGPUUsage.rst:10566
msgid "Ensures the load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6890 ../../../AMDGPUUsage.rst:6916
#: ../../../AMDGPUUsage.rst:6961 ../../../AMDGPUUsage.rst:6988
#: ../../../AMDGPUUsage.rst:7093 ../../../AMDGPUUsage.rst:7460
#: ../../../AMDGPUUsage.rst:7526 ../../../AMDGPUUsage.rst:7682
#: ../../../AMDGPUUsage.rst:8150 ../../../AMDGPUUsage.rst:8212
#: ../../../AMDGPUUsage.rst:8233 ../../../AMDGPUUsage.rst:8291
#: ../../../AMDGPUUsage.rst:8357 ../../../AMDGPUUsage.rst:8415
#: ../../../AMDGPUUsage.rst:8436 ../../../AMDGPUUsage.rst:8495
#: ../../../AMDGPUUsage.rst:8602 ../../../AMDGPUUsage.rst:8672
#: ../../../AMDGPUUsage.rst:9287 ../../../AMDGPUUsage.rst:9372
#: ../../../AMDGPUUsage.rst:9434 ../../../AMDGPUUsage.rst:9585
#: ../../../AMDGPUUsage.rst:9786 ../../../AMDGPUUsage.rst:9870
msgid "buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:6892 ../../../AMDGPUUsage.rst:6918
#: ../../../AMDGPUUsage.rst:6963 ../../../AMDGPUUsage.rst:6990
#: ../../../AMDGPUUsage.rst:7462 ../../../AMDGPUUsage.rst:7528
#: ../../../AMDGPUUsage.rst:8235 ../../../AMDGPUUsage.rst:8260
#: ../../../AMDGPUUsage.rst:8293 ../../../AMDGPUUsage.rst:8323
#: ../../../AMDGPUUsage.rst:8361 ../../../AMDGPUUsage.rst:8438
#: ../../../AMDGPUUsage.rst:8463 ../../../AMDGPUUsage.rst:8497
#: ../../../AMDGPUUsage.rst:8528 ../../../AMDGPUUsage.rst:9436
#: ../../../AMDGPUUsage.rst:9512 ../../../AMDGPUUsage.rst:9587
#: ../../../AMDGPUUsage.rst:9668 ../../../AMDGPUUsage.rst:10549
#: ../../../AMDGPUUsage.rst:10573 ../../../AMDGPUUsage.rst:10604
#: ../../../AMDGPUUsage.rst:10632 ../../../AMDGPUUsage.rst:10668
#: ../../../AMDGPUUsage.rst:10745 ../../../AMDGPUUsage.rst:10770
#: ../../../AMDGPUUsage.rst:10802 ../../../AMDGPUUsage.rst:10831
#: ../../../AMDGPUUsage.rst:11779 ../../../AMDGPUUsage.rst:11855
#: ../../../AMDGPUUsage.rst:11938 ../../../AMDGPUUsage.rst:12018
#: ../../../AMDGPUUsage.rst:12923 ../../../AMDGPUUsage.rst:12953
#: ../../../AMDGPUUsage.rst:13060 ../../../AMDGPUUsage.rst:13091
#: ../../../AMDGPUUsage.rst:13937 ../../../AMDGPUUsage.rst:14012
#: ../../../AMDGPUUsage.rst:14987 ../../../AMDGPUUsage.rst:15016
#: ../../../AMDGPUUsage.rst:15143 ../../../AMDGPUUsage.rst:15179
#: ../../../AMDGPUUsage.rst:16060 ../../../AMDGPUUsage.rst:16147
#: ../../../AMDGPUUsage.rst:17087 ../../../AMDGPUUsage.rst:17116
#: ../../../AMDGPUUsage.rst:17219 ../../../AMDGPUUsage.rst:17259
#: ../../../AMDGPUUsage.rst:18066 ../../../AMDGPUUsage.rst:18149
msgid ""
"Must happen before any following global/generic load/load atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6897 ../../../AMDGPUUsage.rst:6923
#: ../../../AMDGPUUsage.rst:6968 ../../../AMDGPUUsage.rst:6995
#: ../../../AMDGPUUsage.rst:7100 ../../../AMDGPUUsage.rst:7467
#: ../../../AMDGPUUsage.rst:7533 ../../../AMDGPUUsage.rst:8240
#: ../../../AMDGPUUsage.rst:8298 ../../../AMDGPUUsage.rst:8366
#: ../../../AMDGPUUsage.rst:8443 ../../../AMDGPUUsage.rst:8502
#: ../../../AMDGPUUsage.rst:8679 ../../../AMDGPUUsage.rst:9441
#: ../../../AMDGPUUsage.rst:9592 ../../../AMDGPUUsage.rst:10554
#: ../../../AMDGPUUsage.rst:10609 ../../../AMDGPUUsage.rst:10673
#: ../../../AMDGPUUsage.rst:10750 ../../../AMDGPUUsage.rst:10807
#: ../../../AMDGPUUsage.rst:10980 ../../../AMDGPUUsage.rst:11053
#: ../../../AMDGPUUsage.rst:11784 ../../../AMDGPUUsage.rst:11943
#: ../../../AMDGPUUsage.rst:12928 ../../../AMDGPUUsage.rst:12958
#: ../../../AMDGPUUsage.rst:13065 ../../../AMDGPUUsage.rst:13096
#: ../../../AMDGPUUsage.rst:13275 ../../../AMDGPUUsage.rst:13942
#: ../../../AMDGPUUsage.rst:14017 ../../../AMDGPUUsage.rst:14992
#: ../../../AMDGPUUsage.rst:15021 ../../../AMDGPUUsage.rst:15148
#: ../../../AMDGPUUsage.rst:15184 ../../../AMDGPUUsage.rst:16065
#: ../../../AMDGPUUsage.rst:16152 ../../../AMDGPUUsage.rst:17092
#: ../../../AMDGPUUsage.rst:17121 ../../../AMDGPUUsage.rst:17224
#: ../../../AMDGPUUsage.rst:17264 ../../../AMDGPUUsage.rst:18071
#: ../../../AMDGPUUsage.rst:18154
msgid "Ensures that following loads will not see stale global data."
msgstr ""

#: ../../../AMDGPUUsage.rst:6902 ../../../AMDGPUUsage.rst:8186
#: ../../../AMDGPUUsage.rst:8275 ../../../AMDGPUUsage.rst:8303
#: ../../../AMDGPUUsage.rst:12870
msgid "flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6903 ../../../AMDGPUUsage.rst:6974
#: ../../../AMDGPUUsage.rst:7512 ../../../AMDGPUUsage.rst:8276
#: ../../../AMDGPUUsage.rst:8304 ../../../AMDGPUUsage.rst:8479
#: ../../../AMDGPUUsage.rst:8508 ../../../AMDGPUUsage.rst:9569
#: ../../../AMDGPUUsage.rst:9649 ../../../AMDGPUUsage.rst:10587
#: ../../../AMDGPUUsage.rst:10615 ../../../AMDGPUUsage.rst:10784
#: ../../../AMDGPUUsage.rst:10813 ../../../AMDGPUUsage.rst:11920
#: ../../../AMDGPUUsage.rst:12000 ../../../AMDGPUUsage.rst:12937
msgid "s_waitcnt vmcnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6906 ../../../AMDGPUUsage.rst:8281
#: ../../../AMDGPUUsage.rst:8309 ../../../AMDGPUUsage.rst:10592
#: ../../../AMDGPUUsage.rst:10620 ../../../AMDGPUUsage.rst:12940
msgid "If OpenCL omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6911 ../../../AMDGPUUsage.rst:8286
#: ../../../AMDGPUUsage.rst:10597
msgid "Ensures the flat_load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6928 ../../../AMDGPUUsage.rst:7174
#: ../../../AMDGPUUsage.rst:7330 ../../../AMDGPUUsage.rst:12963
#: ../../../AMDGPUUsage.rst:13414 ../../../AMDGPUUsage.rst:13667
#: ../../../AMDGPUUsage.rst:15026 ../../../AMDGPUUsage.rst:15495
#: ../../../AMDGPUUsage.rst:15764 ../../../AMDGPUUsage.rst:17131
#: ../../../AMDGPUUsage.rst:17559 ../../../AMDGPUUsage.rst:17817
msgid "buffer/global/ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6931 ../../../AMDGPUUsage.rst:6949
#: ../../../AMDGPUUsage.rst:7353 ../../../AMDGPUUsage.rst:7448
#: ../../../AMDGPUUsage.rst:8345 ../../../AMDGPUUsage.rst:8424
#: ../../../AMDGPUUsage.rst:8448 ../../../AMDGPUUsage.rst:9272
#: ../../../AMDGPUUsage.rst:9422 ../../../AMDGPUUsage.rst:9497
#: ../../../AMDGPUUsage.rst:10652 ../../../AMDGPUUsage.rst:10731
#: ../../../AMDGPUUsage.rst:11605 ../../../AMDGPUUsage.rst:11765
#: ../../../AMDGPUUsage.rst:12966 ../../../AMDGPUUsage.rst:13042
#: ../../../AMDGPUUsage.rst:13721 ../../../AMDGPUUsage.rst:13919
#: ../../../AMDGPUUsage.rst:15029 ../../../AMDGPUUsage.rst:15121
#: ../../../AMDGPUUsage.rst:15817 ../../../AMDGPUUsage.rst:16037
#: ../../../AMDGPUUsage.rst:17138 ../../../AMDGPUUsage.rst:17197
#: ../../../AMDGPUUsage.rst:17869 ../../../AMDGPUUsage.rst:18043
msgid "buffer/global_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6932
msgid "ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6942 ../../../AMDGPUUsage.rst:8408
#: ../../../AMDGPUUsage.rst:10715 ../../../AMDGPUUsage.rst:13026
#: ../../../AMDGPUUsage.rst:15105
msgid ""
"Ensures any following global data read is no older than a local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6955 ../../../AMDGPUUsage.rst:6982
#: ../../../AMDGPUUsage.rst:7454 ../../../AMDGPUUsage.rst:7520
#: ../../../AMDGPUUsage.rst:8352 ../../../AMDGPUUsage.rst:8430
#: ../../../AMDGPUUsage.rst:8489 ../../../AMDGPUUsage.rst:9428
#: ../../../AMDGPUUsage.rst:9579 ../../../AMDGPUUsage.rst:10659
#: ../../../AMDGPUUsage.rst:10737 ../../../AMDGPUUsage.rst:10794
#: ../../../AMDGPUUsage.rst:11771 ../../../AMDGPUUsage.rst:11930
msgid "Ensures the atomicrmw has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6973 ../../../AMDGPUUsage.rst:7392
#: ../../../AMDGPUUsage.rst:7511 ../../../AMDGPUUsage.rst:8392
#: ../../../AMDGPUUsage.rst:8478 ../../../AMDGPUUsage.rst:8507
#: ../../../AMDGPUUsage.rst:9349 ../../../AMDGPUUsage.rst:9568
#: ../../../AMDGPUUsage.rst:9648 ../../../AMDGPUUsage.rst:10699
#: ../../../AMDGPUUsage.rst:10783 ../../../AMDGPUUsage.rst:11682
#: ../../../AMDGPUUsage.rst:11919 ../../../AMDGPUUsage.rst:13013
#: ../../../AMDGPUUsage.rst:13070 ../../../AMDGPUUsage.rst:13848
#: ../../../AMDGPUUsage.rst:13991 ../../../AMDGPUUsage.rst:15083
#: ../../../AMDGPUUsage.rst:15153 ../../../AMDGPUUsage.rst:15952
#: ../../../AMDGPUUsage.rst:16119 ../../../AMDGPUUsage.rst:17171
#: ../../../AMDGPUUsage.rst:17233 ../../../AMDGPUUsage.rst:17975
#: ../../../AMDGPUUsage.rst:18121
msgid "flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6977 ../../../AMDGPUUsage.rst:7202
#: ../../../AMDGPUUsage.rst:7412 ../../../AMDGPUUsage.rst:7475
#: ../../../AMDGPUUsage.rst:7515 ../../../AMDGPUUsage.rst:8197
#: ../../../AMDGPUUsage.rst:8399 ../../../AMDGPUUsage.rst:8484
#: ../../../AMDGPUUsage.rst:8513 ../../../AMDGPUUsage.rst:8777
#: ../../../AMDGPUUsage.rst:8920 ../../../AMDGPUUsage.rst:8957
#: ../../../AMDGPUUsage.rst:9009 ../../../AMDGPUUsage.rst:9240
#: ../../../AMDGPUUsage.rst:9323 ../../../AMDGPUUsage.rst:9355
#: ../../../AMDGPUUsage.rst:9386 ../../../AMDGPUUsage.rst:9461
#: ../../../AMDGPUUsage.rst:9532 ../../../AMDGPUUsage.rst:9574
#: ../../../AMDGPUUsage.rst:9612 ../../../AMDGPUUsage.rst:9654
#: ../../../AMDGPUUsage.rst:10511 ../../../AMDGPUUsage.rst:10706
#: ../../../AMDGPUUsage.rst:10789 ../../../AMDGPUUsage.rst:10818
#: ../../../AMDGPUUsage.rst:11074 ../../../AMDGPUUsage.rst:11232
#: ../../../AMDGPUUsage.rst:11279 ../../../AMDGPUUsage.rst:11331
#: ../../../AMDGPUUsage.rst:11573 ../../../AMDGPUUsage.rst:11656
#: ../../../AMDGPUUsage.rst:11688 ../../../AMDGPUUsage.rst:11729
#: ../../../AMDGPUUsage.rst:11804 ../../../AMDGPUUsage.rst:11883
#: ../../../AMDGPUUsage.rst:11925 ../../../AMDGPUUsage.rst:11963
#: ../../../AMDGPUUsage.rst:12005 ../../../AMDGPUUsage.rst:12880
#: ../../../AMDGPUUsage.rst:13019 ../../../AMDGPUUsage.rst:13074
#: ../../../AMDGPUUsage.rst:13288 ../../../AMDGPUUsage.rst:13420
#: ../../../AMDGPUUsage.rst:13500 ../../../AMDGPUUsage.rst:13673
#: ../../../AMDGPUUsage.rst:13807 ../../../AMDGPUUsage.rst:13855
#: ../../../AMDGPUUsage.rst:13878 ../../../AMDGPUUsage.rst:13950
#: ../../../AMDGPUUsage.rst:13995
msgid "If OpenCL, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7000 ../../../AMDGPUUsage.rst:7002
#: ../../../AMDGPUUsage.rst:7034 ../../../AMDGPUUsage.rst:7239
#: ../../../AMDGPUUsage.rst:7241 ../../../AMDGPUUsage.rst:7273
#: ../../../AMDGPUUsage.rst:7538 ../../../AMDGPUUsage.rst:7540
#: ../../../AMDGPUUsage.rst:7609 ../../../AMDGPUUsage.rst:7878
#: ../../../AMDGPUUsage.rst:8543 ../../../AMDGPUUsage.rst:8545
#: ../../../AMDGPUUsage.rst:8611 ../../../AMDGPUUsage.rst:8684
#: ../../../AMDGPUUsage.rst:9047 ../../../AMDGPUUsage.rst:9049
#: ../../../AMDGPUUsage.rst:9098 ../../../AMDGPUUsage.rst:9155
#: ../../../AMDGPUUsage.rst:9683 ../../../AMDGPUUsage.rst:9685
#: ../../../AMDGPUUsage.rst:9795 ../../../AMDGPUUsage.rst:9886
#: ../../../AMDGPUUsage.rst:10198 ../../../AMDGPUUsage.rst:10844
#: ../../../AMDGPUUsage.rst:10846 ../../../AMDGPUUsage.rst:10912
#: ../../../AMDGPUUsage.rst:10985 ../../../AMDGPUUsage.rst:11370
#: ../../../AMDGPUUsage.rst:11372 ../../../AMDGPUUsage.rst:11421
#: ../../../AMDGPUUsage.rst:11491 ../../../AMDGPUUsage.rst:12031
#: ../../../AMDGPUUsage.rst:12033 ../../../AMDGPUUsage.rst:12143
#: ../../../AMDGPUUsage.rst:12247 ../../../AMDGPUUsage.rst:12556
#: ../../../AMDGPUUsage.rst:13101 ../../../AMDGPUUsage.rst:13103
#: ../../../AMDGPUUsage.rst:13191 ../../../AMDGPUUsage.rst:13542
#: ../../../AMDGPUUsage.rst:13544 ../../../AMDGPUUsage.rst:13605
#: ../../../AMDGPUUsage.rst:14022 ../../../AMDGPUUsage.rst:14024
#: ../../../AMDGPUUsage.rst:14146 ../../../AMDGPUUsage.rst:14569
#: ../../../AMDGPUUsage.rst:15189 ../../../AMDGPUUsage.rst:15191
#: ../../../AMDGPUUsage.rst:15275 ../../../AMDGPUUsage.rst:15636
#: ../../../AMDGPUUsage.rst:15638 ../../../AMDGPUUsage.rst:15696
#: ../../../AMDGPUUsage.rst:16157 ../../../AMDGPUUsage.rst:16159
#: ../../../AMDGPUUsage.rst:16275 ../../../AMDGPUUsage.rst:16703
#: ../../../AMDGPUUsage.rst:17269 ../../../AMDGPUUsage.rst:17271
#: ../../../AMDGPUUsage.rst:17336 ../../../AMDGPUUsage.rst:17694
#: ../../../AMDGPUUsage.rst:17696 ../../../AMDGPUUsage.rst:17750
#: ../../../AMDGPUUsage.rst:18159 ../../../AMDGPUUsage.rst:18161
#: ../../../AMDGPUUsage.rst:18261 ../../../AMDGPUUsage.rst:18671
msgid "fence"
msgstr ""

#: ../../../AMDGPUUsage.rst:7004 ../../../AMDGPUUsage.rst:7243
#: ../../../AMDGPUUsage.rst:7542
msgid "If OpenCL and address space is not generic, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:7007 ../../../AMDGPUUsage.rst:7041
#: ../../../AMDGPUUsage.rst:7246 ../../../AMDGPUUsage.rst:7284
#: ../../../AMDGPUUsage.rst:7616 ../../../AMDGPUUsage.rst:8559
#: ../../../AMDGPUUsage.rst:8620 ../../../AMDGPUUsage.rst:8693
#: ../../../AMDGPUUsage.rst:9063 ../../../AMDGPUUsage.rst:9111
#: ../../../AMDGPUUsage.rst:9181 ../../../AMDGPUUsage.rst:9804
#: ../../../AMDGPUUsage.rst:9908 ../../../AMDGPUUsage.rst:10860
#: ../../../AMDGPUUsage.rst:10921 ../../../AMDGPUUsage.rst:10994
#: ../../../AMDGPUUsage.rst:11386 ../../../AMDGPUUsage.rst:11447
#: ../../../AMDGPUUsage.rst:11514 ../../../AMDGPUUsage.rst:12165
#: ../../../AMDGPUUsage.rst:12269 ../../../AMDGPUUsage.rst:13117
#: ../../../AMDGPUUsage.rst:13202 ../../../AMDGPUUsage.rst:13555
#: ../../../AMDGPUUsage.rst:13616 ../../../AMDGPUUsage.rst:14157
#: ../../../AMDGPUUsage.rst:15200 ../../../AMDGPUUsage.rst:15282
#: ../../../AMDGPUUsage.rst:15648 ../../../AMDGPUUsage.rst:15714
#: ../../../AMDGPUUsage.rst:16173 ../../../AMDGPUUsage.rst:16293
#: ../../../AMDGPUUsage.rst:17278 ../../../AMDGPUUsage.rst:17343
#: ../../../AMDGPUUsage.rst:17704 ../../../AMDGPUUsage.rst:17764
#: ../../../AMDGPUUsage.rst:18173 ../../../AMDGPUUsage.rst:18277
msgid ""
"See :ref:`amdgpu-fence-as` for more details on fencing specific address "
"spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:7010
msgid ""
"Must happen after any preceding local/generic load atomic/atomicrmw with an "
"equal or wider sync scope and memory ordering stronger than unordered (this "
"is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7027 ../../../AMDGPUUsage.rst:8595
#: ../../../AMDGPUUsage.rst:10896
msgid ""
"Ensures any following global data read is no older than the value read by "
"the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7034 ../../../AMDGPUUsage.rst:7132
#: ../../../AMDGPUUsage.rst:7199 ../../../AMDGPUUsage.rst:7273
#: ../../../AMDGPUUsage.rst:7409 ../../../AMDGPUUsage.rst:7472
#: ../../../AMDGPUUsage.rst:7609 ../../../AMDGPUUsage.rst:7777
#: ../../../AMDGPUUsage.rst:8611 ../../../AMDGPUUsage.rst:8684
#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:8862
#: ../../../AMDGPUUsage.rst:8952 ../../../AMDGPUUsage.rst:9004
#: ../../../AMDGPUUsage.rst:9098 ../../../AMDGPUUsage.rst:9168
#: ../../../AMDGPUUsage.rst:9350 ../../../AMDGPUUsage.rst:9381
#: ../../../AMDGPUUsage.rst:9456 ../../../AMDGPUUsage.rst:9527
#: ../../../AMDGPUUsage.rst:9607 ../../../AMDGPUUsage.rst:9795
#: ../../../AMDGPUUsage.rst:9899 ../../../AMDGPUUsage.rst:10095
#: ../../../AMDGPUUsage.rst:10912 ../../../AMDGPUUsage.rst:10985
#: ../../../AMDGPUUsage.rst:11117 ../../../AMDGPUUsage.rst:11173
#: ../../../AMDGPUUsage.rst:11274 ../../../AMDGPUUsage.rst:11326
#: ../../../AMDGPUUsage.rst:11434 ../../../AMDGPUUsage.rst:11501
#: ../../../AMDGPUUsage.rst:11683 ../../../AMDGPUUsage.rst:11724
#: ../../../AMDGPUUsage.rst:11799 ../../../AMDGPUUsage.rst:11878
#: ../../../AMDGPUUsage.rst:11958 ../../../AMDGPUUsage.rst:12156
#: ../../../AMDGPUUsage.rst:12260 ../../../AMDGPUUsage.rst:12453
#: ../../../AMDGPUUsage.rst:12875
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7037 ../../../AMDGPUUsage.rst:7135
#: ../../../AMDGPUUsage.rst:7276 ../../../AMDGPUUsage.rst:7612
#: ../../../AMDGPUUsage.rst:8551 ../../../AMDGPUUsage.rst:8616
#: ../../../AMDGPUUsage.rst:8689 ../../../AMDGPUUsage.rst:8813
#: ../../../AMDGPUUsage.rst:8867 ../../../AMDGPUUsage.rst:9055
#: ../../../AMDGPUUsage.rst:9103 ../../../AMDGPUUsage.rst:9173
#: ../../../AMDGPUUsage.rst:9691 ../../../AMDGPUUsage.rst:9800
#: ../../../AMDGPUUsage.rst:9904 ../../../AMDGPUUsage.rst:10852
#: ../../../AMDGPUUsage.rst:10917 ../../../AMDGPUUsage.rst:10990
#: ../../../AMDGPUUsage.rst:11122 ../../../AMDGPUUsage.rst:11178
#: ../../../AMDGPUUsage.rst:11378 ../../../AMDGPUUsage.rst:11439
#: ../../../AMDGPUUsage.rst:11506 ../../../AMDGPUUsage.rst:12039
#: ../../../AMDGPUUsage.rst:12161 ../../../AMDGPUUsage.rst:12265
#: ../../../AMDGPUUsage.rst:13109 ../../../AMDGPUUsage.rst:13194
#: ../../../AMDGPUUsage.rst:13369 ../../../AMDGPUUsage.rst:13547
#: ../../../AMDGPUUsage.rst:13608 ../../../AMDGPUUsage.rst:14027
#: ../../../AMDGPUUsage.rst:14149
msgid "If OpenCL and address space is not generic, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7044 ../../../AMDGPUUsage.rst:7139
#: ../../../AMDGPUUsage.rst:7204 ../../../AMDGPUUsage.rst:7287
#: ../../../AMDGPUUsage.rst:7414 ../../../AMDGPUUsage.rst:7477
#: ../../../AMDGPUUsage.rst:7619 ../../../AMDGPUUsage.rst:7780
#: ../../../AMDGPUUsage.rst:8623 ../../../AMDGPUUsage.rst:8696
#: ../../../AMDGPUUsage.rst:8817 ../../../AMDGPUUsage.rst:8871
#: ../../../AMDGPUUsage.rst:8959 ../../../AMDGPUUsage.rst:9011
#: ../../../AMDGPUUsage.rst:9114 ../../../AMDGPUUsage.rst:9184
#: ../../../AMDGPUUsage.rst:9388 ../../../AMDGPUUsage.rst:9463
#: ../../../AMDGPUUsage.rst:9534 ../../../AMDGPUUsage.rst:9614
#: ../../../AMDGPUUsage.rst:9807 ../../../AMDGPUUsage.rst:9911
#: ../../../AMDGPUUsage.rst:10100 ../../../AMDGPUUsage.rst:10924
#: ../../../AMDGPUUsage.rst:10997 ../../../AMDGPUUsage.rst:11126
#: ../../../AMDGPUUsage.rst:11182 ../../../AMDGPUUsage.rst:11281
#: ../../../AMDGPUUsage.rst:11333 ../../../AMDGPUUsage.rst:11450
#: ../../../AMDGPUUsage.rst:11517 ../../../AMDGPUUsage.rst:11731
#: ../../../AMDGPUUsage.rst:11806 ../../../AMDGPUUsage.rst:11885
#: ../../../AMDGPUUsage.rst:11965 ../../../AMDGPUUsage.rst:12168
#: ../../../AMDGPUUsage.rst:12272 ../../../AMDGPUUsage.rst:12458
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt lgkmcnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:7053 ../../../AMDGPUUsage.rst:8632
#: ../../../AMDGPUUsage.rst:8705 ../../../AMDGPUUsage.rst:10933
#: ../../../AMDGPUUsage.rst:11006
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7065 ../../../AMDGPUUsage.rst:8575
#: ../../../AMDGPUUsage.rst:8644 ../../../AMDGPUUsage.rst:8717
#: ../../../AMDGPUUsage.rst:10876 ../../../AMDGPUUsage.rst:10945
#: ../../../AMDGPUUsage.rst:11018 ../../../AMDGPUUsage.rst:13154
#: ../../../AMDGPUUsage.rst:13239
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7077 ../../../AMDGPUUsage.rst:7642
#: ../../../AMDGPUUsage.rst:8147 ../../../AMDGPUUsage.rst:8350
#: ../../../AMDGPUUsage.rst:8656 ../../../AMDGPUUsage.rst:9277
#: ../../../AMDGPUUsage.rst:9770 ../../../AMDGPUUsage.rst:9830
msgid "Must happen before the following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:7080 ../../../AMDGPUUsage.rst:8659
#: ../../../AMDGPUUsage.rst:8732 ../../../AMDGPUUsage.rst:10960
#: ../../../AMDGPUUsage.rst:11033 ../../../AMDGPUUsage.rst:13169
#: ../../../AMDGPUUsage.rst:15253 ../../../AMDGPUUsage.rst:17322
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"cache. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7105 ../../../AMDGPUUsage.rst:8762
#: ../../../AMDGPUUsage.rst:11058 ../../../AMDGPUUsage.rst:13280
#: ../../../AMDGPUUsage.rst:15355 ../../../AMDGPUUsage.rst:17410
msgid "**Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7107 ../../../AMDGPUUsage.rst:13282
#: ../../../AMDGPUUsage.rst:15357 ../../../AMDGPUUsage.rst:17417
msgid "buffer/global/ds/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:7113 ../../../AMDGPUUsage.rst:7180
#: ../../../AMDGPUUsage.rst:7336 ../../../AMDGPUUsage.rst:7375
#: ../../../AMDGPUUsage.rst:9242 ../../../AMDGPUUsage.rst:11575
#: ../../../AMDGPUUsage.rst:13675 ../../../AMDGPUUsage.rst:15774
#: ../../../AMDGPUUsage.rst:17823
msgid ""
"Must happen after any preceding local/generic load/store/load atomic/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7119 ../../../AMDGPUUsage.rst:7162
#: ../../../AMDGPUUsage.rst:8791 ../../../AMDGPUUsage.rst:8840
#: ../../../AMDGPUUsage.rst:8894 ../../../AMDGPUUsage.rst:11088
#: ../../../AMDGPUUsage.rst:11149 ../../../AMDGPUUsage.rst:11205
#: ../../../AMDGPUUsage.rst:13319 ../../../AMDGPUUsage.rst:13354
#: ../../../AMDGPUUsage.rst:13402 ../../../AMDGPUUsage.rst:13485
#: ../../../AMDGPUUsage.rst:13769 ../../../AMDGPUUsage.rst:15431
#: ../../../AMDGPUUsage.rst:15481 ../../../AMDGPUUsage.rst:15873
#: ../../../AMDGPUUsage.rst:17448 ../../../AMDGPUUsage.rst:17489
#: ../../../AMDGPUUsage.rst:17535 ../../../AMDGPUUsage.rst:17909
msgid "Must happen before the following store."
msgstr ""

#: ../../../AMDGPUUsage.rst:7122
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7148 ../../../AMDGPUUsage.rst:7213
#: ../../../AMDGPUUsage.rst:7296 ../../../AMDGPUUsage.rst:7423
#: ../../../AMDGPUUsage.rst:7486 ../../../AMDGPUUsage.rst:7628
#: ../../../AMDGPUUsage.rst:8826 ../../../AMDGPUUsage.rst:8880
#: ../../../AMDGPUUsage.rst:8968 ../../../AMDGPUUsage.rst:9020
#: ../../../AMDGPUUsage.rst:9123 ../../../AMDGPUUsage.rst:9193
#: ../../../AMDGPUUsage.rst:9397 ../../../AMDGPUUsage.rst:9472
#: ../../../AMDGPUUsage.rst:9543 ../../../AMDGPUUsage.rst:9623
#: ../../../AMDGPUUsage.rst:9816 ../../../AMDGPUUsage.rst:9920
#: ../../../AMDGPUUsage.rst:11135 ../../../AMDGPUUsage.rst:11191
#: ../../../AMDGPUUsage.rst:11290 ../../../AMDGPUUsage.rst:11342
#: ../../../AMDGPUUsage.rst:11459 ../../../AMDGPUUsage.rst:11526
#: ../../../AMDGPUUsage.rst:11740 ../../../AMDGPUUsage.rst:11815
#: ../../../AMDGPUUsage.rst:11894 ../../../AMDGPUUsage.rst:11974
#: ../../../AMDGPUUsage.rst:12177 ../../../AMDGPUUsage.rst:12281
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/store/"
"load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7155 ../../../AMDGPUUsage.rst:7220
#: ../../../AMDGPUUsage.rst:7303 ../../../AMDGPUUsage.rst:7430
#: ../../../AMDGPUUsage.rst:7493 ../../../AMDGPUUsage.rst:7635
#: ../../../AMDGPUUsage.rst:8784 ../../../AMDGPUUsage.rst:8833
#: ../../../AMDGPUUsage.rst:8887 ../../../AMDGPUUsage.rst:8928
#: ../../../AMDGPUUsage.rst:8975 ../../../AMDGPUUsage.rst:9027
#: ../../../AMDGPUUsage.rst:9130 ../../../AMDGPUUsage.rst:9200
#: ../../../AMDGPUUsage.rst:9254 ../../../AMDGPUUsage.rst:9331
#: ../../../AMDGPUUsage.rst:9404 ../../../AMDGPUUsage.rst:9479
#: ../../../AMDGPUUsage.rst:9550 ../../../AMDGPUUsage.rst:9630
#: ../../../AMDGPUUsage.rst:9823 ../../../AMDGPUUsage.rst:9927
#: ../../../AMDGPUUsage.rst:11081 ../../../AMDGPUUsage.rst:11142
#: ../../../AMDGPUUsage.rst:11198 ../../../AMDGPUUsage.rst:11240
#: ../../../AMDGPUUsage.rst:11297 ../../../AMDGPUUsage.rst:11349
#: ../../../AMDGPUUsage.rst:11466 ../../../AMDGPUUsage.rst:11533
#: ../../../AMDGPUUsage.rst:11587 ../../../AMDGPUUsage.rst:11664
#: ../../../AMDGPUUsage.rst:11747 ../../../AMDGPUUsage.rst:11822
#: ../../../AMDGPUUsage.rst:11901 ../../../AMDGPUUsage.rst:11981
#: ../../../AMDGPUUsage.rst:12184 ../../../AMDGPUUsage.rst:12288
#: ../../../AMDGPUUsage.rst:13312 ../../../AMDGPUUsage.rst:13395
#: ../../../AMDGPUUsage.rst:13443 ../../../AMDGPUUsage.rst:13523
#: ../../../AMDGPUUsage.rst:13640 ../../../AMDGPUUsage.rst:13703
#: ../../../AMDGPUUsage.rst:13830 ../../../AMDGPUUsage.rst:13901
#: ../../../AMDGPUUsage.rst:13973 ../../../AMDGPUUsage.rst:14182
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7165 ../../../AMDGPUUsage.rst:8843
#: ../../../AMDGPUUsage.rst:11152
msgid ""
"Ensures that all memory operations to memory have completed before "
"performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7186 ../../../AMDGPUUsage.rst:7227
#: ../../../AMDGPUUsage.rst:7342 ../../../AMDGPUUsage.rst:7381
#: ../../../AMDGPUUsage.rst:7437 ../../../AMDGPUUsage.rst:7500
#: ../../../AMDGPUUsage.rst:8935 ../../../AMDGPUUsage.rst:8982
#: ../../../AMDGPUUsage.rst:9034 ../../../AMDGPUUsage.rst:9261
#: ../../../AMDGPUUsage.rst:9338 ../../../AMDGPUUsage.rst:9411
#: ../../../AMDGPUUsage.rst:9486 ../../../AMDGPUUsage.rst:9557
#: ../../../AMDGPUUsage.rst:9637 ../../../AMDGPUUsage.rst:11247
#: ../../../AMDGPUUsage.rst:11304 ../../../AMDGPUUsage.rst:11356
#: ../../../AMDGPUUsage.rst:11594 ../../../AMDGPUUsage.rst:11671
#: ../../../AMDGPUUsage.rst:11754 ../../../AMDGPUUsage.rst:11829
#: ../../../AMDGPUUsage.rst:11908 ../../../AMDGPUUsage.rst:11988
#: ../../../AMDGPUUsage.rst:13450 ../../../AMDGPUUsage.rst:13530
#: ../../../AMDGPUUsage.rst:13710 ../../../AMDGPUUsage.rst:13837
#: ../../../AMDGPUUsage.rst:13908 ../../../AMDGPUUsage.rst:13980
#: ../../../AMDGPUUsage.rst:15806 ../../../AMDGPUUsage.rst:15941
#: ../../../AMDGPUUsage.rst:16026 ../../../AMDGPUUsage.rst:16108
#: ../../../AMDGPUUsage.rst:17853 ../../../AMDGPUUsage.rst:17960
#: ../../../AMDGPUUsage.rst:18027 ../../../AMDGPUUsage.rst:18106
msgid "Must happen before the following atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7189 ../../../AMDGPUUsage.rst:7345
#: ../../../AMDGPUUsage.rst:7384
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7230 ../../../AMDGPUUsage.rst:8985
#: ../../../AMDGPUUsage.rst:11307 ../../../AMDGPUUsage.rst:13533
#: ../../../AMDGPUUsage.rst:15624 ../../../AMDGPUUsage.rst:17677
msgid ""
"Ensures that all memory operations to global and local have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7249 ../../../AMDGPUUsage.rst:7554
msgid ""
"Must happen after any preceding local/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7255 ../../../AMDGPUUsage.rst:7310
#: ../../../AMDGPUUsage.rst:9080 ../../../AMDGPUUsage.rst:9137
#: ../../../AMDGPUUsage.rst:9207 ../../../AMDGPUUsage.rst:11403
#: ../../../AMDGPUUsage.rst:11473 ../../../AMDGPUUsage.rst:11540
#: ../../../AMDGPUUsage.rst:13587 ../../../AMDGPUUsage.rst:13647
#: ../../../AMDGPUUsage.rst:15678 ../../../AMDGPUUsage.rst:15744
#: ../../../AMDGPUUsage.rst:17732 ../../../AMDGPUUsage.rst:17792
msgid ""
"Must happen before any following store atomic/atomicrmw with an equal or "
"wider sync scope and memory ordering stronger than unordered (this is termed "
"the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7265
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7280 ../../../AMDGPUUsage.rst:8555
#: ../../../AMDGPUUsage.rst:9059 ../../../AMDGPUUsage.rst:9107
#: ../../../AMDGPUUsage.rst:9177 ../../../AMDGPUUsage.rst:9695
#: ../../../AMDGPUUsage.rst:10856 ../../../AMDGPUUsage.rst:11382
#: ../../../AMDGPUUsage.rst:11443 ../../../AMDGPUUsage.rst:11510
#: ../../../AMDGPUUsage.rst:12043
msgid "If OpenCL and address space is local, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7320 ../../../AMDGPUUsage.rst:9090
#: ../../../AMDGPUUsage.rst:9147 ../../../AMDGPUUsage.rst:9217
#: ../../../AMDGPUUsage.rst:11413 ../../../AMDGPUUsage.rst:11483
#: ../../../AMDGPUUsage.rst:11550 ../../../AMDGPUUsage.rst:13597
#: ../../../AMDGPUUsage.rst:13657 ../../../AMDGPUUsage.rst:15688
#: ../../../AMDGPUUsage.rst:15754 ../../../AMDGPUUsage.rst:17742
#: ../../../AMDGPUUsage.rst:17802
msgid ""
"Ensures that all memory operations have completed before performing the "
"following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7328 ../../../AMDGPUUsage.rst:9225
#: ../../../AMDGPUUsage.rst:11558 ../../../AMDGPUUsage.rst:13665
#: ../../../AMDGPUUsage.rst:15762 ../../../AMDGPUUsage.rst:17810
msgid "**Acquire-Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7365 ../../../AMDGPUUsage.rst:8179
#: ../../../AMDGPUUsage.rst:9310 ../../../AMDGPUUsage.rst:10497
#: ../../../AMDGPUUsage.rst:11643 ../../../AMDGPUUsage.rst:12853
#: ../../../AMDGPUUsage.rst:13787 ../../../AMDGPUUsage.rst:14921
#: ../../../AMDGPUUsage.rst:15891 ../../../AMDGPUUsage.rst:17042
#: ../../../AMDGPUUsage.rst:17924
msgid ""
"Ensures any following global data read is no older than the local load "
"atomic value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:7440 ../../../AMDGPUUsage.rst:7503
#: ../../../AMDGPUUsage.rst:9414 ../../../AMDGPUUsage.rst:9560
#: ../../../AMDGPUUsage.rst:11757 ../../../AMDGPUUsage.rst:11911
#: ../../../AMDGPUUsage.rst:13911 ../../../AMDGPUUsage.rst:16029
#: ../../../AMDGPUUsage.rst:18030
msgid ""
"Ensures that all memory operations to global have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7545 ../../../AMDGPUUsage.rst:9699
#: ../../../AMDGPUUsage.rst:12047 ../../../AMDGPUUsage.rst:14035
msgid ""
"However, since LLVM currently has no address space on the fence need to "
"conservatively always generate (see comment for previous fence)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7566
msgid ""
"Ensures that all memory operations to local have completed before performing "
"any following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:7573 ../../../AMDGPUUsage.rst:9735
#: ../../../AMDGPUUsage.rst:12083 ../../../AMDGPUUsage.rst:14086
#: ../../../AMDGPUUsage.rst:16215 ../../../AMDGPUUsage.rst:18213
msgid ""
"Ensures that the preceding local/generic load atomic/atomicrmw with an equal "
"or wider sync scope and memory ordering stronger than unordered (this is "
"termed the acquire-fence-paired-atomic) has completed before following "
"global memory operations. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7591 ../../../AMDGPUUsage.rst:9753
#: ../../../AMDGPUUsage.rst:12101 ../../../AMDGPUUsage.rst:14104
#: ../../../AMDGPUUsage.rst:16233 ../../../AMDGPUUsage.rst:18231
msgid ""
"Ensures that all previous memory operations have completed before a "
"following local/generic store atomic/atomicrmw with an equal or wider sync "
"scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7645 ../../../AMDGPUUsage.rst:9833
#: ../../../AMDGPUUsage.rst:9937 ../../../AMDGPUUsage.rst:12194
#: ../../../AMDGPUUsage.rst:12298
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the cache. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7663 ../../../AMDGPUUsage.rst:9851
#: ../../../AMDGPUUsage.rst:9955 ../../../AMDGPUUsage.rst:12212
#: ../../../AMDGPUUsage.rst:12316 ../../../AMDGPUUsage.rst:14210
#: ../../../AMDGPUUsage.rst:16344 ../../../AMDGPUUsage.rst:18322
msgid ""
"Ensures that all previous memory operations have completed before a "
"following global/local/generic store atomic/atomicrmw with an equal or wider "
"sync scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7690 ../../../AMDGPUUsage.rst:9878
#: ../../../AMDGPUUsage.rst:12239 ../../../AMDGPUUsage.rst:14238
#: ../../../AMDGPUUsage.rst:16372 ../../../AMDGPUUsage.rst:18350
msgid ""
"Ensures that following loads will not see stale global data. This satisfies "
"the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7698 ../../../AMDGPUUsage.rst:9993
#: ../../../AMDGPUUsage.rst:12351 ../../../AMDGPUUsage.rst:14246
#: ../../../AMDGPUUsage.rst:16380 ../../../AMDGPUUsage.rst:18358
msgid "**Sequential Consistent Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7700 ../../../AMDGPUUsage.rst:7771
#: ../../../AMDGPUUsage.rst:9995 ../../../AMDGPUUsage.rst:10089
#: ../../../AMDGPUUsage.rst:12353 ../../../AMDGPUUsage.rst:12447
#: ../../../AMDGPUUsage.rst:14248 ../../../AMDGPUUsage.rst:16382
#: ../../../AMDGPUUsage.rst:18360
msgid ""
"*Same as corresponding load atomic acquire, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7708
msgid ""
"Must happen after preceding local/generic load atomic/store atomic/atomicrmw "
"with memory ordering of seq_cst and with equal or wider sync scope. (Note "
"that seq_cst fences have their own s_waitcnt lgkmcnt(0) and so do not need "
"to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7724
msgid ""
"Ensures any preceding sequential consistent local memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7764 ../../../AMDGPUUsage.rst:7861
#: ../../../AMDGPUUsage.rst:10078 ../../../AMDGPUUsage.rst:10181
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:12539
#: ../../../AMDGPUUsage.rst:14353 ../../../AMDGPUUsage.rst:14444
#: ../../../AMDGPUUsage.rst:14552 ../../../AMDGPUUsage.rst:16486
#: ../../../AMDGPUUsage.rst:16577 ../../../AMDGPUUsage.rst:16686
#: ../../../AMDGPUUsage.rst:18460 ../../../AMDGPUUsage.rst:18547
#: ../../../AMDGPUUsage.rst:18652
msgid ""
"*Following instructions same as corresponding load atomic acquire, except "
"must generate all instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7789 ../../../AMDGPUUsage.rst:10109
#: ../../../AMDGPUUsage.rst:12467
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7805 ../../../AMDGPUUsage.rst:10022
#: ../../../AMDGPUUsage.rst:10125 ../../../AMDGPUUsage.rst:12380
#: ../../../AMDGPUUsage.rst:12483
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7821 ../../../AMDGPUUsage.rst:10141
#: ../../../AMDGPUUsage.rst:12499 ../../../AMDGPUUsage.rst:14404
#: ../../../AMDGPUUsage.rst:14512
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7868 ../../../AMDGPUUsage.rst:10188
#: ../../../AMDGPUUsage.rst:12546 ../../../AMDGPUUsage.rst:14559
#: ../../../AMDGPUUsage.rst:16693 ../../../AMDGPUUsage.rst:18659
msgid ""
"*Same as corresponding store atomic release, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7873 ../../../AMDGPUUsage.rst:10193
#: ../../../AMDGPUUsage.rst:12551 ../../../AMDGPUUsage.rst:14564
#: ../../../AMDGPUUsage.rst:16698 ../../../AMDGPUUsage.rst:18665
msgid ""
"*Same as corresponding atomicrmw acq_rel, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7878 ../../../AMDGPUUsage.rst:10198
#: ../../../AMDGPUUsage.rst:12556 ../../../AMDGPUUsage.rst:14569
#: ../../../AMDGPUUsage.rst:16703 ../../../AMDGPUUsage.rst:18671
msgid ""
"*Same as corresponding fence acq_rel, except must generate all instructions "
"even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7888
msgid "Memory Model GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7890
msgid "For GFX90A:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7895 ../../../AMDGPUUsage.rst:10215
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs. The exception is when in tgsplit execution "
"mode when the wavefronts may be executed by different SIMDs in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7898 ../../../AMDGPUUsage.rst:10218
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it. The exception is when in tgsplit execution mode when no LDS "
"is allocated as wavefronts of the same work-group can be in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7912 ../../../AMDGPUUsage.rst:10232
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that ``flat_load/store/atomic`` instructions can report out of vector memory "
"order if they access LDS memory, and out of LDS operation order if they "
"access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:7917 ../../../AMDGPUUsage.rst:10237
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7920 ../../../AMDGPUUsage.rst:10240
msgid ""
"No special action is required for coherence between the lanes of a single "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:7923
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_wbinvl1_vol`` is required as described in "
"the following item."
msgstr ""

#: ../../../AMDGPUUsage.rst:7929
msgid ""
"A ``buffer_wbinvl1_vol`` is required for coherence between wavefronts "
"executing in different work-groups as they may be executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7942
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs), or the same work-group if "
"executing in tgsplit mode, of an agent can be reordered relative to each "
"other. A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization "
"between vector memory operations of different CUs. It ensures a previous "
"vector memory operation has completed before executing a subsequent vector "
"memory or LDS operation and so can be used to meet the requirements of "
"acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7951
msgid ""
"The L2 cache of one agent can be kept coherent with other agents by: using "
"the MTYPE RW (read-write) or MTYPE CC (cache-coherent) with the PTE C-bit "
"for memory local to the L2; and using the MTYPE NC (non-coherent) with the "
"PTE C-bit set or MTYPE UC (uncached) for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7956
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by coherent requests. Coherent requests are caused by GPU "
"accesses to pages with the PTE C-bit set, by CPU accesses over XGMI, and by "
"PCIe requests that are configured to be coherent requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:7961
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter and and the PTE C-bit being set."
msgstr ""

#: ../../../AMDGPUUsage.rst:7964
msgid ""
"Since all work-groups on the same agent share the same L2, no L2 "
"invalidation or writeback is required for coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:7966
msgid ""
"To ensure coherence of local and remote memory writes of work-groups in "
"different agents a ``buffer_wbl2`` is required. It will writeback dirty L2 "
"cache lines of MTYPE RW (used for local coarse grain memory) and MTYPE NC "
"()used for remote coarse grain memory). Note that MTYPE CC (used for local "
"fine grain memory) causes write through to DRAM, and MTYPE UC (used for "
"remote fine grain memory) bypasses the L2, so both will never result in "
"dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:7973
msgid ""
"To ensure coherence of local and remote memory reads of work-groups in "
"different agents a ``buffer_invl2`` is required. It will invalidate L2 cache "
"lines with MTYPE NC (used for remote coarse grain memory). Note that MTYPE "
"CC (used for local fine grain memory) and MTYPE RW (used for local coarse "
"memory) cause local reads to be invalidated by remote writes with with the "
"PTE C-bit so these cache lines are not invalidated. Note that MTYPE UC (used "
"for remote fine grain memory) bypasses the L2, so will never result in L2 "
"cache lines that need to be invalidated."
msgstr ""

#: ../../../AMDGPUUsage.rst:7982
msgid ""
"PCIe access from the GPU to the CPU memory is kept coherent by using the "
"MTYPE UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:8006 ../../../AMDGPUUsage.rst:10327
msgid ""
"On dGPU over XGMI or PCIe the kernarg backing memory is allocated in host "
"memory accessed as MTYPE UC (uncached) to avoid needing to invalidate the L2 "
"cache. This also causes it to be treated as non-volatile and so is not "
"invalidated by ``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:8010 ../../../AMDGPUUsage.rst:10331
#: ../../../AMDGPUUsage.rst:12665 ../../../AMDGPUUsage.rst:14725
msgid ""
"On APU the kernarg backing memory is accessed as MTYPE CC (cache coherent) "
"and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:8019
msgid ""
"The code sequences used to implement the memory model for GFX90A are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:8022
msgid "AMDHSA Memory Model Code Sequences GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:8026
msgid "AMDGPU Machine Code GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:8099 ../../../AMDGPUUsage.rst:8140
#: ../../../AMDGPUUsage.rst:8188
msgid "If not TgSplit execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:8102 ../../../AMDGPUUsage.rst:8117
#: ../../../AMDGPUUsage.rst:8128 ../../../AMDGPUUsage.rst:8165
#: ../../../AMDGPUUsage.rst:8340 ../../../AMDGPUUsage.rst:8371
#: ../../../AMDGPUUsage.rst:8766 ../../../AMDGPUUsage.rst:8803
#: ../../../AMDGPUUsage.rst:8909 ../../../AMDGPUUsage.rst:8947
#: ../../../AMDGPUUsage.rst:9229 ../../../AMDGPUUsage.rst:9296
#: ../../../AMDGPUUsage.rst:10085 ../../../AMDGPUUsage.rst:10422
#: ../../../AMDGPUUsage.rst:10439 ../../../AMDGPUUsage.rst:10450
#: ../../../AMDGPUUsage.rst:10483 ../../../AMDGPUUsage.rst:10647
#: ../../../AMDGPUUsage.rst:10678 ../../../AMDGPUUsage.rst:11063
#: ../../../AMDGPUUsage.rst:11102 ../../../AMDGPUUsage.rst:11221
#: ../../../AMDGPUUsage.rst:11259 ../../../AMDGPUUsage.rst:11562
#: ../../../AMDGPUUsage.rst:11629 ../../../AMDGPUUsage.rst:12443
msgid "*If TgSplit execution mode, local address space cannot be used.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:8145 ../../../AMDGPUUsage.rst:8152
#: ../../../AMDGPUUsage.rst:8214 ../../../AMDGPUUsage.rst:8348
#: ../../../AMDGPUUsage.rst:8359 ../../../AMDGPUUsage.rst:8417
#: ../../../AMDGPUUsage.rst:8604 ../../../AMDGPUUsage.rst:9275
#: ../../../AMDGPUUsage.rst:9289 ../../../AMDGPUUsage.rst:9374
#: ../../../AMDGPUUsage.rst:9788 ../../../AMDGPUUsage.rst:10463
#: ../../../AMDGPUUsage.rst:10470 ../../../AMDGPUUsage.rst:10528
#: ../../../AMDGPUUsage.rst:10655 ../../../AMDGPUUsage.rst:10666
#: ../../../AMDGPUUsage.rst:10724 ../../../AMDGPUUsage.rst:10905
#: ../../../AMDGPUUsage.rst:11608 ../../../AMDGPUUsage.rst:11622
#: ../../../AMDGPUUsage.rst:11707 ../../../AMDGPUUsage.rst:12136
msgid "If not TgSplit execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:8160 ../../../AMDGPUUsage.rst:8216
#: ../../../AMDGPUUsage.rst:8419 ../../../AMDGPUUsage.rst:8606
#: ../../../AMDGPUUsage.rst:9291 ../../../AMDGPUUsage.rst:9376
#: ../../../AMDGPUUsage.rst:9790 ../../../AMDGPUUsage.rst:10478
#: ../../../AMDGPUUsage.rst:10530 ../../../AMDGPUUsage.rst:10726
#: ../../../AMDGPUUsage.rst:10907 ../../../AMDGPUUsage.rst:11624
#: ../../../AMDGPUUsage.rst:11709 ../../../AMDGPUUsage.rst:12138
#: ../../../AMDGPUUsage.rst:12838 ../../../AMDGPUUsage.rst:12865
#: ../../../AMDGPUUsage.rst:12900 ../../../AMDGPUUsage.rst:12986
#: ../../../AMDGPUUsage.rst:13008 ../../../AMDGPUUsage.rst:13037
#: ../../../AMDGPUUsage.rst:13186 ../../../AMDGPUUsage.rst:13741
#: ../../../AMDGPUUsage.rst:13799 ../../../AMDGPUUsage.rst:13870
#: ../../../AMDGPUUsage.rst:14141 ../../../AMDGPUUsage.rst:14906
#: ../../../AMDGPUUsage.rst:14932 ../../../AMDGPUUsage.rst:14965
#: ../../../AMDGPUUsage.rst:15054 ../../../AMDGPUUsage.rst:15078
#: ../../../AMDGPUUsage.rst:15116 ../../../AMDGPUUsage.rst:15270
#: ../../../AMDGPUUsage.rst:15350 ../../../AMDGPUUsage.rst:15842
#: ../../../AMDGPUUsage.rst:15903 ../../../AMDGPUUsage.rst:15982
#: ../../../AMDGPUUsage.rst:16270 ../../../AMDGPUUsage.rst:17405
msgid "Ensures that following loads will not see stale data."
msgstr ""

#: ../../../AMDGPUUsage.rst:8191 ../../../AMDGPUUsage.rst:8393
#: ../../../AMDGPUUsage.rst:8545 ../../../AMDGPUUsage.rst:8771
#: ../../../AMDGPUUsage.rst:8914 ../../../AMDGPUUsage.rst:9049
#: ../../../AMDGPUUsage.rst:9234 ../../../AMDGPUUsage.rst:9317
#: ../../../AMDGPUUsage.rst:9685 ../../../AMDGPUUsage.rst:10000
#: ../../../AMDGPUUsage.rst:10505 ../../../AMDGPUUsage.rst:10700
#: ../../../AMDGPUUsage.rst:10846 ../../../AMDGPUUsage.rst:11068
#: ../../../AMDGPUUsage.rst:11226 ../../../AMDGPUUsage.rst:11372
#: ../../../AMDGPUUsage.rst:11567 ../../../AMDGPUUsage.rst:11650
#: ../../../AMDGPUUsage.rst:12033 ../../../AMDGPUUsage.rst:12358
msgid "s_waitcnt lgkm/vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:8193 ../../../AMDGPUUsage.rst:8395
#: ../../../AMDGPUUsage.rst:8547 ../../../AMDGPUUsage.rst:8773
#: ../../../AMDGPUUsage.rst:8916 ../../../AMDGPUUsage.rst:9051
#: ../../../AMDGPUUsage.rst:9236 ../../../AMDGPUUsage.rst:9319
#: ../../../AMDGPUUsage.rst:9687 ../../../AMDGPUUsage.rst:10002
#: ../../../AMDGPUUsage.rst:10507 ../../../AMDGPUUsage.rst:10702
#: ../../../AMDGPUUsage.rst:10848 ../../../AMDGPUUsage.rst:11070
#: ../../../AMDGPUUsage.rst:11228 ../../../AMDGPUUsage.rst:11374
#: ../../../AMDGPUUsage.rst:11569 ../../../AMDGPUUsage.rst:11652
#: ../../../AMDGPUUsage.rst:12035 ../../../AMDGPUUsage.rst:12360
msgid ""
"Use lgkmcnt(0) if not TgSplit execution mode and vmcnt(0) if TgSplit "
"execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:8198 ../../../AMDGPUUsage.rst:8400
#: ../../../AMDGPUUsage.rst:8587 ../../../AMDGPUUsage.rst:9357
msgid ""
"Must happen before the following buffer_wbinvl1_vol and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8249 ../../../AMDGPUUsage.rst:8311
#: ../../../AMDGPUUsage.rst:8451 ../../../AMDGPUUsage.rst:8515
#: ../../../AMDGPUUsage.rst:9500 ../../../AMDGPUUsage.rst:9656
msgid "Must happen before following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:8257 ../../../AMDGPUUsage.rst:8320
#: ../../../AMDGPUUsage.rst:8460 ../../../AMDGPUUsage.rst:8525
#: ../../../AMDGPUUsage.rst:8745 ../../../AMDGPUUsage.rst:9509
#: ../../../AMDGPUUsage.rst:9665 ../../../AMDGPUUsage.rst:9974
msgid "buffer_invl2; buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:8265 ../../../AMDGPUUsage.rst:8328
#: ../../../AMDGPUUsage.rst:8468 ../../../AMDGPUUsage.rst:8533
#: ../../../AMDGPUUsage.rst:8753 ../../../AMDGPUUsage.rst:9517
#: ../../../AMDGPUUsage.rst:9673 ../../../AMDGPUUsage.rst:9983
msgid ""
"Ensures that following loads will not see stale L1 global data, nor see "
"stale L2 MTYPE NC global data. MTYPE RW and CC memory will never be stale in "
"L2 due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:8279 ../../../AMDGPUUsage.rst:8307
#: ../../../AMDGPUUsage.rst:8482 ../../../AMDGPUUsage.rst:8511
#: ../../../AMDGPUUsage.rst:8614 ../../../AMDGPUUsage.rst:8687
#: ../../../AMDGPUUsage.rst:8811 ../../../AMDGPUUsage.rst:8865
#: ../../../AMDGPUUsage.rst:8955 ../../../AMDGPUUsage.rst:9007
#: ../../../AMDGPUUsage.rst:9101 ../../../AMDGPUUsage.rst:9171
#: ../../../AMDGPUUsage.rst:9384 ../../../AMDGPUUsage.rst:9459
#: ../../../AMDGPUUsage.rst:9530 ../../../AMDGPUUsage.rst:9572
#: ../../../AMDGPUUsage.rst:9610 ../../../AMDGPUUsage.rst:9652
#: ../../../AMDGPUUsage.rst:9798 ../../../AMDGPUUsage.rst:9902
#: ../../../AMDGPUUsage.rst:10098 ../../../AMDGPUUsage.rst:10590
#: ../../../AMDGPUUsage.rst:10618 ../../../AMDGPUUsage.rst:10787
#: ../../../AMDGPUUsage.rst:10816 ../../../AMDGPUUsage.rst:10915
#: ../../../AMDGPUUsage.rst:10988 ../../../AMDGPUUsage.rst:11120
#: ../../../AMDGPUUsage.rst:11176 ../../../AMDGPUUsage.rst:11277
#: ../../../AMDGPUUsage.rst:11329 ../../../AMDGPUUsage.rst:11437
#: ../../../AMDGPUUsage.rst:11504 ../../../AMDGPUUsage.rst:11727
#: ../../../AMDGPUUsage.rst:11802 ../../../AMDGPUUsage.rst:11881
#: ../../../AMDGPUUsage.rst:11923 ../../../AMDGPUUsage.rst:11961
#: ../../../AMDGPUUsage.rst:12003 ../../../AMDGPUUsage.rst:12159
#: ../../../AMDGPUUsage.rst:12263 ../../../AMDGPUUsage.rst:12456
msgid "If TgSplit execution mode, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8315 ../../../AMDGPUUsage.rst:10625
#: ../../../AMDGPUUsage.rst:12945 ../../../AMDGPUUsage.rst:15008
#: ../../../AMDGPUUsage.rst:17108
msgid "Ensures the flat_load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8385 ../../../AMDGPUUsage.rst:10692
#: ../../../AMDGPUUsage.rst:12998 ../../../AMDGPUUsage.rst:15066
#: ../../../AMDGPUUsage.rst:17159 ../../../AMDGPUUsage.rst:17185
msgid ""
"Ensures any following global data read is no older than the local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:8454 ../../../AMDGPUUsage.rst:8519
#: ../../../AMDGPUUsage.rst:9503 ../../../AMDGPUUsage.rst:9659
#: ../../../AMDGPUUsage.rst:10762 ../../../AMDGPUUsage.rst:10823
#: ../../../AMDGPUUsage.rst:11847 ../../../AMDGPUUsage.rst:12010
#: ../../../AMDGPUUsage.rst:13051 ../../../AMDGPUUsage.rst:13082
#: ../../../AMDGPUUsage.rst:13928 ../../../AMDGPUUsage.rst:14003
#: ../../../AMDGPUUsage.rst:15134 ../../../AMDGPUUsage.rst:15170
#: ../../../AMDGPUUsage.rst:16051 ../../../AMDGPUUsage.rst:16138
#: ../../../AMDGPUUsage.rst:17210 ../../../AMDGPUUsage.rst:17250
#: ../../../AMDGPUUsage.rst:18057 ../../../AMDGPUUsage.rst:18140
msgid "Ensures the atomicrmw has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8562 ../../../AMDGPUUsage.rst:10863
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8729 ../../../AMDGPUUsage.rst:9934
msgid "Must happen before the following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:8778 ../../../AMDGPUUsage.rst:8922
#: ../../../AMDGPUUsage.rst:9066 ../../../AMDGPUUsage.rst:9248
#: ../../../AMDGPUUsage.rst:9325 ../../../AMDGPUUsage.rst:9708
#: ../../../AMDGPUUsage.rst:11075 ../../../AMDGPUUsage.rst:11234
#: ../../../AMDGPUUsage.rst:11389 ../../../AMDGPUUsage.rst:11581
#: ../../../AMDGPUUsage.rst:11658 ../../../AMDGPUUsage.rst:12056
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/"
"store/ load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8794 ../../../AMDGPUUsage.rst:11091
#: ../../../AMDGPUUsage.rst:13322 ../../../AMDGPUUsage.rst:13405
#: ../../../AMDGPUUsage.rst:15393 ../../../AMDGPUUsage.rst:15483
#: ../../../AMDGPUUsage.rst:17450 ../../../AMDGPUUsage.rst:17537
msgid ""
"Ensures that all memory operations have completed before performing the "
"store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8852 ../../../AMDGPUUsage.rst:8994
#: ../../../AMDGPUUsage.rst:9155 ../../../AMDGPUUsage.rst:9446
#: ../../../AMDGPUUsage.rst:9597 ../../../AMDGPUUsage.rst:9886
msgid "buffer_wbl2"
msgstr ""

#: ../../../AMDGPUUsage.rst:8854 ../../../AMDGPUUsage.rst:8996
#: ../../../AMDGPUUsage.rst:9160 ../../../AMDGPUUsage.rst:9448
#: ../../../AMDGPUUsage.rst:9599 ../../../AMDGPUUsage.rst:9891
#: ../../../AMDGPUUsage.rst:11109 ../../../AMDGPUUsage.rst:11165
#: ../../../AMDGPUUsage.rst:11266 ../../../AMDGPUUsage.rst:11318
#: ../../../AMDGPUUsage.rst:11426 ../../../AMDGPUUsage.rst:11493
#: ../../../AMDGPUUsage.rst:11716 ../../../AMDGPUUsage.rst:11791
#: ../../../AMDGPUUsage.rst:11870 ../../../AMDGPUUsage.rst:11950
#: ../../../AMDGPUUsage.rst:12148 ../../../AMDGPUUsage.rst:12252
msgid "Must happen before following s_waitcnt."
msgstr ""

#: ../../../AMDGPUUsage.rst:8856 ../../../AMDGPUUsage.rst:8998
#: ../../../AMDGPUUsage.rst:9162 ../../../AMDGPUUsage.rst:9450
#: ../../../AMDGPUUsage.rst:9601 ../../../AMDGPUUsage.rst:9893
#: ../../../AMDGPUUsage.rst:11167 ../../../AMDGPUUsage.rst:11320
#: ../../../AMDGPUUsage.rst:11495 ../../../AMDGPUUsage.rst:11793
#: ../../../AMDGPUUsage.rst:11952 ../../../AMDGPUUsage.rst:12254
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at system scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:8897 ../../../AMDGPUUsage.rst:9037
#: ../../../AMDGPUUsage.rst:11208 ../../../AMDGPUUsage.rst:11359
msgid ""
"Ensures that all memory operations to memory and the L2 writeback have "
"completed before performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8938 ../../../AMDGPUUsage.rst:9264
#: ../../../AMDGPUUsage.rst:9341 ../../../AMDGPUUsage.rst:11250
#: ../../../AMDGPUUsage.rst:11597 ../../../AMDGPUUsage.rst:11674
#: ../../../AMDGPUUsage.rst:13453 ../../../AMDGPUUsage.rst:13713
#: ../../../AMDGPUUsage.rst:13840 ../../../AMDGPUUsage.rst:13983
#: ../../../AMDGPUUsage.rst:15535 ../../../AMDGPUUsage.rst:15809
#: ../../../AMDGPUUsage.rst:15944 ../../../AMDGPUUsage.rst:16111
#: ../../../AMDGPUUsage.rst:17591 ../../../AMDGPUUsage.rst:17856
#: ../../../AMDGPUUsage.rst:17963 ../../../AMDGPUUsage.rst:18109
msgid ""
"Ensures that all memory operations have completed before performing the "
"atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:9073 ../../../AMDGPUUsage.rst:9715
#: ../../../AMDGPUUsage.rst:11396 ../../../AMDGPUUsage.rst:12063
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/load "
"atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:9157 ../../../AMDGPUUsage.rst:9888
#: ../../../AMDGPUUsage.rst:11423 ../../../AMDGPUUsage.rst:12145
#: ../../../AMDGPUUsage.rst:12249
msgid "If OpenCL and address space is local, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:9280 ../../../AMDGPUUsage.rst:11613
#: ../../../AMDGPUUsage.rst:13730 ../../../AMDGPUUsage.rst:15831
#: ../../../AMDGPUUsage.rst:17880
msgid ""
"Ensures any following global data read is no older than the atomicrmw value "
"being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:9353 ../../../AMDGPUUsage.rst:11686
msgid "If not TgSplit execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:9489 ../../../AMDGPUUsage.rst:9640
#: ../../../AMDGPUUsage.rst:11832 ../../../AMDGPUUsage.rst:11991
msgid ""
"Ensures that all memory operations to global and L2 writeback have completed "
"before performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:9728 ../../../AMDGPUUsage.rst:12076
#: ../../../AMDGPUUsage.rst:14079 ../../../AMDGPUUsage.rst:16208
#: ../../../AMDGPUUsage.rst:18206
msgid ""
"Ensures that all memory operations have completed before performing any "
"following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:9773 ../../../AMDGPUUsage.rst:12121
#: ../../../AMDGPUUsage.rst:14124 ../../../AMDGPUUsage.rst:16253
#: ../../../AMDGPUUsage.rst:18248
msgid ""
"Ensures that the acquire-fence-paired atomic has completed before "
"invalidating the cache. Therefore any following locations read must be no "
"older than the value read by the acquire-fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:10006 ../../../AMDGPUUsage.rst:12364
#: ../../../AMDGPUUsage.rst:14265
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:10038 ../../../AMDGPUUsage.rst:12396
#: ../../../AMDGPUUsage.rst:14313
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the s_waitcnt of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the s_waitcnt "
"be as late as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:10208
msgid "Memory Model GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10210
msgid "For GFX942:"
msgstr ""

#: ../../../AMDGPUUsage.rst:10243
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_inv sc0`` is required which will invalidate "
"the L1 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:10249
msgid ""
"A ``buffer_inv sc0`` is required to invalidate the L1 cache for coherence "
"between wavefronts executing in different work-groups as they may be "
"executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:10253
msgid ""
"Atomic read-modify-write instructions implicitly bypass the L1 cache. "
"Therefore, they do not use the sc0 bit for coherence and instead use it to "
"indicate if the instruction returns the original value being updated. They "
"do use sc1 to indicate system or agent scope coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:10262
msgid "The vector and scalar memory operations use an L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:10264
msgid ""
"The gfx942 can be configured as a number of smaller agents with each having "
"a single L2 shared by all CUs on the same agent, or as fewer (possibly one) "
"larger agents with groups of CUs on each agent each sharing separate L2 "
"caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10270
msgid ""
"Each CU has a separate request queue per channel for its associated L2. "
"Therefore, the vector and scalar memory operations performed by wavefronts "
"executing with different L1 caches and the same L2 cache can be reordered "
"relative to each other."
msgstr ""

#: ../../../AMDGPUUsage.rst:10274
msgid ""
"A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization between "
"vector memory operations of different CUs. It ensures a previous vector "
"memory operation has completed before executing a subsequent vector memory "
"or LDS operation and so can be used to meet the requirements of acquire and "
"release."
msgstr ""

#: ../../../AMDGPUUsage.rst:10279
msgid ""
"An L2 cache can be kept coherent with other L2 caches by using the MTYPE RW "
"(read-write) for memory local to the L2, and MTYPE NC (non-coherent) with "
"the PTE C-bit set for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:10283
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by the PTE C-bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:10286
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter."
msgstr ""

#: ../../../AMDGPUUsage.rst:10289
msgid ""
"To ensure coherence of local memory writes of CUs with different L1 caches "
"in the same agent a ``buffer_wbl2`` is required. It does nothing if the "
"agent is configured to have a single L2, or will writeback dirty L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10293
msgid ""
"To ensure coherence of local memory writes of CUs in different agents a "
"``buffer_wbl2 sc1`` is required. It will writeback dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:10295
msgid ""
"To ensure coherence of local memory reads of CUs with different L1 caches in "
"the same agent a ``buffer_inv sc1`` is required. It does nothing if the "
"agent is configured to have a single L2, or will invalidate non-local L2 "
"cache lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10299
msgid ""
"To ensure coherence of local memory reads of CUs in different agents a "
"``buffer_inv sc0 sc1`` is required. It will invalidate non-local L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10303
msgid ""
"PCIe access from the GPU to the CPU can be kept coherent by using the MTYPE "
"UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:10340
msgid ""
"The code sequences used to implement the memory model for GFX942 are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx942-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:10343
msgid "AMDHSA Memory Model Code Sequences GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10347
msgid "AMDGPU Machine Code GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10359
msgid "buffer/global/flat_load nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10364 ../../../AMDGPUUsage.rst:10429
#: ../../../AMDGPUUsage.rst:10559
msgid "buffer/global/flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10384 ../../../AMDGPUUsage.rst:10390
#: ../../../AMDGPUUsage.rst:11061 ../../../AMDGPUUsage.rst:11100
#: ../../../AMDGPUUsage.rst:11161
msgid "GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10389
msgid "buffer/global/flat_store nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10394 ../../../AMDGPUUsage.rst:10437
#: ../../../AMDGPUUsage.rst:11217
msgid "buffer/global/flat_store sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10420
msgid "buffer/global/flat_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10427
msgid "buffer/global/flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10433 ../../../AMDGPUUsage.rst:11100
msgid "buffer/global/flat_store sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10435 ../../../AMDGPUUsage.rst:11161
msgid "buffer/global/flat_store sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10448 ../../../AMDGPUUsage.rst:11315
msgid "buffer/global/flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10460
msgid "buffer/global_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10465 ../../../AMDGPUUsage.rst:10622
#: ../../../AMDGPUUsage.rst:10657 ../../../AMDGPUUsage.rst:10957
#: ../../../AMDGPUUsage.rst:11030 ../../../AMDGPUUsage.rst:11610
#: ../../../AMDGPUUsage.rst:12118 ../../../AMDGPUUsage.rst:12191
#: ../../../AMDGPUUsage.rst:12295
msgid "Must happen before the following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10468 ../../../AMDGPUUsage.rst:10526
#: ../../../AMDGPUUsage.rst:10664 ../../../AMDGPUUsage.rst:10722
#: ../../../AMDGPUUsage.rst:10903 ../../../AMDGPUUsage.rst:11620
#: ../../../AMDGPUUsage.rst:11705 ../../../AMDGPUUsage.rst:12134
msgid "buffer_inv sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10504
msgid "flat_load  sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10512 ../../../AMDGPUUsage.rst:10707
#: ../../../AMDGPUUsage.rst:10888 ../../../AMDGPUUsage.rst:11690
msgid ""
"Must happen before the following buffer_inv and any following global/generic "
"load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:10535
msgid "buffer/global_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10539 ../../../AMDGPUUsage.rst:10563
#: ../../../AMDGPUUsage.rst:10594 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10759 ../../../AMDGPUUsage.rst:10791
#: ../../../AMDGPUUsage.rst:10820 ../../../AMDGPUUsage.rst:11768
#: ../../../AMDGPUUsage.rst:11844 ../../../AMDGPUUsage.rst:11927
#: ../../../AMDGPUUsage.rst:12007
msgid "Must happen before following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10547 ../../../AMDGPUUsage.rst:10602
#: ../../../AMDGPUUsage.rst:10743 ../../../AMDGPUUsage.rst:10800
#: ../../../AMDGPUUsage.rst:10973 ../../../AMDGPUUsage.rst:11777
#: ../../../AMDGPUUsage.rst:11936 ../../../AMDGPUUsage.rst:12231
msgid "buffer_inv sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10571 ../../../AMDGPUUsage.rst:10630
#: ../../../AMDGPUUsage.rst:10768 ../../../AMDGPUUsage.rst:10829
#: ../../../AMDGPUUsage.rst:11046 ../../../AMDGPUUsage.rst:11853
#: ../../../AMDGPUUsage.rst:12016 ../../../AMDGPUUsage.rst:12335
msgid "buffer_inv sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10578 ../../../AMDGPUUsage.rst:10637
#: ../../../AMDGPUUsage.rst:10775 ../../../AMDGPUUsage.rst:10836
#: ../../../AMDGPUUsage.rst:11860 ../../../AMDGPUUsage.rst:12023
#: ../../../AMDGPUUsage.rst:12343
msgid ""
"Ensures that following loads will not see stale MTYPE NC global data. MTYPE "
"RW and CC memory will never be stale due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:10586
msgid "flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10614
msgid "flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10755 ../../../AMDGPUUsage.rst:11840
msgid "buffer/global_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10812 ../../../AMDGPUUsage.rst:11999
msgid "flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11107 ../../../AMDGPUUsage.rst:11264
#: ../../../AMDGPUUsage.rst:11421 ../../../AMDGPUUsage.rst:11714
#: ../../../AMDGPUUsage.rst:11868 ../../../AMDGPUUsage.rst:12143
msgid "buffer_wbl2 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11111 ../../../AMDGPUUsage.rst:11268
#: ../../../AMDGPUUsage.rst:11428 ../../../AMDGPUUsage.rst:11718
#: ../../../AMDGPUUsage.rst:11872 ../../../AMDGPUUsage.rst:12150
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at agent scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:11163 ../../../AMDGPUUsage.rst:11316
#: ../../../AMDGPUUsage.rst:11491 ../../../AMDGPUUsage.rst:11789
#: ../../../AMDGPUUsage.rst:11948 ../../../AMDGPUUsage.rst:12247
msgid "buffer_wbl2 sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11258
msgid "buffer/global/flat_atomic sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11368
msgid "buffer/global/flat_atomic sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12566
msgid "Memory Model GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12568
msgid "For GFX10-GFX11:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12571 ../../../AMDGPUUsage.rst:14585
#: ../../../AMDGPUUsage.rst:16721
msgid "Each SA has multiple work-group processors (WGP)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12572 ../../../AMDGPUUsage.rst:14586
msgid "Each WGP has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12574
msgid ""
"The wavefronts for a single work-group are executed in the same WGP. In CU "
"wavefront execution mode the wavefronts may be executed by different SIMDs "
"in the same CU. In WGP wavefront execution mode the wavefronts may be "
"executed by different SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:12579 ../../../AMDGPUUsage.rst:14596
msgid ""
"Each WGP has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:12581 ../../../AMDGPUUsage.rst:14598
msgid ""
"All LDS operations of a WGP are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:12584
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12592
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Completion of load/store/sample operations are reported to a wavefront in "
"execution order of other load/store/sample operations performed by that "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12596
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. However, a ``buffer_gl0_inv`` is required for coherence between "
"wavefronts executing in the same work-group as they may be executing on "
"SIMDs of different CUs that access different L0s. A ``buffer_gl0_inv`` is "
"also required for coherence between wavefronts executing in different work-"
"groups as they may be executing on different WGPs."
msgstr ""

#: ../../../AMDGPUUsage.rst:12604 ../../../AMDGPUUsage.rst:14664
msgid ""
"The scalar memory operations access a scalar L0 cache shared by all "
"wavefronts on a WGP. The scalar and vector L0 caches are not coherent. "
"However, scalar operations are used in a restricted way so do not impact the "
"memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12608
msgid ""
"The vector and scalar memory L0 caches use an L1 cache shared by all WGPs on "
"the same SA. Therefore, no special action is required for coherence between "
"the wavefronts of a single work-group. However, a ``buffer_gl1_inv`` is "
"required for coherence between wavefronts executing in different work-groups "
"as they may be executing on different SAs that access different L1s."
msgstr ""

#: ../../../AMDGPUUsage.rst:12613
msgid ""
"The L1 caches have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:12615
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is required to "
"ensure synchronization between vector memory operations of different "
"wavefronts. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory or LDS operation and so can be "
"used to meet the requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12624
msgid "The L1 caches use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:12627
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is "
"required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12638
msgid ""
"On GFX10.3 and GFX11 a memory attached last level (MALL) cache exists for "
"GPU memory. The MALL cache is fully coherent with GPU memory and has no "
"impact on system coherence. All agents (GPU and CPU) access GPU memory "
"through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12662
msgid ""
"CP invalidates the L0 and L1 caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:12663 ../../../AMDGPUUsage.rst:14723
msgid ""
"On dGPU the kernarg backing memory is accessed as MTYPE UC (uncached) to "
"avoid needing to invalidate the L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12668
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from the L0 or L1 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12673
msgid ""
"Wavefronts are executed in native mode with in-order reporting of loads and "
"sample instructions. In this mode vmcnt reports completion of load, atomic "
"with return and sample instructions in order, and the vscnt reports the "
"completion of store and atomic without return in order. See ``MEM_ORDERED`` "
"field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12679 ../../../AMDGPUUsage.rst:14733
msgid "Wavefronts can be executed in WGP or CU wavefront execution mode:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12681 ../../../AMDGPUUsage.rst:14735
msgid ""
"In WGP wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of both CUs of the WGP. Therefore, explicit management of the "
"per CU L0 caches is required for work-group synchronization. Also accesses "
"to L1 at work-group scope need to be explicitly ordered as the accesses from "
"different CUs are not ordered."
msgstr ""

#: ../../../AMDGPUUsage.rst:12686 ../../../AMDGPUUsage.rst:14740
msgid ""
"In CU wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of a single CU of the WGP. Therefore, all global memory access "
"by the work-group access the same L0 which in turn ensures L1 accesses are "
"ordered and so do not require explicit management of the caches for work-"
"group synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:12692 ../../../AMDGPUUsage.rst:14746
msgid ""
"See ``WGP_MODE`` field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table` and :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12696
msgid ""
"The code sequences used to implement the memory model for GFX10-GFX11 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx10-gfx11-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12699
msgid "AMDHSA Memory Model Code Sequences GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12703
msgid "AMDGPU Machine Code GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12715
msgid "buffer/global/flat_load slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12718 ../../../AMDGPUUsage.rst:12749
#: ../../../AMDGPUUsage.rst:12756
msgid "If GFX10, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12722 ../../../AMDGPUUsage.rst:12791
msgid "buffer/global/flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12746
msgid "buffer/global/flat_store glc=1 slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12753
msgid "buffer/global/flat_store dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12758
msgid "s_waitcnt vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12785 ../../../AMDGPUUsage.rst:12819
#: ../../../AMDGPUUsage.rst:12872
msgid "If CU wavefront execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12794 ../../../AMDGPUUsage.rst:12908
#: ../../../AMDGPUUsage.rst:12935
msgid "If GFX11, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12824 ../../../AMDGPUUsage.rst:12836
#: ../../../AMDGPUUsage.rst:12862 ../../../AMDGPUUsage.rst:12898
#: ../../../AMDGPUUsage.rst:12969 ../../../AMDGPUUsage.rst:12984
#: ../../../AMDGPUUsage.rst:13035 ../../../AMDGPUUsage.rst:13184
#: ../../../AMDGPUUsage.rst:13739 ../../../AMDGPUUsage.rst:13796
#: ../../../AMDGPUUsage.rst:13868 ../../../AMDGPUUsage.rst:14139
#: ../../../AMDGPUUsage.rst:14892 ../../../AMDGPUUsage.rst:14904
#: ../../../AMDGPUUsage.rst:14963 ../../../AMDGPUUsage.rst:15040
#: ../../../AMDGPUUsage.rst:15052 ../../../AMDGPUUsage.rst:15076
#: ../../../AMDGPUUsage.rst:15114 ../../../AMDGPUUsage.rst:15268
#: ../../../AMDGPUUsage.rst:15840 ../../../AMDGPUUsage.rst:15900
#: ../../../AMDGPUUsage.rst:15980 ../../../AMDGPUUsage.rst:16268
msgid "If CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12826 ../../../AMDGPUUsage.rst:12847
#: ../../../AMDGPUUsage.rst:12974
msgid ""
"Must happen before the following buffer_gl0_inv and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12834 ../../../AMDGPUUsage.rst:12860
#: ../../../AMDGPUUsage.rst:12896 ../../../AMDGPUUsage.rst:12982
#: ../../../AMDGPUUsage.rst:13005 ../../../AMDGPUUsage.rst:13033
#: ../../../AMDGPUUsage.rst:13182 ../../../AMDGPUUsage.rst:13737
#: ../../../AMDGPUUsage.rst:13794 ../../../AMDGPUUsage.rst:13866
#: ../../../AMDGPUUsage.rst:14137
msgid "buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12878
msgid "If CU wavefront execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12882
msgid ""
"Must happen before the following buffer_gl0_inv and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12905
msgid "buffer/global_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12912 ../../../AMDGPUUsage.rst:13048
#: ../../../AMDGPUUsage.rst:13079 ../../../AMDGPUUsage.rst:13925
#: ../../../AMDGPUUsage.rst:14000
msgid "Must happen before following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12915 ../../../AMDGPUUsage.rst:14979
#: ../../../AMDGPUUsage.rst:17079
msgid "Ensures the load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12920 ../../../AMDGPUUsage.rst:12950
#: ../../../AMDGPUUsage.rst:13057 ../../../AMDGPUUsage.rst:13088
#: ../../../AMDGPUUsage.rst:13267 ../../../AMDGPUUsage.rst:13934
#: ../../../AMDGPUUsage.rst:14009 ../../../AMDGPUUsage.rst:14229
msgid "buffer_gl1_inv; buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12933
msgid "flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12942
msgid "Must happen before following buffer_gl*_invl."
msgstr ""

#: ../../../AMDGPUUsage.rst:12967 ../../../AMDGPUUsage.rst:13043
#: ../../../AMDGPUUsage.rst:13722 ../../../AMDGPUUsage.rst:13920
msgid "s_waitcnt vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12971 ../../../AMDGPUUsage.rst:13020
#: ../../../AMDGPUUsage.rst:13045 ../../../AMDGPUUsage.rst:13076
#: ../../../AMDGPUUsage.rst:13724 ../../../AMDGPUUsage.rst:13922
#: ../../../AMDGPUUsage.rst:13997
msgid ""
"Use vmcnt(0) if atomic with return and vscnt(0) if atomic with no-return."
msgstr ""

#: ../../../AMDGPUUsage.rst:12995 ../../../AMDGPUUsage.rst:13023
#: ../../../AMDGPUUsage.rst:13166 ../../../AMDGPUUsage.rst:13727
#: ../../../AMDGPUUsage.rst:13784 ../../../AMDGPUUsage.rst:13856
#: ../../../AMDGPUUsage.rst:14121
msgid "Must happen before the following buffer_gl0_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:13007 ../../../AMDGPUUsage.rst:13798
#: ../../../AMDGPUUsage.rst:15075 ../../../AMDGPUUsage.rst:15902
msgid "If OpenCL omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:13014
msgid "s_waitcnt lgkmcnt(0) & vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13017
msgid "If CU wavefront execution mode, omit vm/vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13071 ../../../AMDGPUUsage.rst:13992
msgid "s_waitcnt vm/vscnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13103 ../../../AMDGPUUsage.rst:13191
#: ../../../AMDGPUUsage.rst:13285 ../../../AMDGPUUsage.rst:13366
#: ../../../AMDGPUUsage.rst:13417 ../../../AMDGPUUsage.rst:13544
#: ../../../AMDGPUUsage.rst:13605 ../../../AMDGPUUsage.rst:13670
#: ../../../AMDGPUUsage.rst:13804 ../../../AMDGPUUsage.rst:13849
#: ../../../AMDGPUUsage.rst:13875 ../../../AMDGPUUsage.rst:13947
#: ../../../AMDGPUUsage.rst:14024 ../../../AMDGPUUsage.rst:14146
#: ../../../AMDGPUUsage.rst:14253 ../../../AMDGPUUsage.rst:14452
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13106
msgid "If CU wavefront execution mode, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13113 ../../../AMDGPUUsage.rst:13198
#: ../../../AMDGPUUsage.rst:13551 ../../../AMDGPUUsage.rst:13612
#: ../../../AMDGPUUsage.rst:14031 ../../../AMDGPUUsage.rst:14153
msgid "If OpenCL and address space is local, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13120 ../../../AMDGPUUsage.rst:13205
#: ../../../AMDGPUUsage.rst:13290 ../../../AMDGPUUsage.rst:13373
#: ../../../AMDGPUUsage.rst:13421 ../../../AMDGPUUsage.rst:13502
#: ../../../AMDGPUUsage.rst:13558 ../../../AMDGPUUsage.rst:13619
#: ../../../AMDGPUUsage.rst:13808 ../../../AMDGPUUsage.rst:13880
#: ../../../AMDGPUUsage.rst:14044 ../../../AMDGPUUsage.rst:14160
#: ../../../AMDGPUUsage.rst:14455
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0) and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13129 ../../../AMDGPUUsage.rst:13214
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13142 ../../../AMDGPUUsage.rst:13227
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic atomicrmw-"
"no-return-value with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13251 ../../../AMDGPUUsage.rst:14189
msgid "Must happen before the following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:13254 ../../../AMDGPUUsage.rst:15335
#: ../../../AMDGPUUsage.rst:17390
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"caches. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:13299 ../../../AMDGPUUsage.rst:13342
#: ../../../AMDGPUUsage.rst:13382 ../../../AMDGPUUsage.rst:13430
#: ../../../AMDGPUUsage.rst:13473 ../../../AMDGPUUsage.rst:13511
#: ../../../AMDGPUUsage.rst:13567 ../../../AMDGPUUsage.rst:13628
#: ../../../AMDGPUUsage.rst:13690 ../../../AMDGPUUsage.rst:13757
#: ../../../AMDGPUUsage.rst:13817 ../../../AMDGPUUsage.rst:13889
#: ../../../AMDGPUUsage.rst:14053 ../../../AMDGPUUsage.rst:14169
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic/ atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:13305 ../../../AMDGPUUsage.rst:13348
#: ../../../AMDGPUUsage.rst:13389 ../../../AMDGPUUsage.rst:13436
#: ../../../AMDGPUUsage.rst:13479 ../../../AMDGPUUsage.rst:13517
#: ../../../AMDGPUUsage.rst:13574 ../../../AMDGPUUsage.rst:13634
#: ../../../AMDGPUUsage.rst:13696 ../../../AMDGPUUsage.rst:13763
#: ../../../AMDGPUUsage.rst:13823 ../../../AMDGPUUsage.rst:13895
#: ../../../AMDGPUUsage.rst:13967 ../../../AMDGPUUsage.rst:14060
#: ../../../AMDGPUUsage.rst:14176
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:13331 ../../../AMDGPUUsage.rst:13462
#: ../../../AMDGPUUsage.rst:13746 ../../../AMDGPUUsage.rst:14362
msgid "s_waitcnt vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13334 ../../../AMDGPUUsage.rst:13465
#: ../../../AMDGPUUsage.rst:13749 ../../../AMDGPUUsage.rst:14364
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt vscnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13357 ../../../AMDGPUUsage.rst:13488
#: ../../../AMDGPUUsage.rst:13772 ../../../AMDGPUUsage.rst:15433
#: ../../../AMDGPUUsage.rst:15575 ../../../AMDGPUUsage.rst:15876
#: ../../../AMDGPUUsage.rst:17491 ../../../AMDGPUUsage.rst:17632
#: ../../../AMDGPUUsage.rst:17912
msgid ""
"Ensures that all global memory operations have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:13498
msgid "s_waitcnt lgkmcnt(0) &"
msgstr ""

#: ../../../AMDGPUUsage.rst:13498
msgid "vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13580 ../../../AMDGPUUsage.rst:14066
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:13681 ../../../AMDGPUUsage.rst:13952
#: ../../../AMDGPUUsage.rst:14256
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0), and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13852
msgid ""
"If atomic with return, omit vscnt(0), if atomic with no-return, omit "
"vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13859 ../../../AMDGPUUsage.rst:15971
#: ../../../AMDGPUUsage.rst:17989
msgid ""
"Ensures any following global data read is no older than the load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:13961
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:14192 ../../../AMDGPUUsage.rst:16326
#: ../../../AMDGPUUsage.rst:18304
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the caches. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:14281 ../../../AMDGPUUsage.rst:14480
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14297 ../../../AMDGPUUsage.rst:14388
#: ../../../AMDGPUUsage.rst:14496
msgid ""
"s_waitcnt vscnt(0) Must happen after preceding global/generic store atomic/ "
"atomicrmw-no-return-value with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vscnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14372
msgid ""
"s_waitcnt vmcnt(0) Must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14464
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own s_waitcnt lgkmcnt(0) "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14580
msgid "Memory Model GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14582
msgid "For GFX12:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14588 ../../../AMDGPUUsage.rst:16723
msgid "The wavefronts for a single work-group are executed in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14591
msgid ""
"In CU wavefront execution mode the wavefronts may be executed by different "
"SIMDs in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:14593
msgid ""
"In WGP wavefront execution mode the wavefronts may be executed by different "
"SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14601
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_wait_dscnt "
"0x0`` is required to ensure synchronization between LDS operations and "
"vector memory operations between wavefronts of a work-group, but not between "
"operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:14609
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Vector memory operations are divided in different types. Completion of a "
"vector memory operation is reported to a wavefront in-order within a type, "
"but may be out of order between types. The types of vector memory operations "
"(and their associated ``s_wait`` instructions) are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14615
msgid "LDS: ``s_wait_dscnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14616
msgid "Load (global, scratch, flat, buffer and image): ``s_wait_loadcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14617
msgid "Store (global, scratch, flat, buffer and image): ``s_wait_storecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14618
msgid "Sample and Gather4: ``s_wait_samplecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14619
msgid "BVH: ``s_wait_bvhcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14621
msgid ""
"Vector and scalar memory instructions contain a ``SCOPE`` field with values "
"corresponding to each cache level. The ``SCOPE`` determines whether a cache "
"can complete an operation locally or whether it needs to forward the "
"operation to the next cache level. The ``SCOPE`` values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14626
msgid "``SCOPE_CU``: Compute Unit (NOTE: not affected by CU/WGP mode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14627 ../../../AMDGPUUsage.rst:16811
msgid "``SCOPE_SE``: Shader Engine"
msgstr ""

#: ../../../AMDGPUUsage.rst:14628 ../../../AMDGPUUsage.rst:16812
msgid "``SCOPE_DEV``: Device/Agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:14629 ../../../AMDGPUUsage.rst:16813
msgid "``SCOPE_SYS``: System"
msgstr ""

#: ../../../AMDGPUUsage.rst:14631
msgid ""
"When a memory operation with a given ``SCOPE`` reaches a cache with a "
"smaller ``SCOPE`` value, it is forwarded to the next level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14633
msgid ""
"When a memory operation with a given ``SCOPE`` reaches a cache with a "
"``SCOPE`` value greater than or equal to its own, the operation can proceed:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14636
msgid "Reads can hit into the cache"
msgstr ""

#: ../../../AMDGPUUsage.rst:14637
msgid ""
"Writes can happen in this cache and the transaction is acknowledged from "
"this level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14639 ../../../AMDGPUUsage.rst:16829
msgid "RMW operations can be done locally."
msgstr ""

#: ../../../AMDGPUUsage.rst:14641
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` instructions are used to "
"invalidate, write-back and write-back+invalidate caches. The affected "
"cache(s) are controlled by the ``SCOPE:`` of the instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:14644
msgid ""
"``global_inv`` invalidates caches whose scope is strictly smaller than the "
"instruction's. The invalidation requests cannot be reordered with pending or "
"upcoming memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:14647
msgid ""
"``global_wb`` is a writeback operation that additionally ensures previous "
"memory operation done at a lower scope level have reached the ``SCOPE:`` of "
"the ``global_wb``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14651
msgid ""
"``global_wb`` can be omitted for scopes other than ``SCOPE_SYS`` in gfx120x."
msgstr ""

#: ../../../AMDGPUUsage.rst:14654
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. To achieve coherence between wavefronts executing in the same "
"work-group:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14660
msgid "In CU wavefront execution mode, no special action is required."
msgstr ""

#: ../../../AMDGPUUsage.rst:14661
msgid ""
"In WGP wavefront execution mode, a ``global_inv scope:SCOPE_SE`` is required "
"as wavefronts may be executing on SIMDs of different CUs that access "
"different L0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:14668
msgid ""
"The vector and scalar memory L0 caches use an L1 buffer shared by all WGPs "
"on the same SA. The L1 buffer acts as a bridge to L2 for clients within a SA."
msgstr ""

#: ../../../AMDGPUUsage.rst:14670
msgid ""
"The L1 buffers have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:14672
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. Some or all of the wait instructions below are "
"required to ensure synchronization between vector memory operations of "
"different wavefronts. It ensures a previous vector memory operation has "
"completed before executing a subsequent vector memory or LDS operation and "
"so can be used to meet the requirements of acquire, release and sequential "
"consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14682
#: ../../../AMDGPUUsage.rst:14700 ../../../AMDGPUUsage.rst:14806
#: ../../../AMDGPUUsage.rst:14890 ../../../AMDGPUUsage.rst:14974
#: ../../../AMDGPUUsage.rst:16932 ../../../AMDGPUUsage.rst:17025
#: ../../../AMDGPUUsage.rst:17074
msgid "``s_wait_loadcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14683
#: ../../../AMDGPUUsage.rst:14701
msgid "``s_wait_samplecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14684
#: ../../../AMDGPUUsage.rst:14702
msgid "``s_wait_bvhcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14685
#: ../../../AMDGPUUsage.rst:14703 ../../../AMDGPUUsage.rst:14835
#: ../../../AMDGPUUsage.rst:16961
msgid "``s_wait_storecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14687
msgid "The L1 buffers use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:14690
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. Some or all of the wait instructions below "
"are required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:14705
msgid ""
"The L2 cache can be kept coherent with other agents, or ranges of virtual "
"addresses can be set up to bypass it to ensure system coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:14707
msgid ""
"A memory attached last level (MALL) cache exists for GPU memory. The MALL "
"cache is fully coherent with GPU memory and has no impact on system "
"coherence. All agents (GPU and CPU) access GPU memory through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14722
msgid "CP invalidates caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:14728
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from L0."
msgstr ""

#: ../../../AMDGPUUsage.rst:14750
msgid ""
"The code sequences used to implement the memory model for GFX12 are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14753
msgid ""
"The mapping of LLVM IR syncscope to GFX12 instruction ``scope`` operands is "
"defined in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-scopes-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14756
msgid ""
"The table only applies if and only if it is directly referenced by an entry "
"in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-table`, and it only "
"applies to the instruction in the code sequence that references the table."
msgstr ""

#: ../../../AMDGPUUsage.rst:14760
msgid "AMDHSA Memory Model Code Sequences GFX12 - Instruction Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:14764 ../../../AMDGPUUsage.rst:16892
msgid "LLVM syncscope"
msgstr ""

#: ../../../AMDGPUUsage.rst:14764
msgid "CU wavefront execution mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:14764
msgid "WGP wavefront execution mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:14768 ../../../AMDGPUUsage.rst:14769
#: ../../../AMDGPUUsage.rst:14774 ../../../AMDGPUUsage.rst:14775
#: ../../../AMDGPUUsage.rst:16896 ../../../AMDGPUUsage.rst:16897
msgid "``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14770 ../../../AMDGPUUsage.rst:14776
#: ../../../AMDGPUUsage.rst:16898
msgid "``scope:SCOPE_DEV``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14771 ../../../AMDGPUUsage.rst:14777
#: ../../../AMDGPUUsage.rst:16899
msgid "``scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14774
msgid "one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14775
msgid "system-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14776
msgid "agent-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14777
msgid "workgroup-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14778
msgid "wavefront-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14779
msgid "singlethread-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14782
msgid "AMDHSA Memory Model Code Sequences GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14786
msgid "AMDGPU Machine Code GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14798 ../../../AMDGPUUsage.rst:16924
msgid "buffer/global/flat_load ``th:TH_LOAD_NT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14803 ../../../AMDGPUUsage.rst:16929
msgid "buffer/global/flat_load ``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14827 ../../../AMDGPUUsage.rst:16953
msgid "buffer/global/flat_store ``th:TH_STORE_NT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14832 ../../../AMDGPUUsage.rst:16958
msgid "buffer/global/flat_store ``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14859 ../../../AMDGPUUsage.rst:14867
#: ../../../AMDGPUUsage.rst:14875 ../../../AMDGPUUsage.rst:14888
#: ../../../AMDGPUUsage.rst:14939 ../../../AMDGPUUsage.rst:14972
#: ../../../AMDGPUUsage.rst:14986 ../../../AMDGPUUsage.rst:14999
#: ../../../AMDGPUUsage.rst:15015 ../../../AMDGPUUsage.rst:15031
#: ../../../AMDGPUUsage.rst:15085 ../../../AMDGPUUsage.rst:15123
#: ../../../AMDGPUUsage.rst:15142 ../../../AMDGPUUsage.rst:15155
#: ../../../AMDGPUUsage.rst:15178 ../../../AMDGPUUsage.rst:15349
#: ../../../AMDGPUUsage.rst:15403 ../../../AMDGPUUsage.rst:15493
#: ../../../AMDGPUUsage.rst:15545 ../../../AMDGPUUsage.rst:15634
#: ../../../AMDGPUUsage.rst:15819 ../../../AMDGPUUsage.rst:15954
#: ../../../AMDGPUUsage.rst:16039 ../../../AMDGPUUsage.rst:16059
#: ../../../AMDGPUUsage.rst:16121 ../../../AMDGPUUsage.rst:16146
#: ../../../AMDGPUUsage.rst:16365
msgid ""
"Apply :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-scopes-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14886
msgid "buffer/global_load ``scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14894 ../../../AMDGPUUsage.rst:14915
#: ../../../AMDGPUUsage.rst:15042
msgid ""
"Must happen before the following ``global_inv`` and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:14902 ../../../AMDGPUUsage.rst:14928
#: ../../../AMDGPUUsage.rst:14961 ../../../AMDGPUUsage.rst:15050
#: ../../../AMDGPUUsage.rst:15073 ../../../AMDGPUUsage.rst:15112
#: ../../../AMDGPUUsage.rst:15266 ../../../AMDGPUUsage.rst:15838
#: ../../../AMDGPUUsage.rst:15898 ../../../AMDGPUUsage.rst:15978
#: ../../../AMDGPUUsage.rst:16266
msgid "``global_inv scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14912
#: ../../../AMDGPUUsage.rst:15060 ../../../AMDGPUUsage.rst:15885
#: ../../../AMDGPUUsage.rst:17035 ../../../AMDGPUUsage.rst:17156
#: ../../../AMDGPUUsage.rst:17921
msgid "``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14930
msgid "If OpenCL or CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:14937 ../../../AMDGPUUsage.rst:14997
#: ../../../AMDGPUUsage.rst:17050 ../../../AMDGPUUsage.rst:17097
msgid "flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**CU wavefront execution mode:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:14946 ../../../AMDGPUUsage.rst:15004
#: ../../../AMDGPUUsage.rst:15101 ../../../AMDGPUUsage.rst:15197
#: ../../../AMDGPUUsage.rst:15967 ../../../AMDGPUUsage.rst:15997
#: ../../../AMDGPUUsage.rst:16080 ../../../AMDGPUUsage.rst:16393
#: ../../../AMDGPUUsage.rst:16591 ../../../AMDGPUUsage.rst:17057
#: ../../../AMDGPUUsage.rst:17104 ../../../AMDGPUUsage.rst:17184
#: ../../../AMDGPUUsage.rst:17275 ../../../AMDGPUUsage.rst:17988
#: ../../../AMDGPUUsage.rst:18005 ../../../AMDGPUUsage.rst:18084
#: ../../../AMDGPUUsage.rst:18369 ../../../AMDGPUUsage.rst:18559
msgid "If OpenCL, omit ``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14947
msgid ""
"Must happen before the following ``global_inv`` and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:14976 ../../../AMDGPUUsage.rst:15005
#: ../../../AMDGPUUsage.rst:15132 ../../../AMDGPUUsage.rst:16048
#: ../../../AMDGPUUsage.rst:16135 ../../../AMDGPUUsage.rst:17076
#: ../../../AMDGPUUsage.rst:17105 ../../../AMDGPUUsage.rst:17208
#: ../../../AMDGPUUsage.rst:18054 ../../../AMDGPUUsage.rst:18137
msgid "Must happen before following ``global_inv``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14984 ../../../AMDGPUUsage.rst:15013
#: ../../../AMDGPUUsage.rst:15140 ../../../AMDGPUUsage.rst:15176
#: ../../../AMDGPUUsage.rst:15347 ../../../AMDGPUUsage.rst:16057
#: ../../../AMDGPUUsage.rst:16144 ../../../AMDGPUUsage.rst:17084
#: ../../../AMDGPUUsage.rst:17113 ../../../AMDGPUUsage.rst:17216
#: ../../../AMDGPUUsage.rst:17256 ../../../AMDGPUUsage.rst:17402
#: ../../../AMDGPUUsage.rst:18063 ../../../AMDGPUUsage.rst:18146
#: ../../../AMDGPUUsage.rst:18341
msgid "``global_inv``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15032 ../../../AMDGPUUsage.rst:15086
#: ../../../AMDGPUUsage.rst:15124 ../../../AMDGPUUsage.rst:15156
#: ../../../AMDGPUUsage.rst:17141 ../../../AMDGPUUsage.rst:17174
#: ../../../AMDGPUUsage.rst:17200 ../../../AMDGPUUsage.rst:17236
msgid "If atomic with return, use ``th:TH_ATOMIC_RETURN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**Atomic with return:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**Atomic without return:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:15063 ../../../AMDGPUUsage.rst:15102
#: ../../../AMDGPUUsage.rst:15250 ../../../AMDGPUUsage.rst:15828
#: ../../../AMDGPUUsage.rst:15888 ../../../AMDGPUUsage.rst:15968
#: ../../../AMDGPUUsage.rst:16250
msgid "Must happen before the following ``global_inv``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15096
msgid ""
"If CU wavefront execution mode, omit all for atomics without return, and "
"only emit ``s_wait_dscnt 0x0`` for atomics with return."
msgstr ""

#: ../../../AMDGPUUsage.rst:15166 ../../../AMDGPUUsage.rst:17246
msgid "If OpenCL, omit dscnt"
msgstr ""

#: ../../../AMDGPUUsage.rst:15167 ../../../AMDGPUUsage.rst:17247
msgid "Must happen before following global_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:15198 ../../../AMDGPUUsage.rst:15280
#: ../../../AMDGPUUsage.rst:15645 ../../../AMDGPUUsage.rst:15712
#: ../../../AMDGPUUsage.rst:17276 ../../../AMDGPUUsage.rst:17341
#: ../../../AMDGPUUsage.rst:17701 ../../../AMDGPUUsage.rst:17762
msgid "If OpenCL and address space is local, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15203 ../../../AMDGPUUsage.rst:15285
msgid ""
"Note: we don't have to use ``s_wait_samplecnt 0x0`` or ``s_wait_bvhcnt 0x0`` "
"because there are no atomic sample or BVH instructions that the fence could "
"pair with."
msgstr ""

#: ../../../AMDGPUUsage.rst:15209 ../../../AMDGPUUsage.rst:15291
#: ../../../AMDGPUUsage.rst:15367 ../../../AMDGPUUsage.rst:15412
#: ../../../AMDGPUUsage.rst:15453 ../../../AMDGPUUsage.rst:15507
#: ../../../AMDGPUUsage.rst:15554 ../../../AMDGPUUsage.rst:15595
#: ../../../AMDGPUUsage.rst:15651 ../../../AMDGPUUsage.rst:15717
#: ../../../AMDGPUUsage.rst:15780 ../../../AMDGPUUsage.rst:15854
#: ../../../AMDGPUUsage.rst:15915 ../../../AMDGPUUsage.rst:15999
#: ../../../AMDGPUUsage.rst:16082 ../../../AMDGPUUsage.rst:16176
#: ../../../AMDGPUUsage.rst:16296 ../../../AMDGPUUsage.rst:16395
#: ../../../AMDGPUUsage.rst:16500 ../../../AMDGPUUsage.rst:16593
#: ../../../AMDGPUUsage.rst:17281 ../../../AMDGPUUsage.rst:17346
#: ../../../AMDGPUUsage.rst:17424 ../../../AMDGPUUsage.rst:17472
#: ../../../AMDGPUUsage.rst:17509 ../../../AMDGPUUsage.rst:17565
#: ../../../AMDGPUUsage.rst:17613 ../../../AMDGPUUsage.rst:17650
#: ../../../AMDGPUUsage.rst:17707 ../../../AMDGPUUsage.rst:17767
#: ../../../AMDGPUUsage.rst:17829 ../../../AMDGPUUsage.rst:17892
#: ../../../AMDGPUUsage.rst:17936 ../../../AMDGPUUsage.rst:18007
#: ../../../AMDGPUUsage.rst:18086 ../../../AMDGPUUsage.rst:18176
#: ../../../AMDGPUUsage.rst:18280 ../../../AMDGPUUsage.rst:18371
#: ../../../AMDGPUUsage.rst:18472 ../../../AMDGPUUsage.rst:18561
msgid "The waits can be independently moved according to the following rules:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15213 ../../../AMDGPUUsage.rst:15295
#: ../../../AMDGPUUsage.rst:17285 ../../../AMDGPUUsage.rst:17350
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15226 ../../../AMDGPUUsage.rst:15308
#: ../../../AMDGPUUsage.rst:17298 ../../../AMDGPUUsage.rst:17363
msgid ""
"``s_wait_storecnt 0x0`` must happen after any preceding global/generic "
"atomicrmw-no-return-value with an equal or wider sync scope and memory "
"ordering stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15238 ../../../AMDGPUUsage.rst:15320
#: ../../../AMDGPUUsage.rst:17310 ../../../AMDGPUUsage.rst:17375
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15279 ../../../AMDGPUUsage.rst:15366
#: ../../../AMDGPUUsage.rst:15452 ../../../AMDGPUUsage.rst:15504
#: ../../../AMDGPUUsage.rst:15594 ../../../AMDGPUUsage.rst:15644
#: ../../../AMDGPUUsage.rst:15773 ../../../AMDGPUUsage.rst:16133
#: ../../../AMDGPUUsage.rst:17340 ../../../AMDGPUUsage.rst:17423
#: ../../../AMDGPUUsage.rst:17508 ../../../AMDGPUUsage.rst:17564
#: ../../../AMDGPUUsage.rst:17649 ../../../AMDGPUUsage.rst:17700
#: ../../../AMDGPUUsage.rst:17822 ../../../AMDGPUUsage.rst:18135
msgid "If OpenCL, omit ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15332 ../../../AMDGPUUsage.rst:16323
#: ../../../AMDGPUUsage.rst:17387 ../../../AMDGPUUsage.rst:18301
msgid "Must happen before the following ``global_inv``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15371 ../../../AMDGPUUsage.rst:15416
#: ../../../AMDGPUUsage.rst:15457 ../../../AMDGPUUsage.rst:15511
#: ../../../AMDGPUUsage.rst:15558 ../../../AMDGPUUsage.rst:15599
#: ../../../AMDGPUUsage.rst:15655 ../../../AMDGPUUsage.rst:15721
#: ../../../AMDGPUUsage.rst:15784 ../../../AMDGPUUsage.rst:15858
#: ../../../AMDGPUUsage.rst:15919 ../../../AMDGPUUsage.rst:16003
#: ../../../AMDGPUUsage.rst:16180 ../../../AMDGPUUsage.rst:16300
msgid ""
"``s_wait_loadcnt 0x0``, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after any preceding global/generic load/load atomic/ atomicrmw-"
"with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15379 ../../../AMDGPUUsage.rst:15424
#: ../../../AMDGPUUsage.rst:15519 ../../../AMDGPUUsage.rst:15566
#: ../../../AMDGPUUsage.rst:15664 ../../../AMDGPUUsage.rst:15792
#: ../../../AMDGPUUsage.rst:15866 ../../../AMDGPUUsage.rst:15927
#: ../../../AMDGPUUsage.rst:16189 ../../../AMDGPUUsage.rst:17434
#: ../../../AMDGPUUsage.rst:17482 ../../../AMDGPUUsage.rst:17575
#: ../../../AMDGPUUsage.rst:17623 ../../../AMDGPUUsage.rst:17718
#: ../../../AMDGPUUsage.rst:17839 ../../../AMDGPUUsage.rst:17902
#: ../../../AMDGPUUsage.rst:17946 ../../../AMDGPUUsage.rst:18187
msgid ""
"``s_wait_storecnt 0x0`` must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15386 ../../../AMDGPUUsage.rst:15474
#: ../../../AMDGPUUsage.rst:15526 ../../../AMDGPUUsage.rst:15615
#: ../../../AMDGPUUsage.rst:15737 ../../../AMDGPUUsage.rst:15799
#: ../../../AMDGPUUsage.rst:15934 ../../../AMDGPUUsage.rst:16019
#: ../../../AMDGPUUsage.rst:16101 ../../../AMDGPUUsage.rst:16316
#: ../../../AMDGPUUsage.rst:17441 ../../../AMDGPUUsage.rst:17528
#: ../../../AMDGPUUsage.rst:17582 ../../../AMDGPUUsage.rst:17668
#: ../../../AMDGPUUsage.rst:17785 ../../../AMDGPUUsage.rst:17846
#: ../../../AMDGPUUsage.rst:17953 ../../../AMDGPUUsage.rst:18020
#: ../../../AMDGPUUsage.rst:18099 ../../../AMDGPUUsage.rst:18294
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:15442 ../../../AMDGPUUsage.rst:15584
#: ../../../AMDGPUUsage.rst:15696 ../../../AMDGPUUsage.rst:15987
#: ../../../AMDGPUUsage.rst:16070 ../../../AMDGPUUsage.rst:16275
msgid "``global_wb scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15444 ../../../AMDGPUUsage.rst:15586
#: ../../../AMDGPUUsage.rst:15698 ../../../AMDGPUUsage.rst:15989
#: ../../../AMDGPUUsage.rst:16072 ../../../AMDGPUUsage.rst:16277
msgid "If agent scope, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:15466 ../../../AMDGPUUsage.rst:15607
#: ../../../AMDGPUUsage.rst:15729 ../../../AMDGPUUsage.rst:16011
#: ../../../AMDGPUUsage.rst:16094 ../../../AMDGPUUsage.rst:16309
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb`` if present, or any "
"preceding global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15505
msgid "If OpenCL and CU wavefront execution mode, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15533 ../../../AMDGPUUsage.rst:15573
#: ../../../AMDGPUUsage.rst:15622 ../../../AMDGPUUsage.rst:17589
#: ../../../AMDGPUUsage.rst:17630 ../../../AMDGPUUsage.rst:17675
msgid "Must happen before the following atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:15553 ../../../AMDGPUUsage.rst:16499
#: ../../../AMDGPUUsage.rst:17612 ../../../AMDGPUUsage.rst:18471
msgid "If OpenCL, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15671 ../../../AMDGPUUsage.rst:16195
#: ../../../AMDGPUUsage.rst:17725 ../../../AMDGPUUsage.rst:18193
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**OpenCL:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:15711 ../../../AMDGPUUsage.rst:17761
msgid "If OpenCl, omit ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15820 ../../../AMDGPUUsage.rst:15955
#: ../../../AMDGPUUsage.rst:16040 ../../../AMDGPUUsage.rst:16122
#: ../../../AMDGPUUsage.rst:17872 ../../../AMDGPUUsage.rst:17978
#: ../../../AMDGPUUsage.rst:18046 ../../../AMDGPUUsage.rst:18124
msgid "If atomic with return, use ``th:TH_ATOMIC_RETURN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15882
msgid "1  | ``s_wait_bvhcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15914 ../../../AMDGPUUsage.rst:17935
msgid "If OpenCL, omit ``s_wait_loadcnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16086
msgid ""
"``s_wait_loadcnt 0x0``, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after any preceding global/generic load/load atomic atomicrmw-"
"with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:16165 ../../../AMDGPUUsage.rst:16285
#: ../../../AMDGPUUsage.rst:18165 ../../../AMDGPUUsage.rst:18269
msgid "If OpenCL and address space is not generic, omit ``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16169 ../../../AMDGPUUsage.rst:16289
#: ../../../AMDGPUUsage.rst:18169 ../../../AMDGPUUsage.rst:18273
msgid ""
"If OpenCL and address space is local, omit all but ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16363
msgid "``global_inv scope:``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16399 ../../../AMDGPUUsage.rst:18375
msgid ""
"``s_wait_dscnt 0x0`` must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own ``s_wait_dscnt "
"0x0`` and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16414
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own waits and so do not need to "
"be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16431 ../../../AMDGPUUsage.rst:16521
#: ../../../AMDGPUUsage.rst:16630 ../../../AMDGPUUsage.rst:18405
#: ../../../AMDGPUUsage.rst:18491 ../../../AMDGPUUsage.rst:18596
msgid ""
"``s_wait_storecnt 0x0`` Must happen after preceding global/generic store "
"atomic/ atomicrmw-no-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own "
"``s_wait_storecnt 0x0`` and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16446 ../../../AMDGPUUsage.rst:18420
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The ``s_wait``\\s could be placed "
"after seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16504
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"Must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own ``s_wait``\\s and so do not "
"need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16537 ../../../AMDGPUUsage.rst:18507
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16597 ../../../AMDGPUUsage.rst:18565
msgid ""
"``s_wait_dscnt 0x0`` must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own ``s_wait_dscnt 0x0`` "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16613
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own ``s_wait``\\s and so do not "
"need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16646 ../../../AMDGPUUsage.rst:18612
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The ``s_wait``\\s could be placed "
"after seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16713
msgid "Memory Model GFX125x"
msgstr ""

#: ../../../AMDGPUUsage.rst:16715
msgid "For GFX125x:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16717
msgid "**Device Structure:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:16719
msgid "Each agent has multiple shader engines (SE)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16720
msgid "Each SE has multiple shader arrays (SA)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16722
msgid "Each WGP has 4 SIMD32 (2 SIMD32-pairs) that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:16726
msgid "**Device Memory:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:16728
msgid ""
"Each WGP has a single write-through WGP cache (WGP$) shared by the "
"wavefronts of the work-groups executing on it. The WGP$ is divided between "
"LDS and vector L0 memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:16731
msgid "Vector L0 memory holds clean data only."
msgstr ""

#: ../../../AMDGPUUsage.rst:16733
msgid ""
"Each WGP$ has two request queues; one per SIMD32-pair. Each queue can handle "
"both LDS and vector L0 requests. Requests in one queue are executed serially "
"and in-order, but are not kept in order with the other queue."
msgstr ""

#: ../../../AMDGPUUsage.rst:16736
msgid ""
"The scalar memory operations access a scalar L0 cache shared by all "
"wavefronts on a WGP. The scalar and vector L0 caches are not kept coherent "
"by hardware. However, scalar operations are used in a restricted way so do "
"not impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16740
msgid ""
"The vector and scalar memory L0 caches are both clients of an L1 buffer "
"shared by all WGPs on the same SE."
msgstr ""

#: ../../../AMDGPUUsage.rst:16742
msgid ""
"L1 buffers have separate request queues for each WGP$ it serves. Requests in "
"one queue are executed serially and in-order, but are not kept in order with "
"other queues."
msgstr ""

#: ../../../AMDGPUUsage.rst:16744
msgid "L1 buffers are clients of the L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:16745
msgid ""
"There may be multiple L2 caches per agent. Ranges of virtual addresses can "
"be set up as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16747
msgid ""
"Be non-hardware-coherent; copies of the data are not coherent between "
"multiple L2s."
msgstr ""

#: ../../../AMDGPUUsage.rst:16748
msgid ""
"Be read-write hardware-coherent with other L2 caches on the same or other "
"agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:16749
msgid "Bypass L2 entirely to ensure system coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:16751
msgid ""
"L2 caches have multiple memory channels to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:16754
msgid "**Memory Model:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:16758
msgid ""
"This section is currently incomplete as work on the compiler is still "
"ongoing. The following is a non-exhaustive list of unimplemented/"
"undocumented features: non-volatile bit code sequences, monitor and wait, "
"globally accessing scratch atomics, multicast loads, barriers (including "
"split barriers) and cooperative atomics. Scalar operations memory model "
"needs more elaboration as well."
msgstr ""

#: ../../../AMDGPUUsage.rst:16764
msgid ""
"Vector memory operations are performed as wavefront wide operations, with "
"the ``EXEC`` mask predicating which lanes execute."
msgstr ""

#: ../../../AMDGPUUsage.rst:16766
msgid ""
"Consecutive vector memory operations from the same wavefront are issued in "
"program order. Vector memory operations are issued (and executed) in no "
"particular order between wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:16768
msgid ""
"Wave execution of a vector memory operation instruction issues (initiates) "
"the operation, but completion occurs an unspecified amount of time later. "
"The ``s_wait_*cnt`` instructions must be used to determine if the operation "
"has completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:16771
msgid ""
"The types of vector memory operations (and their associated ``s_wait_*cnt`` "
"instructions) are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16773
msgid "Load (global, scratch, flat, buffer): ``s_wait_loadcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16774
msgid "Store (global, scratch, flat, buffer): ``s_wait_storecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16775
msgid "non-ASYNC LDS: ``s_wait_dscnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16776
msgid "ASYNC LDS: ``s_wait_asynccnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16777
msgid "Tensor: ``s_wait_tensorcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16779
msgid ""
"``s_wait_xcnt`` is a counter that is incremented when a memory operation is "
"issued, and decremented when memory address translation for that instruction "
"is completed. Waiting on a memory counter ``s_wait_*cnt N`` also waits on "
"``s_wait_xcnt N``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16783
msgid ""
"``s_wait_xcnt 0x0`` is required before flat and global atomic stores/read-"
"modify-write operations to guarantee atomicity during a xnack replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:16786
msgid ""
"Within a wavefront, vector memory operation completion (``s_wait_*cnt`` "
"decrement) is reported in order of issue within a type, but in no particular "
"order between types."
msgstr ""

#: ../../../AMDGPUUsage.rst:16788
msgid ""
"Within a wavefront, the order in which data is returned to registers by a "
"vector memory operation can be different from the order in which the vector "
"memory operations were issued."
msgstr ""

#: ../../../AMDGPUUsage.rst:16791
msgid ""
"Thus, a ``s_wait_*cnt`` instruction must be used to prevent multiple vector "
"memory operations that return results to the same register from executing "
"concurrently as they may not return their results in instruction issue "
"order, even though they will be reported as completed in instruction issue "
"order by the decrementing of the counter."
msgstr ""

#: ../../../AMDGPUUsage.rst:16796
msgid ""
"Within a wavefront, consecutive loads and store to the same address will be "
"processed in program order by the memory subsystem. Loads and stores to "
"different addresses may be processed out of order with respect to a "
"different address."
msgstr ""

#: ../../../AMDGPUUsage.rst:16799
msgid ""
"All non-ASYNC LDS vector memory operations of a WGP are performed as "
"wavefront wide operations in a global order and involve no caching. "
"Completion is reported to a wavefront in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:16802
msgid ""
"ASYNC LDS and tensor vector memory operations are not covered by the memory "
"model implemented by the AMDGPU backend. Neither ``s_wait_asynccnt`` nor "
"``s_wait_tensorcnt`` are inserted automatically. They must be emitted using "
"compiler built-in calls."
msgstr ""

#: ../../../AMDGPUUsage.rst:16805
msgid ""
"Some vector memory operations contain a ``SCOPE`` field with values "
"corresponding to each cache level. The ``SCOPE`` determines whether a cache "
"can complete an operation locally or whether it needs to forward the "
"operation to the next cache level. The ``SCOPE`` values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16810
msgid "``SCOPE_CU``: WGP"
msgstr ""

#: ../../../AMDGPUUsage.rst:16815
msgid ""
"Each cache is assigned a ``SCOPE`` by the hardware depending on the agent's "
"configuration."
msgstr ""

#: ../../../AMDGPUUsage.rst:16818
msgid ""
"This ensures that ``SCOPE_DEV`` can always be used to implement agent "
"coherence, even in the presence of multiple non-coherent L2 caches on the "
"same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:16821
msgid ""
"When a vector memory operation with a given ``SCOPE`` reaches a cache with a "
"smaller ``SCOPE`` value, it is forwarded to the next level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:16823
msgid ""
"When a vector memory operation with a given ``SCOPE`` reaches a cache with a "
"``SCOPE`` value greater than or equal to its own, the operation can proceed:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16826
msgid "Reads can hit into the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:16827
msgid ""
"Writes can happen in this cache and completion (``s_wait`` decrement) can be "
"reported."
msgstr ""

#: ../../../AMDGPUUsage.rst:16831
msgid ""
"Some memory operations contain a ``nv`` bit, for \"non-volatile\", which "
"indicates memory that is not expected to change during a kernel's execution. "
"This information is propagated to the cache lines for that address (referred "
"to as ``$nv``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16836
msgid ""
"When ``nv=0`` reads hit dirty ``$nv=1`` data in cache, the hardware will "
"writeback the data to the next level in the hierarchy and then subsequently "
"read it again, updating the cache line with a clean ``$nv=0`` copy of the "
"data."
msgstr ""

#: ../../../AMDGPUUsage.rst:16840
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` are cache control "
"instructions. The affected cache(s) are controlled by the ``SCOPE`` of the "
"instruction. Only caches whose scope is strictly smaller than the "
"instruction's are affected."
msgstr ""

#: ../../../AMDGPUUsage.rst:16844
msgid ""
"``global_inv`` invalidates the data in affected caches so that subsequent "
"reads will re-read from the next level in the cache hierarchy. The "
"invalidation requests cannot be reordered with pending or upcoming memory "
"operations. Instruction completion is reported using ``s_wait_loadcnt``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16848
msgid ""
"``global_wb``  flushes the dirty data in affected caches to the next level "
"in the cache hierarchy. This instruction additionally ensures previous "
"memory operation done at a lower scope level have reached the desired "
"``SCOPE:``. Instruction completion is reported using ``s_wait_storecnt`` "
"once all data has been acknowledged by the next level in the cache hierarchy."
msgstr ""

#: ../../../AMDGPUUsage.rst:16853
msgid ""
"``global_wbinv`` performs a ``global_inv`` then a ``global_wb``. Instruction "
"completion is reported using ``s_wait_storecnt``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16855
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` with ``nv=0`` can only "
"affect ``$nv=0`` cache lines, whereas ``nv=1`` can affect all cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:16857
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` behave like memory "
"operations issued to every address at the same time. They are kept in order "
"with other memory operations from the same wave."
msgstr ""

#: ../../../AMDGPUUsage.rst:16870
msgid "Atomics in the scratch address space are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16872
msgid ""
"Data types <= 32 bits: The instruction is converted into an atomic in the "
"generic (``flat``) address space. All properties of the atomic (atomic "
"ordering, volatility, alignment, etc.) are preserved. Refer to the generic "
"address space code sequences for further information."
msgstr ""

#: ../../../AMDGPUUsage.rst:16876
msgid "Data types >32 bits: unsupported and an error is emitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:16878
msgid ""
"The code sequences used to implement the memory model for GFX125x are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16881
msgid ""
"The mapping of LLVM IR syncscope to GFX125x instruction ``scope`` operands "
"is defined in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-scopes-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16884
msgid ""
"The table only applies if and only if it is directly referenced by an entry "
"in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-table`, and it "
"only applies to the instruction in the code sequence that references the "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:16888
msgid "AMDHSA Memory Model Code Sequences GFX125x - Instruction Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:16892
msgid "ISA"
msgstr ""

#: ../../../AMDGPUUsage.rst:16896
msgid "*none*, one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16897
msgid "system, system-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16898
msgid "agent, agent-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16899
msgid "cluster, cluster-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16900
msgid "workgroup, workgroup-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16900 ../../../AMDGPUUsage.rst:16901
#: ../../../AMDGPUUsage.rst:16902
msgid "``scope:SCOPE_CU`` [1]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:16901
msgid "wavefront, wavefront-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16902
msgid "singlethread, singlethread-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16905
msgid ""
"``SCOPE_CU`` is the default ``scope:`` emitted by the compiler. It will be "
"omitted when instructions are emitted in textual form by the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:16908
msgid "AMDHSA Memory Model Code Sequences GFX125x"
msgstr ""

#: ../../../AMDGPUUsage.rst:16912
msgid "AMDGPU Machine Code GFX125x"
msgstr ""

#: ../../../AMDGPUUsage.rst:16986 ../../../AMDGPUUsage.rst:16995
#: ../../../AMDGPUUsage.rst:17007 ../../../AMDGPUUsage.rst:17070
#: ../../../AMDGPUUsage.rst:17097 ../../../AMDGPUUsage.rst:17192
#: ../../../AMDGPUUsage.rst:17229 ../../../AMDGPUUsage.rst:17336
#: ../../../AMDGPUUsage.rst:17420 ../../../AMDGPUUsage.rst:17561
#: ../../../AMDGPUUsage.rst:17697 ../../../AMDGPUUsage.rst:17819
#: ../../../AMDGPUUsage.rst:17932 ../../../AMDGPUUsage.rst:18162
#: ../../../AMDGPUUsage.rst:18555 ../../../AMDGPUUsage.rst:18662
#: ../../../AMDGPUUsage.rst:18668 ../../../AMDGPUUsage.rst:18674
msgid "cluster"
msgstr ""

#: ../../../AMDGPUUsage.rst:16985 ../../../AMDGPUUsage.rst:16999
#: ../../../AMDGPUUsage.rst:17011 ../../../AMDGPUUsage.rst:17023
#: ../../../AMDGPUUsage.rst:17052 ../../../AMDGPUUsage.rst:17072
#: ../../../AMDGPUUsage.rst:17086 ../../../AMDGPUUsage.rst:17099
#: ../../../AMDGPUUsage.rst:17115 ../../../AMDGPUUsage.rst:17140
#: ../../../AMDGPUUsage.rst:17173 ../../../AMDGPUUsage.rst:17199
#: ../../../AMDGPUUsage.rst:17218 ../../../AMDGPUUsage.rst:17235
#: ../../../AMDGPUUsage.rst:17258 ../../../AMDGPUUsage.rst:17404
#: ../../../AMDGPUUsage.rst:17465 ../../../AMDGPUUsage.rst:17502
#: ../../../AMDGPUUsage.rst:17552 ../../../AMDGPUUsage.rst:17606
#: ../../../AMDGPUUsage.rst:17643 ../../../AMDGPUUsage.rst:17692
#: ../../../AMDGPUUsage.rst:17752 ../../../AMDGPUUsage.rst:17871
#: ../../../AMDGPUUsage.rst:17977 ../../../AMDGPUUsage.rst:17999
#: ../../../AMDGPUUsage.rst:18045 ../../../AMDGPUUsage.rst:18065
#: ../../../AMDGPUUsage.rst:18078 ../../../AMDGPUUsage.rst:18123
#: ../../../AMDGPUUsage.rst:18148 ../../../AMDGPUUsage.rst:18263
#: ../../../AMDGPUUsage.rst:18343
msgid ""
"Apply :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-scopes-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16992 ../../../AMDGPUUsage.rst:17004
#: ../../../AMDGPUUsage.rst:17126 ../../../AMDGPUUsage.rst:17133
#: ../../../AMDGPUUsage.rst:17167 ../../../AMDGPUUsage.rst:17192
#: ../../../AMDGPUUsage.rst:17229 ../../../AMDGPUUsage.rst:17412
#: ../../../AMDGPUUsage.rst:17458 ../../../AMDGPUUsage.rst:17545
#: ../../../AMDGPUUsage.rst:17554 ../../../AMDGPUUsage.rst:17599
#: ../../../AMDGPUUsage.rst:17685 ../../../AMDGPUUsage.rst:17812
#: ../../../AMDGPUUsage.rst:17864 ../../../AMDGPUUsage.rst:17971
#: ../../../AMDGPUUsage.rst:18038 ../../../AMDGPUUsage.rst:18117
msgid "``s_wait_xcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16994 ../../../AMDGPUUsage.rst:17006
#: ../../../AMDGPUUsage.rst:17128 ../../../AMDGPUUsage.rst:17135
#: ../../../AMDGPUUsage.rst:17169 ../../../AMDGPUUsage.rst:17194
#: ../../../AMDGPUUsage.rst:17231 ../../../AMDGPUUsage.rst:17414
#: ../../../AMDGPUUsage.rst:17460 ../../../AMDGPUUsage.rst:17547
#: ../../../AMDGPUUsage.rst:17556 ../../../AMDGPUUsage.rst:17601
#: ../../../AMDGPUUsage.rst:17687 ../../../AMDGPUUsage.rst:17814
#: ../../../AMDGPUUsage.rst:17866 ../../../AMDGPUUsage.rst:17973
#: ../../../AMDGPUUsage.rst:18040 ../../../AMDGPUUsage.rst:18119
msgid "Ensure operation remains atomic even during a xnack replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:16995 ../../../AMDGPUUsage.rst:17007
#: ../../../AMDGPUUsage.rst:17129 ../../../AMDGPUUsage.rst:17136
#: ../../../AMDGPUUsage.rst:17415 ../../../AMDGPUUsage.rst:17461
#: ../../../AMDGPUUsage.rst:17548 ../../../AMDGPUUsage.rst:17557
#: ../../../AMDGPUUsage.rst:17602 ../../../AMDGPUUsage.rst:17688
#: ../../../AMDGPUUsage.rst:17815 ../../../AMDGPUUsage.rst:17867
msgid "Only needed for ``flat`` and ``global`` operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:17195 ../../../AMDGPUUsage.rst:18041
msgid "Only needed for ``global`` operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:17428 ../../../AMDGPUUsage.rst:17476
#: ../../../AMDGPUUsage.rst:17513 ../../../AMDGPUUsage.rst:17569
#: ../../../AMDGPUUsage.rst:17617 ../../../AMDGPUUsage.rst:17654
#: ../../../AMDGPUUsage.rst:17711 ../../../AMDGPUUsage.rst:17771
#: ../../../AMDGPUUsage.rst:17833 ../../../AMDGPUUsage.rst:17896
#: ../../../AMDGPUUsage.rst:17940 ../../../AMDGPUUsage.rst:18011
#: ../../../AMDGPUUsage.rst:18180 ../../../AMDGPUUsage.rst:18284
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load/"
"load atomic/ atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17500 ../../../AMDGPUUsage.rst:17641
#: ../../../AMDGPUUsage.rst:17750 ../../../AMDGPUUsage.rst:17997
#: ../../../AMDGPUUsage.rst:18076 ../../../AMDGPUUsage.rst:18261
msgid "``global_wb``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17520 ../../../AMDGPUUsage.rst:17660
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb`` or any preceding "
"global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17777
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb``  or any preceding "
"global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17918
msgid "1  | ``s_wait_storecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18017 ../../../AMDGPUUsage.rst:18096
#: ../../../AMDGPUUsage.rst:18291
msgid "``s_wait_storecnt 0x0`` must happen after ``global_wb``."
msgstr ""

#: ../../../AMDGPUUsage.rst:18090
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load/"
"load atomic atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:18390
msgid ""
"``s_wait_loadcnt 0x0`` must happen after preceding global/generic load "
"atomic/ atomicrmw-with-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own waits "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18476 ../../../AMDGPUUsage.rst:18581
msgid ""
"``s_wait_loadcnt 0x0`` must happen after preceding global/generic load "
"atomic/ atomicrmw-with-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own "
"``s_wait``\\s and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18684
msgid ""
"The collection of convergent threads participating in a cooperative atomic "
"must belong to the same wave32."
msgstr ""

#: ../../../AMDGPUUsage.rst:18687
msgid ""
"Only naturally-aligned, contiguous groups of lanes may be used; see :ref:"
"`the table below<gfx125x-cooperative-atomic-intrinsics-table>` for the set "
"of possible lane groups. Cooperative atomics may be executed by more than "
"one group per wave. Using an unsupported lane group, or using more lane "
"groups per wave than the maximum will cause undefined behavior."
msgstr ""

#: ../../../AMDGPUUsage.rst:18694
msgid ""
"Using the intrinsic also causes undefined behavior if it loads or stores to "
"addresses that:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18696
msgid ""
"Are not in the global address space (e.g.: private and local addresses "
"spaces)."
msgstr ""

#: ../../../AMDGPUUsage.rst:18697
msgid ""
"Are only reachable through a bus that does not support 128B/256B requests (e."
"g.: host memory over PCIe)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18699
msgid "Any other unsupported addresses (TBD, needs refinement)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18703
msgid ""
"Enumerate all cases where UB is invoked when using this intrinsic instead of "
"hand-waving \"specific global memory locations\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:18706
msgid "GFX125x Cooperative Atomic Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:18710
msgid "Lane Groups"
msgstr ""

#: ../../../AMDGPUUsage.rst:18712 ../../../AMDGPUUsage.rst:18714
msgid "``0-31``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18716 ../../../AMDGPUUsage.rst:18718
msgid "``0-15``, ``16-31``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18720 ../../../AMDGPUUsage.rst:18722
msgid "``0-7``, ``8-15``, ``16-23``, ``24-31``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18729 ../../../AMDGPUUsage.rst:19661
msgid "Trap Handler ABI"
msgstr ""

#: ../../../AMDGPUUsage.rst:18731
msgid ""
"For code objects generated by the AMDGPU backend for HSA [HSA]_ compatible "
"runtimes (see :ref:`amdgpu-os`), the runtime installs a trap handler that "
"supports the ``s_trap`` instruction. For usage see:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18735
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v2-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18736
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v3-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18737
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v4-onwards-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18739
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:18743 ../../../AMDGPUUsage.rst:18783
#: ../../../AMDGPUUsage.rst:18825 ../../../AMDGPUUsage.rst:19671
msgid "Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:18743 ../../../AMDGPUUsage.rst:18783
#: ../../../AMDGPUUsage.rst:18825 ../../../AMDGPUUsage.rst:19671
msgid "Code Sequence"
msgstr ""

#: ../../../AMDGPUUsage.rst:18743 ../../../AMDGPUUsage.rst:18783
msgid "Trap Handler Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:18746 ../../../AMDGPUUsage.rst:18768
#: ../../../AMDGPUUsage.rst:18769 ../../../AMDGPUUsage.rst:18770
#: ../../../AMDGPUUsage.rst:18771 ../../../AMDGPUUsage.rst:18772
#: ../../../AMDGPUUsage.rst:18773 ../../../AMDGPUUsage.rst:18774
#: ../../../AMDGPUUsage.rst:18786 ../../../AMDGPUUsage.rst:18810
#: ../../../AMDGPUUsage.rst:18811 ../../../AMDGPUUsage.rst:18812
#: ../../../AMDGPUUsage.rst:18813 ../../../AMDGPUUsage.rst:18814
#: ../../../AMDGPUUsage.rst:18815 ../../../AMDGPUUsage.rst:18816
#: ../../../AMDGPUUsage.rst:18827 ../../../AMDGPUUsage.rst:18851
#: ../../../AMDGPUUsage.rst:18852 ../../../AMDGPUUsage.rst:18853
#: ../../../AMDGPUUsage.rst:18854 ../../../AMDGPUUsage.rst:18855
#: ../../../AMDGPUUsage.rst:18856 ../../../AMDGPUUsage.rst:18857
msgid "reserved"
msgstr ""

#: ../../../AMDGPUUsage.rst:18746 ../../../AMDGPUUsage.rst:18786
#: ../../../AMDGPUUsage.rst:18827
msgid "``s_trap 0x00``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18746 ../../../AMDGPUUsage.rst:18786
#: ../../../AMDGPUUsage.rst:18827
msgid "Reserved by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:18747
msgid "``debugtrap(arg)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18747 ../../../AMDGPUUsage.rst:18787
#: ../../../AMDGPUUsage.rst:18828
msgid "``s_trap 0x01``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18747 ../../../AMDGPUUsage.rst:18756
#: ../../../AMDGPUUsage.rst:18798 ../../../AMDGPUUsage.rst:18839
msgid "``SGPR0-1``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18748 ../../../AMDGPUUsage.rst:18752
#: ../../../AMDGPUUsage.rst:18794 ../../../AMDGPUUsage.rst:18835
msgid "``queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18749
msgid "``VGPR0``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18750
msgid "``arg``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18747
msgid "Reserved for Finalizer HSA ``debugtrap`` intrinsic (not implemented)."
msgstr ""

#: ../../../AMDGPUUsage.rst:18751 ../../../AMDGPUUsage.rst:18793
#: ../../../AMDGPUUsage.rst:18834
msgid "``llvm.trap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18751 ../../../AMDGPUUsage.rst:18793
#: ../../../AMDGPUUsage.rst:18834
msgid "``s_trap 0x02``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18751 ../../../AMDGPUUsage.rst:18793
#: ../../../AMDGPUUsage.rst:18834
msgid ""
"Causes wave to be halted with the PC at the trap instruction. The associated "
"queue is signalled to put it into the error state.  When the queue is put in "
"the error state, the waves executing dispatches on the queue will be "
"terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:18758 ../../../AMDGPUUsage.rst:18800
#: ../../../AMDGPUUsage.rst:18841
msgid "``llvm.debugtrap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18758 ../../../AMDGPUUsage.rst:18800
#: ../../../AMDGPUUsage.rst:18841
msgid "``s_trap 0x03``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18758 ../../../AMDGPUUsage.rst:18800
#: ../../../AMDGPUUsage.rst:18841
msgid ""
"If debugger not enabled then behaves as a no-operation. The trap handler is "
"entered and immediately returns to continue execution of the wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:18762 ../../../AMDGPUUsage.rst:18804
#: ../../../AMDGPUUsage.rst:18845
msgid ""
"If the debugger is enabled, causes the debug trap to be reported by the "
"debugger and the wavefront is put in the halt state with the PC at the "
"instruction.  The debugger must increment the PC and resume the wave."
msgstr ""

#: ../../../AMDGPUUsage.rst:18768 ../../../AMDGPUUsage.rst:18810
#: ../../../AMDGPUUsage.rst:18851
msgid "``s_trap 0x04``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18769 ../../../AMDGPUUsage.rst:18811
#: ../../../AMDGPUUsage.rst:18852
msgid "``s_trap 0x05``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18770 ../../../AMDGPUUsage.rst:18812
#: ../../../AMDGPUUsage.rst:18853
msgid "``s_trap 0x06``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18771 ../../../AMDGPUUsage.rst:18813
#: ../../../AMDGPUUsage.rst:18854
msgid "``s_trap 0x07``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18772 ../../../AMDGPUUsage.rst:18814
#: ../../../AMDGPUUsage.rst:18855
msgid "``s_trap 0x08``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18773 ../../../AMDGPUUsage.rst:18815
#: ../../../AMDGPUUsage.rst:18856
msgid "``s_trap 0xfe``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18774 ../../../AMDGPUUsage.rst:18816
#: ../../../AMDGPUUsage.rst:18857
msgid "``s_trap 0xff``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18779
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:18787 ../../../AMDGPUUsage.rst:18828
msgid "debugger breakpoint"
msgstr ""

#: ../../../AMDGPUUsage.rst:18787 ../../../AMDGPUUsage.rst:18828
msgid ""
"Reserved for debugger to use for breakpoints. Causes wave to be halted with "
"the PC at the trap instruction. The debugger is responsible to resume the "
"wave, including the instruction that the breakpoint overwrote."
msgstr ""

#: ../../../AMDGPUUsage.rst:18821
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V4 and Above"
msgstr ""

#: ../../../AMDGPUUsage.rst:18825
msgid "GFX6-GFX8 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:18825
msgid "GFX9-GFX11 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:18863
msgid "Call Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:18867
msgid ""
"This section is currently incomplete and has inaccuracies. It is WIP that "
"will be updated as information is determined."
msgstr ""

#: ../../../AMDGPUUsage.rst:18870
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on swizzled "
"addresses. Unswizzled addresses are normal linear addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:18876
msgid "Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:18878
msgid ""
"This section describes the call convention ABI for the outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18880
msgid ""
"See :ref:`amdgpu-amdhsa-initial-kernel-execution-state` for the kernel call "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:18883
msgid ""
"The following is not part of the AMDGPU kernel calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18886
msgid ""
"Clang decides the kernarg layout to match the *HSA Programmer's Language "
"Reference* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:18889
msgid "All structs are passed directly."
msgstr ""

#: ../../../AMDGPUUsage.rst:18890
msgid "Lambda values are passed *TBA*."
msgstr ""

#: ../../../AMDGPUUsage.rst:18894
msgid ""
"Does this really follow HSA rules? Or are structs >16 bytes passed by-value "
"struct?"
msgstr ""

#: ../../../AMDGPUUsage.rst:18896
msgid "What is ABI for lambda values?"
msgstr ""

#: ../../../AMDGPUUsage.rst:18898
msgid ""
"The kernel performs certain setup in its prolog, as described in :ref:"
"`amdgpu-amdhsa-kernel-prolog`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18904
msgid "Non-Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:18906
msgid ""
"This section describes the call convention ABI for functions other than the "
"outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18909
msgid ""
"If a kernel has function calls then scratch is always allocated and used for "
"the call stack which grows from low address to high address using the "
"swizzled scratch address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:18913
msgid "On entry to a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18915
msgid ""
"SGPR0-3 contain a V# with the following properties (see :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:18918
msgid ""
"Base address pointing to the beginning of the wavefront scratch backing "
"memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:18920
msgid "Swizzled with dword element size and stride of wavefront size elements."
msgstr ""

#: ../../../AMDGPUUsage.rst:18922
msgid ""
"The FLAT_SCRATCH register pair is setup. See :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18924
msgid ""
"GFX6-GFX8: M0 register set to the size of LDS in bytes. See :ref:`amdgpu-"
"amdhsa-kernel-prolog-m0`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18926
msgid "The EXEC register is set to the lanes active on entry to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18927
msgid "MODE register: *TBD*"
msgstr ""

#: ../../../AMDGPUUsage.rst:18928
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function input arguments as described "
"below."
msgstr ""

#: ../../../AMDGPUUsage.rst:18930
msgid ""
"SGPR30-31 return address (RA). The code address that the function must "
"return to when it completes. The value is undefined if the function is *no "
"return*."
msgstr ""

#: ../../../AMDGPUUsage.rst:18933
msgid ""
"SGPR32 is used for the stack pointer (SP). It is an unswizzled scratch "
"offset relative to the beginning of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:18936
msgid ""
"The unswizzled SP can be used with buffer instructions as an unswizzled SGPR "
"offset with the scratch V# in SGPR0-3 to access the stack in a swizzled "
"manner."
msgstr ""

#: ../../../AMDGPUUsage.rst:18940
msgid "The unswizzled SP value can be converted into the swizzled SP value by:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "swizzled SP = unswizzled SP / wavefront size"
msgstr ""

#: ../../../AMDGPUUsage.rst:18944
msgid ""
"This may be used to obtain the private address space address of stack "
"objects and to convert this address to a flat address by adding the flat "
"scratch aperture base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:18948
msgid ""
"The swizzled SP value is always 4 bytes aligned for the ``r600`` "
"architecture and 16 byte aligned for the ``amdgcn`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:18953
msgid ""
"The ``amdgcn`` value is selected to avoid dynamic stack alignment for the "
"OpenCL language which has the largest base type defined as 16 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:18956
msgid ""
"On entry, the swizzled SP value is the address of the first function "
"argument passed on the stack. Other stack passed arguments are positive "
"offsets from the entry swizzled SP value."
msgstr ""

#: ../../../AMDGPUUsage.rst:18960
msgid ""
"The function may use positive offsets beyond the last stack passed argument "
"for stack allocated local variables and register spill slots. If necessary, "
"the function may align these to greater alignment than 16 bytes. After these "
"the function may dynamically allocate space for such things as runtime sized "
"``alloca`` local allocations."
msgstr ""

#: ../../../AMDGPUUsage.rst:18966
msgid ""
"If the function calls another function, it will place any stack allocated "
"arguments after the last local allocation and adjust SGPR32 to the address "
"after the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:18970
msgid "All other registers are unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:18971
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory is available "
"to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18973
msgid ""
"Use pass-by-reference (byref) instead of pass-by-value (byval) for struct "
"arguments in C ABI. Callee is responsible for allocating stack memory and "
"copying the value of the struct if modified. Note that the backend still "
"supports byval for struct arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:18978
msgid "On exit from a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18980
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function result arguments as "
"described below. Any registers used are considered clobbered registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:18982
msgid ""
"The following registers are preserved and have the same value as on entry:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18984
msgid "FLAT_SCRATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:18985
msgid "EXEC"
msgstr ""

#: ../../../AMDGPUUsage.rst:18986
msgid "GFX6-GFX8: M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:18987
msgid "All SGPR registers except the clobbered registers of SGPR4-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:18988
msgid "VGPR40-47"
msgstr ""

#: ../../../AMDGPUUsage.rst:18989
msgid "VGPR56-63"
msgstr ""

#: ../../../AMDGPUUsage.rst:18990
msgid "VGPR72-79"
msgstr ""

#: ../../../AMDGPUUsage.rst:18991
msgid "VGPR88-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:18992
msgid "VGPR104-111"
msgstr ""

#: ../../../AMDGPUUsage.rst:18993
msgid "VGPR120-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:18994
msgid "VGPR136-143"
msgstr ""

#: ../../../AMDGPUUsage.rst:18995
msgid "VGPR152-159"
msgstr ""

#: ../../../AMDGPUUsage.rst:18996
msgid "VGPR168-175"
msgstr ""

#: ../../../AMDGPUUsage.rst:18997
msgid "VGPR184-191"
msgstr ""

#: ../../../AMDGPUUsage.rst:18998
msgid "VGPR200-207"
msgstr ""

#: ../../../AMDGPUUsage.rst:18999
msgid "VGPR216-223"
msgstr ""

#: ../../../AMDGPUUsage.rst:19000
msgid "VGPR232-239"
msgstr ""

#: ../../../AMDGPUUsage.rst:19001
msgid "VGPR248-255"
msgstr ""

#: ../../../AMDGPUUsage.rst:19005
msgid ""
"Except the argument registers, the VGPRs clobbered and the preserved "
"registers are intermixed at regular intervals in order to keep a similar "
"ratio independent of the number of allocated VGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19009
msgid "GFX90A: All AGPR registers except the clobbered registers AGPR0-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:19010
msgid "Lanes of all VGPRs that are inactive at the call site."
msgstr ""

#: ../../../AMDGPUUsage.rst:19012
msgid ""
"For the AMDGPU backend, an inter-procedural register allocation (IPRA) "
"optimization may mark some of clobbered SGPR and VGPR registers as preserved "
"if it can be determined that the called function does not change their value."
msgstr ""

#: ../../../AMDGPUUsage.rst:19017
msgid "The PC is set to the RA provided on entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:19018
msgid "MODE register: *TBD*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19019
msgid "All other registers are clobbered."
msgstr ""

#: ../../../AMDGPUUsage.rst:19020
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory accessed by "
"function is available to the caller."
msgstr ""

#: ../../../AMDGPUUsage.rst:19025
msgid ""
"How are function results returned? The address of structured types is passed "
"by reference, but what about other types?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19028
msgid ""
"The function input arguments are made up of the formal arguments explicitly "
"declared by the source language function plus the implicit input arguments "
"used by the implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:19032
msgid "The source language input arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19034
msgid ""
"Any source language implicit ``this`` or ``self`` argument comes first as a "
"pointer type."
msgstr ""

#: ../../../AMDGPUUsage.rst:19036
msgid ""
"Followed by the function formal arguments in left to right source order."
msgstr ""

#: ../../../AMDGPUUsage.rst:19038
msgid "The source language result arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19040
msgid "The function result argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:19042
msgid ""
"The source language input or result struct type arguments that are less than "
"or equal to 16 bytes, are decomposed recursively into their base type "
"fields, and each field is passed as if a separate argument. For input "
"arguments, if the called function requires the struct to be in memory, for "
"example because its address is taken, then the function body is responsible "
"for allocating a stack location and copying the field arguments into it. "
"Clang terms this *direct struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19050
msgid ""
"The source language input struct type arguments that are greater than 16 "
"bytes, are passed by reference. The caller is responsible for allocating a "
"stack location to make a copy of the struct value and pass the address as "
"the input argument. The called function is responsible to perform the "
"dereference when accessing the input argument. Clang terms this *by-value "
"struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19056
msgid ""
"A source language result struct type argument that is greater than 16 bytes, "
"is returned by reference. The caller is responsible for allocating a stack "
"location to hold the result value and passes the address as the last input "
"argument (before the implicit input arguments). In this case there are no "
"result arguments. The called function is responsible to perform the "
"dereference when storing the result value. Clang terms this *structured "
"return (sret)*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19063
msgid "*TODO: correct the ``sret`` definition.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19067
msgid ""
"Is this definition correct? Or is ``sret`` only used if passing in "
"registers, and pass as non-decomposed struct as stack argument? Or something "
"else? Is the memory location in the caller stack frame, or a stack memory "
"argument and so no address is passed as the caller can directly write to the "
"argument stack location? But then the stack location is still live after "
"return. If an argument stack location is it the first stack argument or the "
"last one?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19074
msgid ""
"Lambda argument types are treated as struct types with an implementation "
"defined set of fields."
msgstr ""

#: ../../../AMDGPUUsage.rst:19079
msgid "Need to specify the ABI for lambda types for AMDGPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:19081
msgid ""
"For AMDGPU backend all source language arguments (including the decomposed "
"struct type arguments) are passed in VGPRs unless marked ``inreg`` in which "
"case they are passed in SGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19085
msgid ""
"The AMDGPU backend walks the function call graph from the leaves to "
"determine which implicit input arguments are used, propagating to each "
"caller of the function. The used implicit arguments are appended to the "
"function arguments after the source language arguments in the following "
"order:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19092
msgid "Is recursion or external functions supported?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19094
msgid "Work-Item ID (1 VGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19096
msgid ""
"The X, Y and Z work-item ID are packed into a single VGRP with the following "
"layout. Only fields actually used by the function are set. The other bits "
"are undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:19100
msgid ""
"The values come from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19103
msgid "Work-item implicit argument layout"
msgstr ""

#: ../../../AMDGPUUsage.rst:19109
msgid "9:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:19109
msgid "X Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:19110
msgid "19:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:19110
msgid "Y Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:19111
msgid "29:20"
msgstr ""

#: ../../../AMDGPUUsage.rst:19111
msgid "Z Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:19112
msgid "31:30"
msgstr ""

#: ../../../AMDGPUUsage.rst:19112
msgid "Unused"
msgstr ""

#: ../../../AMDGPUUsage.rst:19115
msgid "Dispatch Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19117 ../../../AMDGPUUsage.rst:19122
#: ../../../AMDGPUUsage.rst:19127 ../../../AMDGPUUsage.rst:19132
#: ../../../AMDGPUUsage.rst:19137 ../../../AMDGPUUsage.rst:19142
#: ../../../AMDGPUUsage.rst:19147
msgid ""
"The value comes from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-sgpr-register-set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19120
msgid "Queue Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19125
msgid "Kernarg Segment Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19130
msgid "Dispatch id (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19135
msgid "Work-Group ID X (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19140
msgid "Work-Group ID Y (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19145
msgid "Work-Group ID Z (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19150
msgid "Implicit Argument Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19152
msgid ""
"The value is computed by adding an offset to Kernarg Segment Ptr to get the "
"global address space pointer to the first kernarg implicit argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:19155
msgid ""
"The input and result arguments are assigned in order in the following manner:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19159
msgid ""
"There are likely some errors and omissions in the following description that "
"need correction."
msgstr ""

#: ../../../AMDGPUUsage.rst:19164
msgid ""
"Check the Clang source code to decipher how function arguments and return "
"results are handled. Also see the AMDGPU specific values used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19167
msgid ""
"VGPR arguments are assigned to consecutive VGPRs starting at VGPR0 up to "
"VGPR31."
msgstr ""

#: ../../../AMDGPUUsage.rst:19170 ../../../AMDGPUUsage.rst:19181
msgid ""
"If there are more arguments than will fit in these registers, the remaining "
"arguments are allocated on the stack in order on naturally aligned addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:19176
msgid "How are overly aligned structures allocated on the stack?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19178
msgid ""
"SGPR arguments are assigned to consecutive SGPRs starting at SGPR0 up to "
"SGPR29."
msgstr ""

#: ../../../AMDGPUUsage.rst:19185
msgid ""
"Note that decomposed struct type arguments may have some fields passed in "
"registers and some in memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:19190
msgid ""
"So, a struct which can pass some fields as decomposed register arguments, "
"will pass the rest as decomposed stack elements? But an argument that will "
"not start in registers will not be decomposed and will be passed as a non-"
"decomposed stack value?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19195
msgid ""
"The following is not part of the AMDGPU function calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19198
msgid ""
"SGPR33 is used as a frame pointer (FP) if necessary. Like the SP it is an "
"unswizzled scratch address. It is only needed if runtime sized ``alloca`` "
"are used, or for the reasons defined in ``SIFrameLowering``."
msgstr ""

#: ../../../AMDGPUUsage.rst:19201
msgid ""
"Runtime stack alignment is supported. SGPR34 is used as a base pointer (BP) "
"to access the incoming stack arguments in the function. The BP is needed "
"only when the function requires the runtime stack alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:19205
msgid "Allocating SGPR arguments on the stack are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:19207
msgid ""
"No CFI is currently generated. See :ref:`amdgpu-dwarf-call-frame-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19212
msgid ""
"CFI will be generated that defines the CFA as the unswizzled address "
"relative to the wave scratch base in the unswizzled private address space of "
"the lowest address stack allocated local variable."
msgstr ""

#: ../../../AMDGPUUsage.rst:19216
msgid ""
"``DW_AT_frame_base`` will be defined as the swizzled address in the swizzled "
"private address space by dividing the CFA by the wavefront size (since CFA "
"is always at least dword aligned which matches the scratch swizzle element "
"size)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19221
msgid ""
"If no dynamic stack alignment was performed, the stack allocated arguments "
"are accessed as negative offsets relative to ``DW_AT_frame_base``, and the "
"local variables and register spill slots are accessed as positive offsets "
"relative to ``DW_AT_frame_base``."
msgstr ""

#: ../../../AMDGPUUsage.rst:19226
msgid ""
"Function argument passing is implemented by copying the input physical "
"registers to virtual registers on entry. The register allocator can spill if "
"necessary. These are copied back to physical registers at call sites. The "
"net effect is that each function call can have these values in entirely "
"distinct locations. The IPRA can help avoid shuffling argument registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:19231
msgid ""
"Call sites are implemented by setting up the arguments at positive offsets "
"from SP. Then SP is incremented to account for the known frame size before "
"the call and decremented after the call."
msgstr ""

#: ../../../AMDGPUUsage.rst:19237
msgid ""
"The CFI will reflect the changed calculation needed to compute the CFA from "
"SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:19240
msgid ""
"4 byte spill slots are used in the stack frame. One slot is allocated for an "
"emergency spill slot. Buffer instructions are used for stack accesses and "
"not the ``flat_scratch`` instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:19246
msgid "Explain when the emergency spill slot is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19250
msgid "Possible broken issues:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19252
msgid "Stack arguments must be aligned to required alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:19253
msgid "Stack is aligned to max(16, max formal argument alignment)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19254
msgid "Direct argument < 64 bits should check register budget."
msgstr ""

#: ../../../AMDGPUUsage.rst:19255
msgid "Register budget calculation should respect ``inreg`` for SGPR."
msgstr ""

#: ../../../AMDGPUUsage.rst:19256
msgid "SGPR overflow is not handled."
msgstr ""

#: ../../../AMDGPUUsage.rst:19257
msgid "struct with 1 member unpeeling is not checking size of member."
msgstr ""

#: ../../../AMDGPUUsage.rst:19258
msgid "``sret`` is after ``this`` pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:19259
msgid "Caller is not implementing stack realignment: need an extra pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:19260
msgid "Should say AMDGPU passes FP rather than SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:19261
msgid ""
"Should CFI define CFA as address of locals or arguments. Difference is "
"apparent when have implemented dynamic alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:19263
msgid ""
"If ``SCRATCH`` instruction could allow negative offsets, then can make FP be "
"highest address of stack frame and use negative offset for locals. Would "
"allow SP to be the same as FP and could support signal-handler-like as now "
"have a real SP for the top of the stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:19267
msgid ""
"How is ``sret`` passed on the stack? In argument stack area? Can it overlay "
"arguments?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19271
msgid "AMDPAL"
msgstr ""

#: ../../../AMDGPUUsage.rst:19273
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdpal`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19283
msgid ""
"The metadata is currently in development and is subject to major changes. "
"Only the current version is supported. *When this document was generated the "
"version was 2.6.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19287
msgid ""
"Code object metadata is specified by the ``NT_AMDGPU_METADATA`` note record "
"(see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19290
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdpal-code-object-metadata-map-table` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:19301
msgid "AMDPAL Code Object Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19307
msgid "\"amdpal.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19307
msgid ""
"PAL code object metadata (major, minor) version. The current values are "
"defined by *Util::Abi::PipelineMetadata(Major|Minor)Version*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19309
msgid "\"amdpal.pipelines\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19309
msgid ""
"Per-pipeline metadata. See :ref:`amdgpu-amdpal-code-object-pipeline-metadata-"
"map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19316
msgid "AMDPAL Code Object Pipeline Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19322
msgid "Source name of the pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19323
msgid "\".type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19323
msgid "Pipeline type, e.g. VsPs. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19325
msgid "\"VsPs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19326
msgid "\"Gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19327
msgid "\"Cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19328
msgid "\"Ngg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19329
msgid "\"Tess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19330
msgid "\"GsTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19331
msgid "\"NggTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19333
msgid "\".internal_pipeline_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19333
msgid ""
"Internal compiler hash for this pipeline. Lower 64 bits is the \"stable\" "
"portion of the hash, used for e.g. shader replacement lookup. Upper 64 bits "
"is the \"unique\" portion of the hash, used for e.g. pipeline cache lookup. "
"The value is implementation defined, and can not be relied on between "
"different builds of the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:19340
msgid "\".shaders\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19340 ../../../AMDGPUUsage.rst:19344
#: ../../../AMDGPUUsage.rst:19348 ../../../AMDGPUUsage.rst:19352
#: ../../../AMDGPUUsage.rst:19393 ../../../AMDGPUUsage.rst:19433
#: ../../../AMDGPUUsage.rst:19485
msgid "map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19340
msgid ""
"Per-API shader metadata. See :ref:`amdgpu-amdpal-code-object-shader-map-"
"table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19344
msgid "\".hardware_stages\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19344
msgid ""
"Per-hardware stage metadata. See :ref:`amdgpu-amdpal-code-object-hardware-"
"stage-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19348
msgid "\".shader_functions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19348
msgid ""
"Per-shader function metadata. See :ref:`amdgpu-amdpal-code-object-shader-"
"function-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19352
msgid "\".registers\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19352
msgid ""
"Hardware register configuration. See :ref:`amdgpu-amdpal-code-object-"
"register-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19356
msgid "\".user_data_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19356
msgid "Number of user data entries accessed by this pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19358
msgid "\".spill_threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19358
msgid "The user data spill threshold.  0xFFFF for NoUserDataSpilling."
msgstr ""

#: ../../../AMDGPUUsage.rst:19360
msgid "\".uses_viewport_array_index\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19360
msgid ""
"Indicates whether or not the pipeline uses the viewport array index feature. "
"Pipelines which use this feature can render into all 16 viewports, whereas "
"pipelines which do not use it are restricted to viewport #0."
msgstr ""

#: ../../../AMDGPUUsage.rst:19365
msgid "\".es_gs_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19365
msgid ""
"Size in bytes of LDS space used internally for handling data-passing between "
"the ES and GS shader stages. This can be zero if the data is passed using "
"off-chip buffers. This value should be used to program all user-SGPRs which "
"have been marked with \"UserDataMapping::EsGsLdsSize\" (typically only the "
"GS and VS HW stages will ever have a user-SGPR so marked)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19373
msgid "\".nggSubgroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19373
msgid ""
"Explicit maximum subgroup size for NGG shaders (maximum number of threads in "
"a subgroup)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19375
msgid "\".num_interpolants\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19375
msgid "Graphics only. Number of PS interpolants."
msgstr ""

#: ../../../AMDGPUUsage.rst:19376
msgid "\".mesh_scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19376
msgid "Max mesh shader scratch memory used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19377
msgid "\".api\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19377
msgid "Name of the client graphics API."
msgstr ""

#: ../../../AMDGPUUsage.rst:19378
msgid "\".api_create_info\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19378
msgid "binary"
msgstr ""

#: ../../../AMDGPUUsage.rst:19378
msgid ""
"Graphics API shader create info binary blob. Can be defined by the driver "
"using the compiler if they want to be able to correlate API-specific "
"information used during creation at a later time."
msgstr ""

#: ../../../AMDGPUUsage.rst:19386
msgid "AMDPAL Code Object Shader Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19393
msgid "\".compute\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19394
msgid "\".vertex\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19395
msgid "\".hull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19396
msgid "\".domain\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19397
msgid "\".geometry\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19398
msgid "\".pixel\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19393
msgid ""
"See :ref:`amdgpu-amdpal-code-object-api-shader-metadata-map-table` for the "
"definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19403
msgid "AMDPAL Code Object API Shader Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19409 ../../../AMDGPUUsage.rst:19498
msgid "\".api_shader_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19409 ../../../AMDGPUUsage.rst:19498
msgid ""
"Input shader hash, typically passed in from the client. The value is "
"implementation defined, and can not be relied on between different builds of "
"the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:19412
msgid "\".hardware_mapping\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19412
msgid "sequence of string"
msgstr ""

#: ../../../AMDGPUUsage.rst:19412
msgid "Flags indicating the HW stages this API shader maps to. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19415 ../../../AMDGPUUsage.rst:19433
msgid "\".ls\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19416 ../../../AMDGPUUsage.rst:19434
msgid "\".hs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19417 ../../../AMDGPUUsage.rst:19435
msgid "\".es\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19418 ../../../AMDGPUUsage.rst:19436
msgid "\".gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19419 ../../../AMDGPUUsage.rst:19437
msgid "\".vs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19420 ../../../AMDGPUUsage.rst:19438
msgid "\".ps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19421 ../../../AMDGPUUsage.rst:19439
msgid "\".cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19427
msgid "AMDPAL Code Object Hardware Stage Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19433
msgid ""
"See :ref:`amdgpu-amdpal-code-object-hardware-stage-metadata-map-table` for "
"the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19444
msgid "AMDPAL Code Object Hardware Stage Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19450
msgid "\".entry_point\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19450
msgid "The ELF symbol pointing to this pipeline's stage entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:19451 ../../../AMDGPUUsage.rst:19501
msgid "\".scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19451
msgid "Scratch memory size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:19452 ../../../AMDGPUUsage.rst:19502
msgid "\".lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19452
msgid "Local Data Share size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:19453
msgid "\".perf_data_buffer_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19453
msgid "Performance data buffer size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:19454
msgid "Number of VGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19455
msgid "Number of AGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19456
msgid "Number of SGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19457
msgid "\".dynamic_vgpr_saved_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19457
msgid "No"
msgstr ""

#: ../../../AMDGPUUsage.rst:19457
msgid ""
"Number of dynamic VGPRs that can be stored in scratch by the CWSR trap "
"handler. Only used on GFX12+."
msgstr ""

#: ../../../AMDGPUUsage.rst:19459
msgid "\".vgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19459
msgid ""
"If non-zero, indicates the shader was compiled with a directive to instruct "
"the compiler to limit the VGPR usage to be less than or equal to the "
"specified value (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19463
msgid "\".sgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19463
msgid "SGPR count upper limit (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19465
msgid "\".threadgroup_dimensions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19465
msgid "Thread-group X/Y/Z dimensions (Compute only)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19467
msgid "Wavefront size (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19468
msgid "\".uses_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19468
msgid "The shader reads or writes UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19469
msgid "\".uses_rovs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19469
msgid "The shader reads or writes ROVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19470
msgid "\".writes_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19470
msgid "The shader writes to one or more UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19471
msgid "\".writes_depth\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19471
msgid "The shader writes out a depth value."
msgstr ""

#: ../../../AMDGPUUsage.rst:19472
msgid "\".uses_append_consume\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19472
msgid "The shader uses append and/or consume operations, either memory or GDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:19474
msgid "\".uses_prim_id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19474
msgid "The shader uses PrimID."
msgstr ""

#: ../../../AMDGPUUsage.rst:19479
msgid "AMDPAL Code Object Shader Function Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19485
msgid "*symbol name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19485
msgid ""
"*symbol name* is the ELF symbol name of the shader function code entry "
"address. The value is the function's metadata. See :ref:`amdgpu-amdpal-code-"
"object-shader-function-metadata-map-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19492
msgid "AMDPAL Code Object Shader Function Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19501
msgid "Size in bytes of scratch memory used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19502
msgid "Size in bytes of LDS memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:19503
msgid "Number of VGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19504
msgid "Number of SGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19505
msgid "\".stack_frame_size_in_bytes\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19505
msgid "Amount of stack size used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19506
msgid "\".shader_subtype\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19506
msgid "Shader subtype/kind. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19508
msgid "\"Unknown\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19514
msgid "AMDPAL Code Object Register Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19518
msgid "32-bit Integer Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:19520
msgid "``reg offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19520
msgid "32-bit integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:19520
msgid ""
"``reg offset`` is the dword offset into the GFXIP register space of a GRBM "
"register (i.e., driver accessible GPU register number, not shader GPR "
"register number). The driver is required to program each specified register "
"to the corresponding specified value when executing this pipeline. "
"Typically, the ``reg offsets`` are the ``uint16_t`` offsets to each register "
"as defined by the hardware chip headers. The register is set to the provided "
"value. However, a ``reg offset`` that specifies a user data register (e.g., "
"COMPUTE_USER_DATA_0) needs special treatment. See :ref:`amdgpu-amdpal-code-"
"object-user-data-section` section for more information."
msgstr ""

#: ../../../AMDGPUUsage.rst:19536
msgid "User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:19538
msgid ""
"Each hardware stage has a set of 32-bit physical SPI *user data registers* "
"(either 16 or 32 based on graphics IP and the stage) which can be written "
"from a command buffer and then loaded into SGPRs when waves are launched via "
"a subsequent dispatch or draw operation. This is the way most arguments are "
"passed from the application/runtime to a hardware shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19545
msgid ""
"PAL abstracts this functionality by exposing a set of 128 *user data "
"entries* per pipeline a client can use to pass arguments from a command "
"buffer to one or more shaders in that pipeline. The ELF code object must "
"specify a mapping from virtualized *user data entries* to physical *user "
"data registers*, and PAL is responsible for implementing that mapping, "
"including spilling overflow *user data entries* to memory if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:19552
msgid ""
"Since the *user data registers* are GRBM-accessible SPI registers, this "
"mapping is actually embedded in the ``.registers`` metadata entry. For most "
"registers, the value in that map is a literal 32-bit value that should be "
"written to the register by the driver. However, when the register is a *user "
"data register* (any USER_DATA register e.g., SPI_SHADER_USER_DATA_PS_5), the "
"value is instead an encoding that tells the driver to write either a *user "
"data entry* value or one of several driver-internal values to the register. "
"This encoding is described in the following table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19564
msgid ""
"Currently, *user data registers* 0 and 1 (e.g., SPI_SHADER_USER_DATA_PS_0, "
"and SPI_SHADER_USER_DATA_PS_1) are reserved. *User data register* 0 must "
"always be programmed to the address of the GlobalTable, and *user data "
"register* 1 must always be programmed to the address of the PerShaderTable."
msgstr ""

#: ../../../AMDGPUUsage.rst:19571
msgid "AMDPAL User Data Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:19577
msgid "0..127"
msgstr ""

#: ../../../AMDGPUUsage.rst:19577
msgid "*User Data Entry*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19577
msgid "32-bit value of user_data_entry[N] as specified via *CmdSetUserData()*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19578
msgid "0x10000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:19578
msgid "GlobalTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19578
msgid ""
"32-bit pointer to GPU memory containing the global internal table (should "
"always point to *user data register* 0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19580
msgid "0x10000001"
msgstr ""

#: ../../../AMDGPUUsage.rst:19580
msgid "PerShaderTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19580
msgid ""
"32-bit pointer to GPU memory containing the per-shader internal table. See :"
"ref:`amdgpu-amdpal-code-object-metadata-user-data-per-shader-table-section` "
"for more detail (should always point to *user data register* 1)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19583
msgid "0x10000002"
msgstr ""

#: ../../../AMDGPUUsage.rst:19583
msgid "SpillTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19583
msgid ""
"32-bit pointer to GPU memory containing the user data spill table. See :ref:"
"`amdgpu-amdpal-code-object-metadata-user-data-spill-table-section` for more "
"detail."
msgstr ""

#: ../../../AMDGPUUsage.rst:19586
msgid "0x10000003"
msgstr ""

#: ../../../AMDGPUUsage.rst:19586
msgid "BaseVertex"
msgstr ""

#: ../../../AMDGPUUsage.rst:19586
msgid ""
"Vertex offset (32-bit unsigned integer). Not needed if the pipeline doesn't "
"reference the draw index in the vertex shader. Only supported by the first "
"stage in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19589
msgid "0x10000004"
msgstr ""

#: ../../../AMDGPUUsage.rst:19589
msgid "BaseInstance"
msgstr ""

#: ../../../AMDGPUUsage.rst:19589
msgid ""
"Instance offset (32-bit unsigned integer). Only supported by the first stage "
"in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19591
msgid "0x10000005"
msgstr ""

#: ../../../AMDGPUUsage.rst:19591
msgid "DrawIndex"
msgstr ""

#: ../../../AMDGPUUsage.rst:19591
msgid ""
"Draw index (32-bit unsigned integer). Only supported by the first stage in a "
"graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19593
msgid "0x10000006"
msgstr ""

#: ../../../AMDGPUUsage.rst:19593
msgid "Workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:19593
msgid ""
"Thread group count (32-bit unsigned integer). Low half of a 64-bit address "
"of a buffer containing the grid dimensions for a Compute dispatch operation. "
"The high half of the address is stored in the next sequential user-SGPR. "
"Only supported by compute pipelines."
msgstr ""

#: ../../../AMDGPUUsage.rst:19597
msgid "0x1000000A"
msgstr ""

#: ../../../AMDGPUUsage.rst:19597
msgid "EsGsLdsSize"
msgstr ""

#: ../../../AMDGPUUsage.rst:19597
msgid ""
"Indicates that PAL will program this user-SGPR to contain the amount of LDS "
"space used for the ES/GS pseudo-ring-buffer for passing data between shader "
"stages."
msgstr ""

#: ../../../AMDGPUUsage.rst:19600
msgid "0x1000000B"
msgstr ""

#: ../../../AMDGPUUsage.rst:19600
msgid "ViewId"
msgstr ""

#: ../../../AMDGPUUsage.rst:19600
msgid ""
"View id (32-bit unsigned integer) identifies a view of graphic pipeline "
"instancing."
msgstr ""

#: ../../../AMDGPUUsage.rst:19602
msgid "0x1000000C"
msgstr ""

#: ../../../AMDGPUUsage.rst:19602
msgid "StreamOutTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19602
msgid ""
"32-bit pointer to GPU memory containing the stream out target SRD table.  "
"This can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19604
msgid "0x1000000D"
msgstr ""

#: ../../../AMDGPUUsage.rst:19604
msgid "PerShaderPerfData"
msgstr ""

#: ../../../AMDGPUUsage.rst:19604
msgid ""
"32-bit pointer to GPU memory containing the per-shader performance data "
"buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:19605
msgid "0x1000000F"
msgstr ""

#: ../../../AMDGPUUsage.rst:19605
msgid "VertexBufferTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19605
msgid ""
"32-bit pointer to GPU memory containing the vertex buffer SRD table.  This "
"can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19607
msgid "0x10000010"
msgstr ""

#: ../../../AMDGPUUsage.rst:19607
msgid "UavExportTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19607
msgid ""
"32-bit pointer to GPU memory containing the UAV export SRD table.  This can "
"only appear for one shader stage per pipeline (PS). These replace color "
"targets and are completely separate from any UAVs used by the shader. This "
"is optional, and only used by the PS when UAV exports are used to replace "
"color-target exports to optimize specific shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:19612
msgid "0x10000011"
msgstr ""

#: ../../../AMDGPUUsage.rst:19612
msgid "NggCullingData"
msgstr ""

#: ../../../AMDGPUUsage.rst:19612
msgid ""
"64-bit pointer to GPU memory containing the hardware register data needed by "
"some NGG pipelines to perform culling.  This value contains the address of "
"the first of two consecutive registers which provide the full GPU address."
msgstr ""

#: ../../../AMDGPUUsage.rst:19615
msgid "0x10000015"
msgstr ""

#: ../../../AMDGPUUsage.rst:19615
msgid "FetchShaderPtr"
msgstr ""

#: ../../../AMDGPUUsage.rst:19615
msgid "64-bit pointer to GPU memory containing the fetch shader subroutine."
msgstr ""

#: ../../../AMDGPUUsage.rst:19621
msgid "Per-Shader Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:19623
msgid ""
"Low 32 bits of the GPU address for an optional buffer in the ``.data`` "
"section of the ELF. The high 32 bits of the address match the high 32 bits "
"of the shader's program counter."
msgstr ""

#: ../../../AMDGPUUsage.rst:19627
msgid ""
"The buffer can be anything the shader compiler needs it for, and allows each "
"shader to have its own region of the ``.data`` section. Typically, this "
"could be a table of buffer SRD's and the data pointed to by the buffer "
"SRD's, but it could be a flat-address region of memory as well. Its layout "
"and usage are defined by the shader compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:19633
msgid ""
"Each shader's table in the ``.data`` section is referenced by the symbol "
"``_amdgpu_``\\ *xs*\\ ``_shdr_intrl_data``  where *xs* corresponds with the "
"hardware shader stage the data is for. E.g., ``_amdgpu_cs_shdr_intrl_data`` "
"for the compute shader hardware stage."
msgstr ""

#: ../../../AMDGPUUsage.rst:19641
msgid "Spill Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:19643
msgid ""
"It is possible for a hardware shader to need access to more *user data "
"entries* than there are slots available in user data registers for one or "
"more hardware shader stages. In that case, the PAL runtime expects the "
"necessary *user data entries* to be spilled to GPU memory and use one user "
"data register to point to the spilled user data memory. The value of the "
"*user data entry* must then represent the location where a shader expects to "
"read the low 32-bits of the table's GPU virtual address. The *spill table* "
"itself represents a set of 32-bit values managed by the PAL runtime in GPU-"
"accessible memory that can be made indirectly accessible to a hardware "
"shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19655
msgid "Unspecified OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19657
msgid ""
"This section provides code conventions used when the target triple OS is "
"empty (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19663
msgid ""
"For code objects generated by AMDGPU backend for non-amdhsa OS, the runtime "
"does not install a trap handler. The ``llvm.trap`` and ``llvm.debugtrap`` "
"instructions are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19667
msgid "AMDGPU Trap Handler for Non-AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19673
msgid "llvm.trap"
msgstr ""

#: ../../../AMDGPUUsage.rst:19673
msgid "s_endpgm"
msgstr ""

#: ../../../AMDGPUUsage.rst:19673
msgid "Causes wavefront to be terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:19674
msgid "llvm.debugtrap"
msgstr ""

#: ../../../AMDGPUUsage.rst:19674
msgid "Compiler warning given that there is no trap handler installed."
msgstr ""

#: ../../../AMDGPUUsage.rst:19679
msgid "Core file format"
msgstr ""

#: ../../../AMDGPUUsage.rst:19681
msgid ""
"This section describes the format of core files supporting AMDGPU. Core "
"dumps for an AMDGPU program can come in 2 flavors: split or unified core "
"files."
msgstr ""

#: ../../../AMDGPUUsage.rst:19684
msgid ""
"The split layout consists of one host core file containing the information "
"to rebuild the image of the host process and one AMDGPU core file that "
"contains the information for the AMDGPU agents used in the process.  The "
"AMDGPU core file consists of:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19689
msgid ""
"A note describing the state of the AMDGPU agents, AMDGPU queues, and AMDGPU "
"runtime for the process (see :ref:`amdgpu_corefile_note`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19691
msgid ""
"A list of load segments containing an image of the AMDGPU agents' memory "
"(see :ref:`amdgpu_corefile_memory`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19694
msgid ""
"The unified core file is the union of all the information contained in the "
"two files of the split layout (all notes and load segments).  It contains "
"all the information required to reconstruct the image of the process across "
"all the agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:19700
msgid "Core file header"
msgstr ""

#: ../../../AMDGPUUsage.rst:19702
msgid ""
"An AMDGPU core file is an ``ELF64`` core file.  The content of the header "
"differs in unified core file layout and AMDGPU core file layout."
msgstr ""

#: ../../../AMDGPUUsage.rst:19706
msgid "Split files"
msgstr ""

#: ../../../AMDGPUUsage.rst:19708
msgid ""
"In the split files layout, the AMDGPU core file is an ``ELF64`` file with "
"the header configured as described in :ref:`amdgpu-corefile-headers-table`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19711
msgid "AMDGPU corefile headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:19717
msgid "``ELFCLASS64`` (``0x2``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19718
msgid "``ELFDATA2LSB`` (``0x1``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19719
msgid "``ELFOSABI_AMDGPU_HSA`` (``0x40``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19720
msgid "``ET_CORE``(``0x4``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19721
msgid "``ELFABIVERSION_AMDGPU_HSA_5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19722
msgid "``EM_AMDGPU`` (``0xe0``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19726
msgid "Unified file"
msgstr ""

#: ../../../AMDGPUUsage.rst:19728
msgid ""
"In the unified core file mode, the ``ELF64`` headers are set to describe the "
"host architecture and process."
msgstr ""

#: ../../../AMDGPUUsage.rst:19734
msgid "Core file notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:19736
msgid ""
"An AMDGPU core file must contain one snapshot note in a ``PT_NOTE`` segment. "
"When using a split core file layout, this note is in the AMDGPU file."
msgstr ""

#: ../../../AMDGPUUsage.rst:19739
msgid ""
"The note record vendor field is \"``AMDGPU``\" and the record type is "
"\"``NT_AMDGPU_KFD_CORE_STATE``\" (see :ref:`amdgpu-note-records-v3-onwards`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19742
msgid ""
"The content of the note is defined in table :ref:`amdgpu-core-snapshot-note-"
"layout-table-v1`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19745
msgid "AMDGPU snapshot note format V1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19749
msgid "Size (bytes)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19749
msgid "Byte alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:19749
msgid "Comment"
msgstr ""

#: ../../../AMDGPUUsage.rst:19751
msgid "``version_major``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19751 ../../../AMDGPUUsage.rst:19752
#: ../../../AMDGPUUsage.rst:19754 ../../../AMDGPUUsage.rst:19755
#: ../../../AMDGPUUsage.rst:19756 ../../../AMDGPUUsage.rst:19757
msgid "``uint32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19751
msgid "``KFD_IOCTL_MAJOR_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19752
msgid "``version_minor``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19752
msgid "``KFD_IOCTL_MINOR_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19753 ../../../AMDGPUUsage.rst:19758
msgid "``runtime_info_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19753
msgid "``uint64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19753 ../../../AMDGPUUsage.rst:19755
#: ../../../AMDGPUUsage.rst:19757
msgid "Must be a multiple of 8"
msgstr ""

#: ../../../AMDGPUUsage.rst:19754
msgid "``n_agents``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19755
msgid "``agent_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19756
msgid "``n_queues``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19757
msgid "``queue_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19758
msgid "``runtime_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19758
msgid "``kfd_runtime_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19759
msgid "``agents_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19759
msgid "``kfd_dbg_device_info_entry[n_agents]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19759
msgid "``n_agents * agent_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19761
msgid "``queues_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19761
msgid "``kfd_queue_snapshot_entry[n_queues]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19761
msgid "``n_queues * queue_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19765
msgid ""
"The definition of all the ``kfd_*`` types comes from the ``include/uapi/"
"linux/kfd_ioctl.h`` header file from the KFD repository. It is usually "
"installed in ``/usr/include/linux/kfd_ioctl.h``. The version of the "
"``kfd_ioctl.h`` file used must define values for ``KFD_IOCTL_MAJOR_VERSION`` "
"and ``KFD_IOCTL_MINOR_VERSION`` matching the values of ``kfd_version_major`` "
"and ``kfd_version_major`` from the note."
msgstr ""

#: ../../../AMDGPUUsage.rst:19776
msgid "Memory segments"
msgstr ""

#: ../../../AMDGPUUsage.rst:19778
msgid ""
"An AMDGPU core file must contain an image of the AMDGPU agents' memory in "
"load segments (of type ``PT_LOAD``).  Those segments must correspond to the "
"memory regions where the content of the agent memory is mapped into the host "
"process by the ROCr runtime (note that those memory mappings are usually not "
"readable by the process itself)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19784
msgid ""
"When using the split core file layout, those segments must be included in "
"the AMDGPU core file."
msgstr ""

#: ../../../AMDGPUUsage.rst:19788
msgid "Source Languages"
msgstr ""

#: ../../../AMDGPUUsage.rst:19793
msgid "OpenCL"
msgstr ""

#: ../../../AMDGPUUsage.rst:19795
msgid "When the language is OpenCL the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19797
msgid ""
"The OpenCL memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19798
msgid ""
"The AMDGPU backend appends additional arguments to the kernel's explicit "
"arguments for the AMDHSA OS (see :ref:`opencl-kernel-implicit-arguments-"
"appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19801
msgid ""
"Additional metadata is generated (see :ref:`amdgpu-amdhsa-code-object-"
"metadata`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19804
msgid "OpenCL kernel implicit arguments appended for AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19808
msgid "Position"
msgstr ""

#: ../../../AMDGPUUsage.rst:19808
msgid "Byte Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:19808
msgid "Byte Alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:19811
msgid "OpenCL Global Offset X"
msgstr ""

#: ../../../AMDGPUUsage.rst:19812
msgid "OpenCL Global Offset Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:19813
msgid "OpenCL Global Offset Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:19814
msgid "OpenCL address of printf buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:19815
msgid "OpenCL address of virtual queue used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:19817
msgid "OpenCL address of AqlWrap struct used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:19819
msgid "Pointer argument used for Multi-gird synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:19826
msgid "HCC"
msgstr ""

#: ../../../AMDGPUUsage.rst:19828
msgid "When the language is HCC the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19830
msgid "The HSA memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19835
msgid "Assembler"
msgstr ""

#: ../../../AMDGPUUsage.rst:19837
msgid ""
"AMDGPU backend has LLVM-MC based assembler which is currently in "
"development. It supports AMDGCN GFX6-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:19840
msgid "This section describes general syntax for instructions and operands."
msgstr ""

#: ../../../AMDGPUUsage.rst:19843
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUUsage.rst:19845
msgid ""
"An instruction has the following :doc:`syntax<AMDGPUInstructionSyntax>`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid ""
"``<``\\ *opcode*\\ ``> <``\\ *operand0*\\ ``>, <``\\ *operand1*\\ ``>,... "
"<``\\ *modifier0*\\ ``> <``\\ *modifier1*\\ ``>...``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19850
msgid ""
":doc:`Operands<AMDGPUOperandSyntax>` are comma-separated while :doc:"
"`modifiers<AMDGPUModifierSyntax>` are space-separated."
msgstr ""

#: ../../../AMDGPUUsage.rst:19853
msgid ""
"The order of operands and modifiers is fixed. Most modifiers are optional "
"and may be omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:19856
msgid ""
"Links to detailed instruction syntax description may be found in the "
"following table. Note that features under development are not included in "
"this description."
msgstr ""

#: ../../../AMDGPUUsage.rst:19861
msgid "Core ISA"
msgstr ""

#: ../../../AMDGPUUsage.rst:19861
msgid "ISA Variants and Extensions"
msgstr ""

#: ../../../AMDGPUUsage.rst:19863
msgid "GCN 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19863
msgid ":doc:`GFX7<AMDGPU/AMDGPUAsmGFX7>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19863 ../../../AMDGPUUsage.rst:19864
msgid "\\-"
msgstr ""

#: ../../../AMDGPUUsage.rst:19864
msgid "GCN 3, GCN 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:19864
msgid ":doc:`GFX8<AMDGPU/AMDGPUAsmGFX8>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19865
msgid "GCN 5"
msgstr ""

#: ../../../AMDGPUUsage.rst:19865 ../../../AMDGPUUsage.rst:19877
#: ../../../AMDGPUUsage.rst:19879 ../../../AMDGPUUsage.rst:19881
msgid ":doc:`GFX9<AMDGPU/AMDGPUAsmGFX9>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19865
msgid ":doc:`gfx900<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19867
msgid ":doc:`gfx902<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19869
msgid ":doc:`gfx904<AMDGPU/AMDGPUAsmGFX904>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19871
msgid ":doc:`gfx906<AMDGPU/AMDGPUAsmGFX906>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19873
msgid ":doc:`gfx909<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19875
msgid ":doc:`gfx90c<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19877
msgid "CDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19877
msgid ":doc:`gfx908<AMDGPU/AMDGPUAsmGFX908>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19879
msgid "CDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19879
msgid ":doc:`gfx90a<AMDGPU/AMDGPUAsmGFX90a>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19881
msgid "CDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:19881
msgid ":doc:`gfx942<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19883
msgid "RDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19883
msgid ":doc:`GFX10 RDNA1<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19883
msgid ":doc:`gfx1010<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19885
msgid ":doc:`gfx1011<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19887
msgid ":doc:`gfx1012<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19889
msgid ":doc:`gfx1013<AMDGPU/AMDGPUAsmGFX1013>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19891
msgid "RDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19891
msgid ":doc:`GFX10 RDNA2<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19891
msgid ":doc:`gfx1030<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19893
msgid ":doc:`gfx1031<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19895
msgid ":doc:`gfx1032<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19897
msgid ":doc:`gfx1033<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19899
msgid ":doc:`gfx1034<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19901
msgid ":doc:`gfx1035<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19903
msgid ":doc:`gfx1036<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19905
msgid "RDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:19905
msgid ":doc:`GFX11<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19905
msgid ":doc:`gfx1100<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19907
msgid ":doc:`gfx1101<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19909
msgid ":doc:`gfx1102<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19911
msgid ":doc:`gfx1103<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19912
msgid "RDNA 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:19912
msgid ":doc:`GFX12<AMDGPU/AMDGPUAsmGFX12>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19912
msgid ":doc:`gfx1200<AMDGPU/AMDGPUAsmGFX12>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19915
msgid ""
"For more information about instructions, their semantics and supported "
"combinations of operands, refer to one of instruction set architecture "
"manuals [AMD-GCN-GFX6]_, [AMD-GCN-GFX7]_, [AMD-GCN-GFX8]_, [AMD-GCN-GFX900-"
"GFX904-VEGA]_, [AMD-GCN-GFX906-VEGA7NM]_, [AMD-GCN-GFX908-CDNA1]_, [AMD-GCN-"
"GFX90A-CDNA2]_, [AMD-GCN-GFX942-CDNA3]_, [AMD-GCN-GFX10-RDNA1]_, [AMD-GCN-"
"GFX10-RDNA2]_, [AMD-GCN-GFX11-RDNA3]_, [AMD-GCN-GFX11-RDNA3.5]_ and [AMD-GCN-"
"GFX12-RDNA4]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:19926
msgid ""
"Detailed description of operands may be found :doc:"
"`here<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19929
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUUsage.rst:19931
msgid ""
"Detailed description of modifiers may be found :doc:"
"`here<AMDGPUModifierSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19935
msgid "Instruction Examples"
msgstr ""

#: ../../../AMDGPUUsage.rst:19938
msgid "DS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19947
msgid ""
"For full list of supported instructions, refer to \"LDS/GDS instructions\" "
"in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19951
msgid "FLAT"
msgstr ""

#: ../../../AMDGPUUsage.rst:19961
msgid ""
"For full list of supported instructions, refer to \"FLAT instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19965
msgid "MUBUF"
msgstr ""

#: ../../../AMDGPUUsage.rst:19975
msgid ""
"For full list of supported instructions, refer to \"MUBUF Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19979
msgid "SMRD/SMEM"
msgstr ""

#: ../../../AMDGPUUsage.rst:19989
msgid ""
"For full list of supported instructions, refer to \"Scalar Memory "
"Operations\" in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19993
msgid "SOP1"
msgstr ""

#: ../../../AMDGPUUsage.rst:20005
msgid ""
"For full list of supported instructions, refer to \"SOP1 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:20009
msgid "SOP2"
msgstr ""

#: ../../../AMDGPUUsage.rst:20023
msgid ""
"For full list of supported instructions, refer to \"SOP2 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:20027
msgid "SOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:20036
msgid ""
"For full list of supported instructions, refer to \"SOPC Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:20040
msgid "SOPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:20056
msgid ""
"For full list of supported instructions, refer to \"SOPP Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:20059
msgid ""
"Unless otherwise mentioned, little verification is performed on the operands "
"of SOPP Instructions, so it is up to the programmer to be familiar with the "
"range or acceptable values."
msgstr ""

#: ../../../AMDGPUUsage.rst:20064
msgid "VALU"
msgstr ""

#: ../../../AMDGPUUsage.rst:20066
msgid ""
"For vector ALU instruction opcodes (VOP1, VOP2, VOP3, VOPC, VOP_DPP, "
"VOP_SDWA), the assembler will automatically use optimal encoding based on "
"its operands. To force specific encoding, one can add a suffix to the opcode "
"of the instruction:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20070
msgid "_e32 for 32-bit VOP1/VOP2/VOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:20071
msgid "_e64 for 64-bit VOP3"
msgstr ""

#: ../../../AMDGPUUsage.rst:20072
msgid "_dpp for VOP_DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:20073
msgid "_e64_dpp for VOP3 with DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:20074
msgid "_sdwa for VOP_SDWA"
msgstr ""

#: ../../../AMDGPUUsage.rst:20076
msgid "VOP1/VOP2/VOP3/VOPC examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20093
msgid "VOP_DPP examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20107
msgid "VOP3_DPP examples (Available on GFX11+):"
msgstr ""

#: ../../../AMDGPUUsage.rst:20115
msgid "VOP_SDWA examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20125
msgid ""
"For full list of supported instructions, refer to \"Vector ALU "
"instructions\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:20130
msgid "Code Object V2 Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:20135 ../../../AMDGPUUsage.rst:20306
msgid ""
"The AMDGPU assembler defines and updates some symbols automatically. These "
"symbols do not affect code generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:20139
msgid ".option.machine_version_major"
msgstr ""

#: ../../../AMDGPUUsage.rst:20141 ../../../AMDGPUUsage.rst:20312
msgid ""
"Set to the GFX major generation number of the target being assembled for. "
"For example, when assembling for a \"GFX9\" target this will be set to the "
"integer value \"9\". The possible GFX major generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20147
msgid ".option.machine_version_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:20149 ../../../AMDGPUUsage.rst:20320
msgid ""
"Set to the GFX minor generation number of the target being assembled for. "
"For example, when assembling for a \"GFX810\" target this will be set to the "
"integer value \"1\". The possible GFX minor generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20155
msgid ".option.machine_version_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:20157 ../../../AMDGPUUsage.rst:20328
msgid ""
"Set to the GFX stepping generation number of the target being assembled for. "
"For example, when assembling for a \"GFX704\" target this will be set to the "
"integer value \"4\". The possible GFX stepping generation numbers are "
"presented in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20163
msgid ".kernel.vgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:20165
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20173
msgid ".kernel.sgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:20175
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20185
msgid "Code Object V2 Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:20190
msgid ""
"AMDGPU ABI defines auxiliary data in output code object. In assembly source, "
"one can specify them with assembler directives."
msgstr ""

#: ../../../AMDGPUUsage.rst:20194
msgid ".hsa_code_object_version major, minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:20196
msgid ""
"*major* and *minor* are integers that specify the version of the HSA code "
"object that will be generated by the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:20200
msgid ".hsa_code_object_isa [major, minor, stepping, vendor, arch]"
msgstr ""

#: ../../../AMDGPUUsage.rst:20203
msgid ""
"*major*, *minor*, and *stepping* are all integers that describe the "
"instruction set architecture (ISA) version of the assembly program."
msgstr ""

#: ../../../AMDGPUUsage.rst:20206
msgid ""
"*vendor* and *arch* are quoted strings. *vendor* should always be equal to "
"\"AMD\" and *arch* should always be equal to \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:20209
msgid ""
"By default, the assembler will derive the ISA version, *vendor*, and *arch* "
"from the value of the ``-mcpu`` option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:20215
msgid ".amdgpu_hsa_kernel (name)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20217
msgid ""
"This directive specifies that the symbol with given name is a kernel entry "
"point (label) and the object should contain corresponding symbol of type "
"STT_AMDGPU_HSA_KERNEL."
msgstr ""

#: ../../../AMDGPUUsage.rst:20222
msgid ".amd_kernel_code_t"
msgstr ""

#: ../../../AMDGPUUsage.rst:20224
msgid ""
"This directive marks the beginning of a list of key / value pairs that are "
"used to specify the amd_kernel_code_t object that will be emitted by the "
"assembler. The list must be terminated by the *.end_amd_kernel_code_t* "
"directive. For any amd_kernel_code_t values that are unspecified a default "
"value will be used. The default value for all keys is 0, with the following "
"exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20230
msgid "*amd_code_version_major* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:20231
msgid "*amd_kernel_code_version_minor* defaults to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:20232
msgid "*amd_machine_kind* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:20233
msgid ""
"*amd_machine_version_major*, *machine_version_minor*, and "
"*amd_machine_version_stepping* are derived from the value of the ``-mcpu`` "
"option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:20236
msgid "*kernel_code_entry_byte_offset* defaults to 256."
msgstr ""

#: ../../../AMDGPUUsage.rst:20237
msgid ""
"*wavefront_size* defaults 6 for all targets before GFX10. For GFX10 onwards "
"defaults to 6 if target feature ``wavefrontsize64`` is enabled, otherwise 5. "
"Note that wavefront size is specified as a power of two, so a value of **n** "
"means a size of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:20241
msgid "*call_convention* defaults to -1."
msgstr ""

#: ../../../AMDGPUUsage.rst:20242
msgid ""
"*kernarg_segment_alignment*, *group_segment_alignment*, and "
"*private_segment_alignment* default to 4. Note that alignments are specified "
"as a power of 2, so a value of **n** means an alignment of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:20245
msgid ""
"*enable_tg_split* defaults to 1 if target feature ``tgsplit`` is enabled for "
"GFX90A onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:20247
msgid ""
"*enable_wgp_mode* defaults to 1 if target feature ``cumode`` is disabled for "
"GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:20249
msgid "*enable_mem_ordered* defaults to 1 for GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:20251
msgid ""
"The *.amd_kernel_code_t* directive must be placed immediately after the "
"function label and before any instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:20254
msgid ""
"For a full list of amd_kernel_code_t keys, refer to AMDGPU ABI document, "
"comments in lib/Target/AMDGPU/AmdKernelCodeT.h and test/CodeGen/AMDGPU/hsa.s."
msgstr ""

#: ../../../AMDGPUUsage.rst:20260
msgid "Code Object V2 Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:20265 ../../../AMDGPUUsage.rst:20571
msgid ""
"Here is an example of a minimal assembly source file, defining one HSA "
"kernel:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20304
msgid "Code Object V3 and Above Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:20310
msgid ".amdgcn.gfx_generation_number"
msgstr ""

#: ../../../AMDGPUUsage.rst:20318
msgid ".amdgcn.gfx_generation_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:20326
msgid ".amdgcn.gfx_generation_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:20336
msgid ".amdgcn.next_free_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:20338
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal to the maximum VGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20343
msgid ""
"May be used to set the `.amdhsa_next_free_vgpr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20346 ../../../AMDGPUUsage.rst:20361
msgid ""
"May be set at any time, e.g. manually set to zero at the start of each "
"kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:20351
msgid ".amdgcn.next_free_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:20353
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal the maximum SGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20358
msgid ""
"May be used to set the `.amdhsa_next_free_spgr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20366
msgid "Code Object V3 and Above Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:20368
msgid ""
"Directives which begin with ``.amdgcn`` are valid for all ``amdgcn`` "
"architecture processors, and are not OS-specific. Directives which begin "
"with ``.amdhsa`` are specific to ``amdgcn`` architecture processors when the "
"``amdhsa`` OS is specified. See :ref:`amdgpu-target-triples` and :ref:"
"`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20377
msgid ".amdgcn_target <target-triple> \"-\" <target-id>"
msgstr ""

#: ../../../AMDGPUUsage.rst:20379
msgid ""
"Optional directive which declares the ``<target-triple>-<target-id>`` "
"supported by the containing assembler source file. Used by the assembler to "
"validate command-line options such as ``-triple``, ``-mcpu``, and ``--"
"offload-arch=<target-id>``. A non-canonical target ID is allowed. See :ref:"
"`amdgpu-target-triples` and :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20387
msgid ""
"The target ID syntax used for code object V2 to V3 for this directive "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20393
msgid ".amdhsa_code_object_version <version>"
msgstr ""

#: ../../../AMDGPUUsage.rst:20395
msgid ""
"Optional directive which declares the code object version to be generated by "
"the assembler. If not present, a default value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:20399
msgid ".amdhsa_kernel <name>"
msgstr ""

#: ../../../AMDGPUUsage.rst:20401
msgid ""
"Creates a correctly aligned AMDHSA kernel descriptor and a symbol, ``<name>."
"kd``, in the current location of the current section. Only valid when the OS "
"is ``amdhsa``. ``<name>`` must be a symbol that labels the first instruction "
"to execute, and does not need to be previously defined."
msgstr ""

#: ../../../AMDGPUUsage.rst:20406
msgid ""
"Marks the beginning of a list of directives used to generate the bytes of a "
"kernel descriptor, as described in :ref:`amdgpu-amdhsa-kernel-descriptor`. "
"Directives which may appear in this list are described in :ref:`amdhsa-"
"kernel-directives-table`. Directives may appear in any order, must be valid "
"for the target being assembled for, and cannot be repeated. Directives "
"support the range of values specified by the field they reference in :ref:"
"`amdgpu-amdhsa-kernel-descriptor`. If a directive is not specified, it is "
"assumed to have its default value, unless it is marked as \"Required\", in "
"which case it is an error to omit the directive. This list of directives is "
"terminated by an ``.end_amdhsa_kernel`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:20417
msgid "AMDHSA Kernel Assembler Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:20421
msgid "Directive"
msgstr ""

#: ../../../AMDGPUUsage.rst:20421
msgid "Default"
msgstr ""

#: ../../../AMDGPUUsage.rst:20421
msgid "Supported On"
msgstr ""

#: ../../../AMDGPUUsage.rst:20423
msgid "``.amdhsa_group_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20423 ../../../AMDGPUUsage.rst:20425
#: ../../../AMDGPUUsage.rst:20427 ../../../AMDGPUUsage.rst:20429
#: ../../../AMDGPUUsage.rst:20434 ../../../AMDGPUUsage.rst:20436
#: ../../../AMDGPUUsage.rst:20438 ../../../AMDGPUUsage.rst:20440
#: ../../../AMDGPUUsage.rst:20445 ../../../AMDGPUUsage.rst:20451
#: ../../../AMDGPUUsage.rst:20460 ../../../AMDGPUUsage.rst:20462
#: ../../../AMDGPUUsage.rst:20464 ../../../AMDGPUUsage.rst:20466
#: ../../../AMDGPUUsage.rst:20468 ../../../AMDGPUUsage.rst:20472
#: ../../../AMDGPUUsage.rst:20475 ../../../AMDGPUUsage.rst:20481
#: ../../../AMDGPUUsage.rst:20492 ../../../AMDGPUUsage.rst:20496
#: ../../../AMDGPUUsage.rst:20500 ../../../AMDGPUUsage.rst:20504
#: ../../../AMDGPUUsage.rst:20533 ../../../AMDGPUUsage.rst:20535
#: ../../../AMDGPUUsage.rst:20537 ../../../AMDGPUUsage.rst:20539
#: ../../../AMDGPUUsage.rst:20541 ../../../AMDGPUUsage.rst:20543
#: ../../../AMDGPUUsage.rst:20545
msgid "GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20423
msgid ""
"Controls GROUP_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20425
msgid "``.amdhsa_private_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20425
msgid ""
"Controls PRIVATE_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20427
msgid "``.amdhsa_kernarg_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20427
msgid ""
"Controls KERNARG_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20429
msgid "``.amdhsa_user_sgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20429
msgid ""
"Controls USER_SGPR_COUNT in COMPUTE_PGM_RSRC2 :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:20431
msgid "``.amdhsa_user_sgpr_private_segment_buffer``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20431 ../../../AMDGPUUsage.rst:20442
#: ../../../AMDGPUUsage.rst:20455
msgid "GFX6-GFX10 (except GFX942)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20431
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20434
msgid "``.amdhsa_user_sgpr_dispatch_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20434
msgid ""
"Controls ENABLE_SGPR_DISPATCH_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20436
msgid "``.amdhsa_user_sgpr_queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20436
msgid ""
"Controls ENABLE_SGPR_QUEUE_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20438
msgid "``.amdhsa_user_sgpr_kernarg_segment_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20438
msgid ""
"Controls ENABLE_SGPR_KERNARG_SEGMENT_PTR in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20440
msgid "``.amdhsa_user_sgpr_dispatch_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20440
msgid ""
"Controls ENABLE_SGPR_DISPATCH_ID in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20442
msgid "``.amdhsa_user_sgpr_flat_scratch_init``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20442
msgid ""
"Controls ENABLE_SGPR_FLAT_SCRATCH_INIT in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20445
msgid "``.amdhsa_user_sgpr_private_segment_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20445
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_SIZE in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20447
msgid "``.amdhsa_wavefront_size32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20447
msgid "Target Feature Specific (wavefrontsize64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20447
msgid ""
"Controls ENABLE_WAVEFRONT_SIZE32 in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20451
msgid "``.amdhsa_uses_dynamic_stack``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20451
msgid ""
"Controls USES_DYNAMIC_STACK in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20453
msgid "``.amdhsa_named_barrier_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20453
msgid "GFX1250+"
msgstr ""

#: ../../../AMDGPUUsage.rst:20453
msgid ""
"Controls NAMED_BAR_CNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20455
msgid "``.amdhsa_system_sgpr_private_segment_wavefront_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20455 ../../../AMDGPUUsage.rst:20458
msgid ""
"Controls ENABLE_PRIVATE_SEGMENT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20458
msgid "``.amdhsa_enable_private_segment``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20458
msgid "GFX942, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20460
msgid "``.amdhsa_system_sgpr_workgroup_id_x``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20460
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_X in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20462
msgid "``.amdhsa_system_sgpr_workgroup_id_y``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20462
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Y in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20464
msgid "``.amdhsa_system_sgpr_workgroup_id_z``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20464
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Z in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20466
msgid "``.amdhsa_system_sgpr_workgroup_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20466
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_INFO in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20468
msgid "``.amdhsa_system_vgpr_workitem_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20468
msgid ""
"Controls ENABLE_VGPR_WORKITEM_ID in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-system-"
"vgpr-work-item-id-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20472
msgid "``.amdhsa_next_free_vgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20472
msgid ""
"Maximum VGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WORKITEM_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20475
msgid "``.amdhsa_next_free_sgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20475
msgid ""
"Maximum SGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20478
msgid "``.amdhsa_accum_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20478
msgid ""
"Offset of a first AccVGPR in the unified register file. Used to calculate "
"ACCUM_OFFSET in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20481
msgid "``.amdhsa_reserve_vcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20481
msgid ""
"Whether the kernel may use the special VCC SGPR. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20484
msgid "``.amdhsa_reserve_flat_scratch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20484
msgid "GFX7-GFX10 (except GFX942)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20484
msgid ""
"Whether the kernel may use flat instructions to access scratch memory. Used "
"to calculate GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20488
msgid "``.amdhsa_reserve_xnack_mask``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20488
msgid "Target Feature Specific (xnack)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20488
msgid "GFX8-GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:20488
msgid ""
"Whether the kernel may trigger XNACK replay. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20492
msgid "``.amdhsa_float_round_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20492
msgid ""
"Controls FLOAT_ROUND_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20496
msgid "``.amdhsa_float_round_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20496
msgid ""
"Controls FLOAT_ROUND_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20500
msgid "``.amdhsa_float_denorm_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20500
msgid ""
"Controls FLOAT_DENORM_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20504
msgid "``.amdhsa_float_denorm_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20504
msgid ""
"Controls FLOAT_DENORM_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20508
msgid "``.amdhsa_dx10_clamp``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20508
msgid ""
"Controls ENABLE_DX10_CLAMP in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20510
msgid "``.amdhsa_ieee_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20510
msgid ""
"Controls ENABLE_IEEE_MODE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20512
msgid "``.amdhsa_round_robin_scheduling``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20512
msgid ""
"Controls ENABLE_WG_RR_EN in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20514
msgid "``.amdhsa_fp16_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20514
msgid ""
"Controls FP16_OVFL in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20516
msgid "``.amdhsa_tg_split``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20516
msgid "Target Feature Specific (tgsplit)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20516
msgid "GFX90A, GFX942, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20516
msgid ""
"Controls TG_SPLIT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20520
msgid "``.amdhsa_workgroup_processor_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20520
msgid "Target Feature Specific (cumode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20520
msgid ""
"Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20524
msgid "``.amdhsa_memory_ordered``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20524
msgid ""
"Controls MEM_ORDERED in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20526
msgid "``.amdhsa_forward_progress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20526
msgid ""
"Controls FWD_PROGRESS in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20528
msgid "``.amdhsa_shared_vgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20528
msgid ""
"Controls SHARED_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx10-"
"gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20530
msgid "``.amdhsa_inst_pref_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20530
msgid "GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20530
msgid ""
"Controls INST_PREF_SIZE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx10-gfx11-"
"table` or :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx12-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:20533
msgid "``.amdhsa_exception_fp_ieee_invalid_op``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20533
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20535
msgid "``.amdhsa_exception_fp_denorm_src``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20535
msgid ""
"Controls ENABLE_EXCEPTION_FP_DENORMAL_SOURCE in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20537
msgid "``.amdhsa_exception_fp_ieee_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20537
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20539
msgid "``.amdhsa_exception_fp_ieee_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20539
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20541
msgid "``.amdhsa_exception_fp_ieee_underflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20541
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20543
msgid "``.amdhsa_exception_fp_ieee_inexact``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20543
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INEXACT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20545
msgid "``.amdhsa_exception_int_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20545
msgid ""
"Controls ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20547
msgid "``.amdhsa_user_sgpr_kernarg_preload_length``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20547
msgid ""
"Controls KERNARG_PRELOAD_SPEC_LENGTH in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20549
msgid "``.amdhsa_user_sgpr_kernarg_preload_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20549
msgid ""
"Controls KERNARG_PRELOAD_SPEC_OFFSET in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20554
msgid ".amdgpu_metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:20556
msgid ""
"Optional directive which declares the contents of the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-elf-note-records-table-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:20559
msgid ""
"The contents must be in the [YAML]_ markup format, with the same structure "
"and semantics described in :ref:`amdgpu-amdhsa-code-object-metadata-v3`, :"
"ref:`amdgpu-amdhsa-code-object-metadata-v4` or :ref:`amdgpu-amdhsa-code-"
"object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20564
msgid "This directive is terminated by an ``.end_amdgpu_metadata`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:20569
msgid "Code Object V3 and Above Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:20626
msgid "This kernel is equivalent to the following HIP program:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20635
msgid ""
"If an assembly source file contains multiple kernels and/or functions, the :"
"ref:`amdgpu-amdhsa-assembler-symbol-next_free_vgpr` and :ref:`amdgpu-amdhsa-"
"assembler-symbol-next_free_sgpr` symbols may be reset using the ``.set "
"<symbol>, <expression>`` directive. For example, in the case of two kernels, "
"where ``function1`` is only called from ``kernel1`` it is sufficient to "
"group the function with the kernel that calls it and reset the symbols "
"between the two connected components:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20705
msgid ""
"These symbols cannot identify connected components in order to automatically "
"track the usage for each kernel. However, in some cases careful organization "
"of the kernels and functions in the source file means there is minimal "
"additional effort required to accurately calculate GPR usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:20711
msgid "Additional Documentation"
msgstr ""

#: ../../../AMDGPUUsage.rst:20713
msgid ""
"`AMD Southern Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20714
msgid ""
"`AMD Sea Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../AMDGPUUsage.rst:20715
msgid ""
"`AMD GCN3 Instruction Set Architecture <http://amd-dev.wpengine.netdna-cdn."
"com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1."
"pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20716
msgid ""
"`AMD Vega Instruction Set Architecture <http://developer.amd.com/wordpress/"
"media/2013/12/Vega_Shader_ISA_28July2017.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20717
msgid ""
"`AMD Vega 7nm Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/11/Vega_7nm_Shader_ISA_26November2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20718
msgid ""
"`AMD Instinct MI100 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA1_Shader_ISA_14December2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20719
msgid ""
"`AMD Instinct MI200 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA2_Shader_ISA_4February2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20720
msgid ""
"`AMD Instinct MI300 Instruction Set Architecture <https://www.amd.com/"
"content/dam/amd/en/documents/instinct-tech-docs/instruction-set-"
"architectures/amd-instinct-mi300-cdna3-instruction-set-architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20721
msgid ""
"`AMD RDNA 1.0 Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/08/RDNA_Shader_ISA_5August2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20722
msgid ""
"`AMD RDNA 2 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA2_Shader_ISA_November2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20723
msgid ""
"`AMD RDNA 3 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA3_Shader_ISA_December2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20724
msgid ""
"`AMD RDNA 3.5 Instruction Set Architecture <https://www.amd.com/content/dam/"
"amd/en/documents/radeon-tech-docs/instruction-set-architectures/"
"rdna35_instruction_set_architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20725
msgid ""
"`AMD RDNA 4 Instruction Set Architecture <https://www.amd.com/content/dam/"
"amd/en/documents/radeon-tech-docs/instruction-set-architectures/rdna4-"
"instruction-set-architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20726
msgid ""
"`AMD R6xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"R600_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20727
msgid ""
"`AMD R7xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/R700-"
"Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20728
msgid ""
"`AMD Evergreen shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"AMD_Evergreen-Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20729
msgid ""
"`AMD Cayman/Trinity shader ISA <http://developer.amd.com/wordpress/"
"media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20730
msgid "`AMD ROCmâ„¢ Platform <https://rocmdocs.amd.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20731
msgid "`AMD ROCmâ„¢ github <http://github.com/ROCm>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20732
msgid "`AMD ROCm Release Notes <https://github.com/ROCm/ROCm>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20733
msgid ""
"`Attributes in Clang <https://clang.llvm.org/docs/AttributeReference.html>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20734
msgid "`DWARF Debugging Information Format <http://dwarfstd.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20735
msgid ""
"`Executable and Linkable Format (ELF) <http://www.sco.com/developers/gabi/"
">`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20736
msgid ""
"`Heterogeneous-race-free Memory Models <https://research.cs.wisc.edu/"
"multifacet/papers/asplos14_hrf.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20737
msgid ""
"`Heterogeneous System Architecture (HSA) Foundation <http://www."
"hsafoundation.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20738
msgid "`Message Pack <http://www.msgpack.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20739
msgid ""
"`The OpenCL Specification Version 2.0 <http://www.khronos.org/registry/cl/"
"specs/opencl-2.0.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20740
msgid "`Semantic Versioning <https://semver.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20741
msgid ""
"`YAML Ain't Markup Language (YAMLâ„¢) Version 1.2 <http://www.yaml.org/"
"spec/1.2/spec.html>`__"
msgstr ""
